-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Thu Jul 29 20:20:43 2021
-- Host        : PC_SaeedRashvnd running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Main_Card_canfd_0_0_sim_netlist.vhdl
-- Design      : Main_Card_canfd_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  signal async_path_bit : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][9]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(9 downto 0) <= src_in(9 downto 0);
  dest_out(9 downto 0) <= \syncstages_ff[1]\(9 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(6),
      Q => \syncstages_ff[0]\(6),
      R => '0'
    );
\syncstages_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(7),
      Q => \syncstages_ff[0]\(7),
      R => '0'
    );
\syncstages_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(8),
      Q => \syncstages_ff[0]\(8),
      R => '0'
    );
\syncstages_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(9),
      Q => \syncstages_ff[0]\(9),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(6),
      Q => \syncstages_ff[1]\(6),
      R => '0'
    );
\syncstages_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(7),
      Q => \syncstages_ff[1]\(7),
      R => '0'
    );
\syncstages_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(8),
      Q => \syncstages_ff[1]\(8),
      R => '0'
    );
\syncstages_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(9),
      Q => \syncstages_ff[1]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(4 downto 0) <= src_in(4 downto 0);
  dest_out(4 downto 0) <= \syncstages_ff[1]\(4 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p2_d16";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 65536;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => dina(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => doutb(15 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => doutb(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => dina(31 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13 downto 0) => doutb(31 downto 18),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p2_d16";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 65536;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => dina(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => doutb(15 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => doutb(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => dina(31 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13 downto 0) => doutb(31 downto 18),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => doutb(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => doutb(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder is
  port (
    Bus2IP_CS : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    E_DATA_ACK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder is
  signal \^bus2ip_cs\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\ : STD_LOGIC;
begin
  Bus2IP_CS <= \^bus2ip_cs\;
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^bus2ip_cs\,
      I1 => Q,
      I2 => dest_rst,
      I3 => E_DATA_ACK,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\,
      Q => \^bus2ip_cs\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec is
  port (
    E_DATA_ACK : out STD_LOGIC;
    ACK_H_reg : out STD_LOGIC;
    E_RST_I_reg : out STD_LOGIC;
    IC_IPSIG_WRITE_I_reg : out STD_LOGIC;
    \ADDR_RET_reg[11]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[11]_1\ : out STD_LOGIC;
    \ADDR_RET_reg[11]_2\ : out STD_LOGIC;
    \ADDR_RET_reg[11]_3\ : out STD_LOGIC;
    \RD_INDEX_reg[3]\ : out STD_LOGIC;
    \RD_INDEX_reg[2]\ : out STD_LOGIC;
    \RD_INDEX_reg[1]\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_1\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_2\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_3\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_1\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_2\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_3\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_4\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_4\ : out STD_LOGIC;
    \ADDR_RET_reg[1]_0\ : out STD_LOGIC;
    CS_RX : out STD_LOGIC;
    CS_H_INTERNAL : out STD_LOGIC;
    CS_H00_out : out STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ : out STD_LOGIC;
    CS_H0 : out STD_LOGIC;
    \ADDR_RET_reg[2]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_wdata[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TRR_i_reg[12]\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_5\ : out STD_LOGIC;
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[18]\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_5\ : out STD_LOGIC;
    \IC_REG_RXFP_I2_reg[4]\ : out STD_LOGIC;
    \IC_REG_F_BTR_SJW_I_reg[1]\ : out STD_LOGIC;
    \IC_REG_F_BTR_SJW_I_reg[0]\ : out STD_LOGIC;
    \IC_REG_N_BTR_SJW_I_reg[2]\ : out STD_LOGIC;
    \IC_REG_N_BTR_TS1_I_reg[1]\ : out STD_LOGIC;
    \IC_REG_N_BTR_TS1_I_reg[0]\ : out STD_LOGIC;
    \IC_REG_N_BTR_SJW_I_reg[0]\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[7]\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[6]\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[5]\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[4]\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[3]\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[2]\ : out STD_LOGIC;
    \TCR_i_reg[30]\ : out STD_LOGIC;
    \IC_REG_F_BRPR_I_reg[18]\ : out STD_LOGIC;
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[19]\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_6\ : out STD_LOGIC;
    \s_axi_wdata[23]\ : out STD_LOGIC;
    \s_axi_wdata[7]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_IPSIG_WRITE_I_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[8]_7\ : out STD_LOGIC;
    IC_IPSIG_WRITE_I_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRR_REG_WRITE_PULSE0 : out STD_LOGIC;
    IC_REG_SRR_CEN_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_SRR_CEN_I_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_SRR_CEN_I_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_51_in : out STD_LOGIC;
    \ADDR_RET_reg[8]_8\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_71_in : out STD_LOGIC;
    IC_IPSIG_WRITE_I_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[12]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[11]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[8]_10\ : out STD_LOGIC;
    CS_RX_T : out STD_LOGIC;
    CS_H_INTERNAL_0 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \RD_DATA_RET_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ACK_RET_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ACK_TX_WR : in STD_LOGIC;
    ACK_TX_RD : in STD_LOGIC;
    ACK_CR : in STD_LOGIC;
    ACK_RX : in STD_LOGIC;
    ACK_RX_T : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_DATA_RET_reg[24]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    IC_REG_MSR_SLEEP_I_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET_reg[31]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[30]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[31]_1\ : in STD_LOGIC;
    IC_REG_SRR_SRST : in STD_LOGIC;
    \RD_DATA_RET_reg[31]_2\ : in STD_LOGIC;
    \RD_DATA_RET_reg[16]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \IC_REG_F_BRPR_I_reg[15]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[30]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[26]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[24]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET_reg[25]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[25]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[24]_2\ : in STD_LOGIC;
    \RD_DATA_RET_reg[26]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[26]_2\ : in STD_LOGIC;
    \RD_DATA_RET_reg[23]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[16]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RD_DATA_RET_reg[22]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[21]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[20]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[27]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_DATA_RET_reg[27]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_DATA_RET_reg[21]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_DATA_RET[20]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_DATA_RET_reg[0]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_13_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \RD_DATA_RET_reg[17]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[16]_2\ : in STD_LOGIC;
    \RD_DATA_RET_reg[16]_3\ : in STD_LOGIC;
    \RD_DATA_RET_reg[14]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[10]_0\ : in STD_LOGIC;
    \RD_DATA_RET[9]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_DATA_RET_reg[0]_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \RD_DATA_RET_reg[8]_0\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[8]_1\ : in STD_LOGIC;
    IC_REG_TRR_I : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \RD_DATA_RET[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    IC_REG_TCR_I : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \RD_DATA_RET[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \RD_DATA_RET[1]_i_3_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \RD_DATA_RET_reg[0]_3\ : in STD_LOGIC;
    \RD_DATA_RET_reg[0]_4\ : in STD_LOGIC;
    Bus2IP_CS : in STD_LOGIC;
    ACK_RET_reg_1 : in STD_LOGIC;
    CS_H_D1 : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    \IC_REG_IECRS_I_reg[0]\ : in STD_LOGIC;
    \RD_INDEX_reg[5]\ : in STD_LOGIC;
    \RD_DATA_RET[20]_i_3_1\ : in STD_LOGIC;
    \RD_DATA_RET[20]_i_4_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]_0\ : in STD_LOGIC;
    \RD_DATA_RET[19]_i_4_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \RD_DATA_RET[26]_i_5_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \RD_DATA_RET[31]_i_2_0\ : in STD_LOGIC;
    \RD_DATA_RET[30]_i_2_0\ : in STD_LOGIC;
    \RD_DATA_RET[29]_i_2_0\ : in STD_LOGIC;
    \RD_DATA_RET[28]_i_2_0\ : in STD_LOGIC;
    \RD_DATA_RET[27]_i_3_0\ : in STD_LOGIC;
    IC_REG_SR_BBSY_I : in STD_LOGIC;
    \RD_DATA_RET[24]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RD_DATA_RET[21]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_DATA_RET[23]_i_3_0\ : in STD_LOGIC;
    \RD_DATA_RET[22]_i_3_0\ : in STD_LOGIC;
    \RD_DATA_RET[21]_i_3_1\ : in STD_LOGIC;
    \RD_DATA_RET[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_DATA_RET_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \RD_DATA_RET_reg[12]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_DATA_RET_reg[10]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \RD_DATA_RET[11]_i_3_1\ : in STD_LOGIC;
    \RD_DATA_RET[26]_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \RD_DATA_RET[24]_i_2_0\ : in STD_LOGIC;
    \RD_DATA_RET[17]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_DATA_RET[21]_i_5_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_DATA_RET_reg[9]_1\ : in STD_LOGIC;
    \RD_DATA_RET[15]_i_4_0\ : in STD_LOGIC;
    \RD_DATA_RET[1]_i_6_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \RD_DATA_RET_reg[18]_2\ : in STD_LOGIC;
    \RD_DATA_RET[24]_i_4_0\ : in STD_LOGIC;
    \RD_DATA_RET[14]_i_4_0\ : in STD_LOGIC;
    \RD_DATA_RET[13]_i_3_0\ : in STD_LOGIC;
    \RD_DATA_RET[12]_i_4_0\ : in STD_LOGIC;
    \RD_DATA_RET[11]_i_3_2\ : in STD_LOGIC;
    \RD_DATA_RET[9]_i_3_1\ : in STD_LOGIC;
    \RD_DATA_RET[15]_i_4_1\ : in STD_LOGIC;
    IC_REG_ESR_F_BERR_I : in STD_LOGIC;
    IC_REG_SR_ERRWRN_I : in STD_LOGIC;
    \RD_DATA_RET[19]_i_3_0\ : in STD_LOGIC;
    \RD_DATA_RET[17]_i_2_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[10]_2\ : in STD_LOGIC;
    CS_H_D1_1 : in STD_LOGIC;
    \ADDR_RET_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec is
  signal ACK_RET_i_1_n_0 : STD_LOGIC;
  signal \^addr_ret_reg[11]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[11]_1\ : STD_LOGIC;
  signal \^addr_ret_reg[11]_2\ : STD_LOGIC;
  signal \^addr_ret_reg[11]_3\ : STD_LOGIC;
  signal \^addr_ret_reg[12]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[12]_1\ : STD_LOGIC;
  signal \^addr_ret_reg[12]_2\ : STD_LOGIC;
  signal \^addr_ret_reg[12]_3\ : STD_LOGIC;
  signal \^addr_ret_reg[12]_4\ : STD_LOGIC;
  signal \^addr_ret_reg[12]_5\ : STD_LOGIC;
  signal \^addr_ret_reg[2]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^addr_ret_reg[8]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[8]_1\ : STD_LOGIC;
  signal \^addr_ret_reg[8]_2\ : STD_LOGIC;
  signal \^addr_ret_reg[8]_3\ : STD_LOGIC;
  signal \^addr_ret_reg[8]_4\ : STD_LOGIC;
  signal \^addr_ret_reg[8]_5\ : STD_LOGIC;
  signal ADDR_TX : STD_LOGIC_VECTOR ( 0 to 1 );
  signal BRAM_SEL : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e_data_ack\ : STD_LOGIC;
  signal \^ic_ipsig_write_i_reg\ : STD_LOGIC;
  signal \IC_REG_F_BRPR_I[15]_i_2_n_0\ : STD_LOGIC;
  signal \IC_REG_IECRS_I[0]_i_2_n_0\ : STD_LOGIC;
  signal \IC_REG_IETRS_I[0]_i_2_n_0\ : STD_LOGIC;
  signal \IC_REG_WMR_I2[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \IC_REG_WMR_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \^mem_decode_gen[0].cs_out_i_reg[0]\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_12_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[11]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[11]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[17]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[17]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[17]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[17]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[18]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[18]_i_13_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[18]_i_14_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[18]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[18]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[24]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[2]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[2]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[2]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[3]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[3]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[4]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[4]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[5]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[5]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[6]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[6]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[7]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[7]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[8]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[8]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[8]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[9]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[9]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA__0\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \RD_INDEX[0]_i_3_n_0\ : STD_LOGIC;
  signal RES_ACK_SIG_D1 : STD_LOGIC;
  signal RES_ACK_SIG_D1_i_3_n_0 : STD_LOGIC;
  signal \TCR_i[31]_i_3_n_0\ : STD_LOGIC;
  signal TRR_REG_WRITE_PULSE_i_2_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CS_H_D1_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \CS_H_D1_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \CS_H_D1_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \CS_H_D1_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \IC_IPIC_COUNTER_I[1]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \IC_REG_BRPR_I[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \IC_REG_F_BRPR_I[15]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \IC_REG_IETRS_I[0]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of IC_REG_MSR_LBACK_I_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of IC_REG_MSR_LBACK_I_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \IC_REG_N_BTR_TS1_I[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \IC_REG_WMR_I2[0]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \IC_REG_WMR_I2[0]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \IC_REG_WMR_I2[0]_i_2__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of IC_TIMESTAMP_RST_i_2 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \RD_DATA_RET[16]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \RD_DATA_RET[16]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \RD_DATA_RET[18]_i_14\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \RD_DATA_RET[19]_i_8\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \RD_DATA_RET[24]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \RD_DATA_RET[30]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \RD_INDEX[0]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of RES_ACK_SIG_D1_i_3 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \TCR_i[31]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \host_req_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of pr2_rd_req_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair22";
begin
  \ADDR_RET_reg[11]_0\ <= \^addr_ret_reg[11]_0\;
  \ADDR_RET_reg[11]_1\ <= \^addr_ret_reg[11]_1\;
  \ADDR_RET_reg[11]_2\ <= \^addr_ret_reg[11]_2\;
  \ADDR_RET_reg[11]_3\ <= \^addr_ret_reg[11]_3\;
  \ADDR_RET_reg[12]_0\ <= \^addr_ret_reg[12]_0\;
  \ADDR_RET_reg[12]_1\ <= \^addr_ret_reg[12]_1\;
  \ADDR_RET_reg[12]_2\ <= \^addr_ret_reg[12]_2\;
  \ADDR_RET_reg[12]_3\ <= \^addr_ret_reg[12]_3\;
  \ADDR_RET_reg[12]_4\ <= \^addr_ret_reg[12]_4\;
  \ADDR_RET_reg[12]_5\ <= \^addr_ret_reg[12]_5\;
  \ADDR_RET_reg[2]_0\(10 downto 0) <= \^addr_ret_reg[2]_0\(10 downto 0);
  \ADDR_RET_reg[8]_0\ <= \^addr_ret_reg[8]_0\;
  \ADDR_RET_reg[8]_1\ <= \^addr_ret_reg[8]_1\;
  \ADDR_RET_reg[8]_2\ <= \^addr_ret_reg[8]_2\;
  \ADDR_RET_reg[8]_3\ <= \^addr_ret_reg[8]_3\;
  \ADDR_RET_reg[8]_4\ <= \^addr_ret_reg[8]_4\;
  \ADDR_RET_reg[8]_5\ <= \^addr_ret_reg[8]_5\;
  E_DATA_ACK <= \^e_data_ack\;
  IC_IPSIG_WRITE_I_reg <= \^ic_ipsig_write_i_reg\;
  \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ <= \^mem_decode_gen[0].cs_out_i_reg[0]\;
ACK_RET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => RES_ACK_SIG_D1,
      I1 => Bus2IP_CS,
      I2 => BRAM_SEL(3),
      I3 => ACK_RX,
      I4 => ACK_CR,
      I5 => ACK_RET_reg_1,
      O => ACK_RET_i_1_n_0
    );
ACK_RET_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ACK_RET_i_1_n_0,
      Q => \^e_data_ack\,
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(12),
      Q => ADDR_TX(0),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(2),
      Q => \^addr_ret_reg[2]_0\(2),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(1),
      Q => \^addr_ret_reg[2]_0\(1),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(0),
      Q => \^addr_ret_reg[2]_0\(0),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(11),
      Q => ADDR_TX(1),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(10),
      Q => \^addr_ret_reg[2]_0\(10),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(9),
      Q => \^addr_ret_reg[2]_0\(9),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(8),
      Q => \^addr_ret_reg[2]_0\(8),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(7),
      Q => \^addr_ret_reg[2]_0\(7),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(6),
      Q => \^addr_ret_reg[2]_0\(6),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(5),
      Q => \^addr_ret_reg[2]_0\(5),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(4),
      Q => \^addr_ret_reg[2]_0\(4),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_0\(3),
      Q => \^addr_ret_reg[2]_0\(3),
      R => ACK_RET_reg_0
    );
CS_H_D1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => Bus2IP_CS,
      I1 => BRAM_SEL(0),
      I2 => ADDR_TX(1),
      I3 => ADDR_TX(0),
      I4 => BRAM_SEL(3),
      O => CS_RX
    );
\CS_H_D1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_decode_gen[0].cs_out_i_reg[0]\,
      I1 => Bus2IP_RNW,
      O => CS_H00_out
    );
\CS_H_D1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mem_decode_gen[0].cs_out_i_reg[0]\,
      I1 => Bus2IP_RNW,
      O => CS_H0
    );
\CS_H_D1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => Bus2IP_CS,
      I1 => BRAM_SEL(0),
      I2 => BRAM_SEL(3),
      I3 => ADDR_TX(0),
      O => CS_RX_T
    );
CS_H_D1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(7),
      I1 => \^addr_ret_reg[2]_0\(8),
      I2 => \^addr_ret_reg[2]_0\(9),
      I3 => \^addr_ret_reg[2]_0\(6),
      I4 => RES_ACK_SIG_D1_i_3_n_0,
      I5 => \^addr_ret_reg[2]_0\(10),
      O => BRAM_SEL(0)
    );
\IC_IPIC_COUNTER_I[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555E"
    )
        port map (
      I0 => BRAM_SEL(0),
      I1 => BRAM_SEL(3),
      I2 => ADDR_TX(1),
      I3 => ADDR_TX(0),
      O => \ADDR_RET_reg[1]_0\
    );
\IC_REG_BRPR_I[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \IC_REG_F_BRPR_I_reg[15]\,
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(0),
      I3 => \^ic_ipsig_write_i_reg\,
      O => IC_REG_SRR_CEN_I_reg_0(0)
    );
IC_REG_ESR_CRCER_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \IC_REG_IETRS_I[0]_i_2_n_0\,
      I1 => \^addr_ret_reg[2]_0\(2),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \IC_REG_IECRS_I_reg[0]\,
      I4 => \^addr_ret_reg[2]_0\(3),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => p_71_in
    );
\IC_REG_F_BRPR_I[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(1),
      I1 => \^addr_ret_reg[2]_0\(0),
      I2 => \^addr_ret_reg[2]_0\(2),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \IC_REG_F_BRPR_I_reg[15]\,
      I5 => \IC_REG_F_BRPR_I[15]_i_2_n_0\,
      O => \ADDR_RET_reg[11]_4\(0)
    );
\IC_REG_F_BRPR_I[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \IC_REG_IECRS_I_reg[0]\,
      O => \IC_REG_F_BRPR_I[15]_i_2_n_0\
    );
\IC_REG_F_BTR_TS1_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(2),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \IC_REG_F_BRPR_I_reg[15]\,
      I5 => \IC_REG_F_BRPR_I[15]_i_2_n_0\,
      O => \ADDR_RET_reg[12]_7\(0)
    );
\IC_REG_IECRS_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \IC_REG_IECRS_I[0]_i_2_n_0\,
      I1 => \IC_REG_IECRS_I_reg[0]\,
      I2 => \^addr_ret_reg[2]_0\(2),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => IC_IPSIG_WRITE_I_reg_2(0)
    );
\IC_REG_IECRS_I[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(3),
      I1 => \^addr_ret_reg[2]_0\(4),
      O => \IC_REG_IECRS_I[0]_i_2_n_0\
    );
\IC_REG_IETRS_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \IC_REG_IECRS_I_reg[0]\,
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(5),
      I5 => \IC_REG_IETRS_I[0]_i_2_n_0\,
      O => \ADDR_RET_reg[8]_9\(0)
    );
\IC_REG_IETRS_I[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(1),
      I1 => \^addr_ret_reg[2]_0\(0),
      O => \IC_REG_IETRS_I[0]_i_2_n_0\
    );
IC_REG_ISR_ARBLST_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \IC_REG_IETRS_I[0]_i_2_n_0\,
      I1 => \IC_REG_IECRS_I_reg[0]\,
      I2 => \^addr_ret_reg[2]_0\(2),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(3),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => p_51_in
    );
IC_REG_MSR_LBACK_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \IC_REG_F_BRPR_I_reg[15]\,
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(0),
      I3 => \^ic_ipsig_write_i_reg\,
      O => IC_REG_SRR_CEN_I_reg_1(0)
    );
IC_REG_MSR_LBACK_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \IC_REG_IECRS_I_reg[0]\,
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(4),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(2),
      O => \^ic_ipsig_write_i_reg\
    );
IC_REG_MSR_SLEEP_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545004000000000"
    )
        port map (
      I0 => ACK_RET_reg_0,
      I1 => s_axi_wdata(0),
      I2 => \^ic_ipsig_write_i_reg\,
      I3 => \IC_REG_IETRS_I[0]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[24]_0\(0),
      I5 => IC_REG_MSR_SLEEP_I_reg,
      O => E_RST_I_reg
    );
\IC_REG_N_BTR_TS1_I[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \IC_REG_F_BRPR_I_reg[15]\,
      I1 => \^addr_ret_reg[2]_0\(0),
      I2 => \^addr_ret_reg[2]_0\(1),
      I3 => \^ic_ipsig_write_i_reg\,
      O => IC_REG_SRR_CEN_I_reg(0)
    );
\IC_REG_WMR_I2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(1),
      I1 => \^addr_ret_reg[2]_0\(0),
      I2 => \^addr_ret_reg[2]_0\(4),
      I3 => \IC_REG_IECRS_I_reg[0]\,
      I4 => \IC_REG_F_BRPR_I_reg[15]\,
      I5 => \IC_REG_WMR_I2[0]_i_2__0_n_0\,
      O => E(0)
    );
\IC_REG_WMR_I2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \IC_REG_IECRS_I_reg[0]\,
      I3 => \IC_REG_F_BRPR_I_reg[15]\,
      I4 => \IC_REG_WMR_I2[0]_i_2_n_0\,
      O => \ADDR_RET_reg[12]_6\(0)
    );
\IC_REG_WMR_I2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(2),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(4),
      O => \IC_REG_WMR_I2[0]_i_2_n_0\
    );
\IC_REG_WMR_I2[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(5),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(2),
      O => \IC_REG_WMR_I2[0]_i_2__0_n_0\
    );
IC_TIMESTAMP_RST_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(2),
      O => \ADDR_RET_reg[8]_8\
    );
RD_DATA: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001011E"
    )
        port map (
      I0 => ACK_TX_WR,
      I1 => ACK_TX_RD,
      I2 => ACK_CR,
      I3 => ACK_RX,
      I4 => ACK_RX_T,
      O => ACK_H_reg
    );
\RD_DATA_RET[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_2_n_0\,
      I1 => \RD_DATA_RET[0]_i_3_n_0\,
      I2 => IC_REG_TRR_I(21),
      I3 => \^addr_ret_reg[8]_3\,
      I4 => \RD_DATA_RET_reg[26]_0\,
      I5 => \RD_DATA_RET_reg[0]_3\,
      O => \RD_DATA__0\(0)
    );
\RD_DATA_RET[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \^addr_ret_reg[8]_2\
    );
\RD_DATA_RET[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004002000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(2),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \RD_DATA_RET[0]_i_12_n_0\
    );
\RD_DATA_RET[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF12EF3FAF7"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(4),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(5),
      I5 => \^addr_ret_reg[2]_0\(2),
      O => \^addr_ret_reg[12]_5\
    );
\RD_DATA_RET[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0081000005040490"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \ADDR_RET_reg[8]_7\
    );
\RD_DATA_RET[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001100C10001004"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(1),
      I3 => \^addr_ret_reg[2]_0\(0),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(5),
      O => \ADDR_RET_reg[8]_6\
    );
\RD_DATA_RET[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000080800000"
    )
        port map (
      I0 => \^addr_ret_reg[12]_4\,
      I1 => \RD_DATA_RET_reg[0]_1\(9),
      I2 => \RD_DATA_RET_reg[26]_0\,
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => \^addr_ret_reg[8]_4\,
      I5 => p_13_in(10),
      O => \RD_DATA_RET[0]_i_2_n_0\
    );
\RD_DATA_RET[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^addr_ret_reg[8]_2\,
      I1 => \RD_DATA_RET_reg[0]_2\(12),
      I2 => \RD_DATA_RET_reg[26]_0\,
      I3 => \RD_DATA_RET_reg[0]_4\,
      I4 => \RD_DATA_RET[0]_i_12_n_0\,
      O => \RD_DATA_RET[0]_i_3_n_0\
    );
\RD_DATA_RET[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \^addr_ret_reg[8]_3\
    );
\RD_DATA_RET[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000100108"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(2),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(5),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \^addr_ret_reg[12]_4\
    );
\RD_DATA_RET[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001880080"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(2),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(5),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \RD_DATA_RET[0]_i_8_n_0\
    );
\RD_DATA_RET[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAFEFBFFDAEFCBFF"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(2),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \^addr_ret_reg[8]_4\
    );
\RD_DATA_RET[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \RD_DATA_RET[10]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[26]_0\,
      I2 => \RD_DATA_RET[10]_i_3_n_0\,
      I3 => \RD_DATA_RET[10]_i_4_n_0\,
      I4 => \RD_DATA_RET_reg[10]_0\,
      O => \RD_DATA__0\(10)
    );
\RD_DATA_RET[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404021202040"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(2),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(1),
      I4 => \^addr_ret_reg[2]_0\(0),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \RD_DATA_RET[10]_i_2_n_0\
    );
\RD_DATA_RET[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[10]_1\(5),
      I1 => \^addr_ret_reg[12]_0\,
      I2 => \RD_DATA_RET[10]_i_7_n_0\,
      I3 => \RD_DATA_RET[1]_i_3_2\(5),
      I4 => \RD_DATA_RET[10]_i_8_n_0\,
      I5 => \RD_DATA_RET_reg[10]_2\,
      O => \RD_DATA_RET[10]_i_3_n_0\
    );
\RD_DATA_RET[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET[9]_i_3_0\(3),
      I2 => \RD_DATA_RET_reg[26]_0\,
      I3 => \^addr_ret_reg[8]_2\,
      I4 => \RD_DATA_RET_reg[0]_2\(3),
      O => \RD_DATA_RET[10]_i_4_n_0\
    );
\RD_DATA_RET[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C000001014C8"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \^addr_ret_reg[12]_0\
    );
\RD_DATA_RET[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFFFFE23FE37"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(2),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(5),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \RD_DATA_RET[10]_i_7_n_0\
    );
\RD_DATA_RET[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \RD_DATA_RET[14]_i_6_n_0\,
      I1 => IC_REG_TCR_I(18),
      I2 => \RD_DATA_RET[1]_i_3_1\(4),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => \^addr_ret_reg[12]_0\,
      O => \RD_DATA_RET[10]_i_8_n_0\
    );
\RD_DATA_RET[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[9]_0\(4),
      I1 => \RD_DATA_RET[9]_i_5_n_0\,
      I2 => IC_REG_TRR_I(11),
      I3 => \^addr_ret_reg[8]_3\,
      I4 => \RD_DATA_RET[11]_i_4_n_0\,
      I5 => \RD_DATA_RET[11]_i_5_n_0\,
      O => \IC_REG_N_BTR_SJW_I_reg[2]\
    );
\RD_DATA_RET[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET[9]_i_3_0\(2),
      I2 => \RD_DATA_RET[1]_i_4_n_0\,
      I3 => IC_REG_TCR_I(17),
      I4 => \RD_DATA_RET[11]_i_3_2\,
      O => \RD_DATA_RET[11]_i_4_n_0\
    );
\RD_DATA_RET[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_7_n_0\,
      I1 => \RD_DATA_RET_reg[10]_1\(4),
      I2 => \RD_DATA_RET[12]_i_6_n_0\,
      I3 => \RD_DATA_RET[11]_i_3_0\(4),
      I4 => \RD_DATA_RET[11]_i_3_1\,
      O => \RD_DATA_RET[11]_i_5_n_0\
    );
\RD_DATA_RET[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[10]_1\(3),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET[1]_i_3_0\(13),
      I3 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[12]_i_10_n_0\
    );
\RD_DATA_RET[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(1),
      I3 => \^addr_ret_reg[2]_0\(0),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(5),
      O => \^addr_ret_reg[8]_1\
    );
\RD_DATA_RET[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[12]_0\(2),
      I1 => \RD_DATA_RET[12]_i_5_n_0\,
      I2 => \RD_DATA_RET[11]_i_3_0\(3),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[12]_i_7_n_0\,
      I5 => \RD_DATA_RET[12]_i_8_n_0\,
      O => \IC_REG_F_BTR_SJW_I_reg[0]\
    );
\RD_DATA_RET[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \RD_DATA_RET[12]_i_5_n_0\
    );
\RD_DATA_RET[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(1),
      I3 => \^addr_ret_reg[2]_0\(0),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(5),
      O => \RD_DATA_RET[12]_i_6_n_0\
    );
\RD_DATA_RET[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[8]_3\,
      I1 => IC_REG_TRR_I(10),
      I2 => \RD_DATA_RET[1]_i_4_n_0\,
      I3 => IC_REG_TCR_I(16),
      I4 => \RD_DATA_RET[12]_i_4_0\,
      O => \RD_DATA_RET[12]_i_7_n_0\
    );
\RD_DATA_RET[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[9]_i_5_n_0\,
      I1 => \RD_DATA_RET_reg[9]_0\(3),
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET_reg[0]_2\(2),
      I4 => \RD_DATA_RET[12]_i_10_n_0\,
      O => \RD_DATA_RET[12]_i_8_n_0\
    );
\RD_DATA_RET[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[12]_0\(1),
      I1 => \RD_DATA_RET[12]_i_5_n_0\,
      I2 => \RD_DATA_RET[11]_i_3_0\(2),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[13]_i_4_n_0\,
      I5 => \RD_DATA_RET[13]_i_5_n_0\,
      O => \IC_REG_F_BTR_SJW_I_reg[1]\
    );
\RD_DATA_RET[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[8]_3\,
      I1 => IC_REG_TRR_I(9),
      I2 => \RD_DATA_RET[1]_i_4_n_0\,
      I3 => IC_REG_TCR_I(15),
      I4 => \RD_DATA_RET[13]_i_3_0\,
      O => \RD_DATA_RET[13]_i_4_n_0\
    );
\RD_DATA_RET[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[9]_i_5_n_0\,
      I1 => \RD_DATA_RET_reg[9]_0\(2),
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET_reg[0]_2\(1),
      I4 => \RD_DATA_RET[13]_i_7_n_0\,
      O => \RD_DATA_RET[13]_i_5_n_0\
    );
\RD_DATA_RET[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[10]_1\(2),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET[1]_i_3_0\(12),
      I3 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[13]_i_7_n_0\
    );
\RD_DATA_RET[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[14]_0\,
      I1 => \RD_DATA_RET[14]_i_3_n_0\,
      I2 => \RD_DATA_RET[14]_i_4_n_0\,
      I3 => \RD_DATA_RET[14]_i_5_n_0\,
      I4 => p_13_in(8),
      I5 => \RD_DATA_RET_reg[26]_0\,
      O => \RD_DATA__0\(14)
    );
\RD_DATA_RET[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[10]_1\(1),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET[1]_i_3_0\(11),
      I3 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[14]_i_10_n_0\
    );
\RD_DATA_RET[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_1\(7),
      I1 => \^addr_ret_reg[12]_4\,
      I2 => \RD_DATA_RET[9]_i_3_0\(1),
      I3 => \^addr_ret_reg[8]_4\,
      I4 => \RD_DATA_RET[14]_i_6_n_0\,
      O => \RD_DATA_RET[14]_i_3_n_0\
    );
\RD_DATA_RET[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[12]_0\(0),
      I1 => \RD_DATA_RET[12]_i_5_n_0\,
      I2 => \RD_DATA_RET[11]_i_3_0\(1),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[14]_i_7_n_0\,
      I5 => \RD_DATA_RET[14]_i_8_n_0\,
      O => \RD_DATA_RET[14]_i_4_n_0\
    );
\RD_DATA_RET[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \RD_DATA_RET[14]_i_5_n_0\
    );
\RD_DATA_RET[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000E00"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(5),
      I1 => \^addr_ret_reg[2]_0\(2),
      I2 => \^addr_ret_reg[2]_0\(0),
      I3 => \^addr_ret_reg[2]_0\(1),
      I4 => \^addr_ret_reg[2]_0\(3),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \RD_DATA_RET[14]_i_6_n_0\
    );
\RD_DATA_RET[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[8]_3\,
      I1 => IC_REG_TRR_I(8),
      I2 => \RD_DATA_RET[1]_i_4_n_0\,
      I3 => IC_REG_TCR_I(14),
      I4 => \RD_DATA_RET[14]_i_4_0\,
      O => \RD_DATA_RET[14]_i_7_n_0\
    );
\RD_DATA_RET[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[9]_i_5_n_0\,
      I1 => \RD_DATA_RET_reg[9]_0\(1),
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET_reg[0]_2\(0),
      I4 => \RD_DATA_RET[14]_i_10_n_0\,
      O => \RD_DATA_RET[14]_i_8_n_0\
    );
\RD_DATA_RET[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000105000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(0),
      I2 => \^addr_ret_reg[2]_0\(1),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(3),
      I5 => \^addr_ret_reg[2]_0\(2),
      O => \RD_DATA_RET[15]_i_10_n_0\
    );
\RD_DATA_RET[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \^addr_ret_reg[8]_0\
    );
\RD_DATA_RET[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_5_n_0\,
      I1 => \RD_DATA_RET[15]_i_6_n_0\,
      I2 => \RD_DATA_RET[11]_i_3_0\(0),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET_reg[9]_0\(0),
      I5 => \RD_DATA_RET[9]_i_5_n_0\,
      O => \IC_REG_RXFP_I2_reg[4]\
    );
\RD_DATA_RET[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_4_0\,
      I1 => \RD_DATA_RET_reg[10]_1\(0),
      I2 => \RD_DATA_RET[2]_i_7_n_0\,
      I3 => \RD_DATA_RET[1]_i_3_0\(10),
      I4 => \^addr_ret_reg[12]_1\,
      I5 => \RD_DATA_RET[15]_i_8_n_0\,
      O => \RD_DATA_RET[15]_i_5_n_0\
    );
\RD_DATA_RET[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => IC_REG_TCR_I(13),
      I1 => \RD_DATA_RET[1]_i_4_n_0\,
      I2 => \RD_DATA_RET[15]_i_4_1\,
      I3 => \RD_DATA_RET[15]_i_10_n_0\,
      O => \RD_DATA_RET[15]_i_6_n_0\
    );
\RD_DATA_RET[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => p_13_in(7),
      I1 => \RD_DATA_RET[0]_i_8_n_0\,
      I2 => \RD_DATA_RET[9]_i_3_0\(0),
      I3 => \^addr_ret_reg[8]_4\,
      I4 => \RD_DATA_RET[14]_i_6_n_0\,
      O => \RD_DATA_RET[15]_i_8_n_0\
    );
\RD_DATA_RET[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_2_n_0\,
      I1 => \^addr_ret_reg[11]_3\,
      I2 => \RD_DATA_RET_reg[16]_1\(7),
      I3 => \^addr_ret_reg[11]_1\,
      I4 => \RD_DATA_RET_reg[16]_0\(11),
      O => \RD_DATA__0\(16)
    );
\RD_DATA_RET[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000100"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(3),
      I1 => \^addr_ret_reg[2]_0\(4),
      I2 => \^addr_ret_reg[2]_0\(0),
      I3 => \^addr_ret_reg[2]_0\(1),
      I4 => \^addr_ret_reg[2]_0\(5),
      I5 => \^addr_ret_reg[2]_0\(2),
      O => \RD_DATA_RET[16]_i_10_n_0\
    );
\RD_DATA_RET[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40E04040"
    )
        port map (
      I0 => \RD_DATA_RET[10]_i_2_n_0\,
      I1 => \RD_DATA_RET[16]_i_5_n_0\,
      I2 => \RD_DATA_RET_reg[26]_0\,
      I3 => \^addr_ret_reg[12]_0\,
      I4 => \RD_DATA_RET_reg[16]_2\,
      I5 => \RD_DATA_RET_reg[16]_3\,
      O => \RD_DATA_RET[16]_i_2_n_0\
    );
\RD_DATA_RET[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_8_n_0\,
      I1 => \RD_DATA_RET[16]_i_9_n_0\,
      I2 => \RD_DATA_RET_reg[31]_1\,
      I3 => \RD_DATA_RET[16]_i_10_n_0\,
      O => \^addr_ret_reg[11]_3\
    );
\RD_DATA_RET[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_8_n_0\,
      I1 => \RD_DATA_RET[16]_i_9_n_0\,
      I2 => \RD_DATA_RET_reg[31]_1\,
      I3 => \RD_DATA_RET[16]_i_10_n_0\,
      O => \^addr_ret_reg[11]_1\
    );
\RD_DATA_RET[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000F8F88888"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_8_n_0\,
      I1 => p_13_in(6),
      I2 => \RD_DATA_RET_reg[0]_1\(6),
      I3 => IC_REG_TRR_I(7),
      I4 => \^addr_ret_reg[12]_4\,
      I5 => \^addr_ret_reg[12]_0\,
      O => \RD_DATA_RET[16]_i_5_n_0\
    );
\RD_DATA_RET[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFC"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(1),
      I1 => \^addr_ret_reg[2]_0\(2),
      I2 => \^addr_ret_reg[2]_0\(4),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(5),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \RD_DATA_RET[16]_i_8_n_0\
    );
\RD_DATA_RET[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000113"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(2),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(1),
      I3 => \^addr_ret_reg[2]_0\(0),
      I4 => \^addr_ret_reg[2]_0\(4),
      I5 => \^addr_ret_reg[2]_0\(3),
      O => \RD_DATA_RET[16]_i_9_n_0\
    );
\RD_DATA_RET[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[17]_i_2_n_0\,
      I1 => \^addr_ret_reg[11]_3\,
      I2 => \RD_DATA_RET_reg[16]_1\(6),
      I3 => \^addr_ret_reg[11]_1\,
      I4 => \RD_DATA_RET_reg[16]_0\(10),
      O => \RD_DATA__0\(17)
    );
\RD_DATA_RET[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE040"
    )
        port map (
      I0 => \RD_DATA_RET[10]_i_2_n_0\,
      I1 => \RD_DATA_RET[17]_i_3_n_0\,
      I2 => \RD_DATA_RET_reg[26]_0\,
      I3 => \RD_DATA_RET[17]_i_4_n_0\,
      I4 => \RD_DATA_RET_reg[17]_0\,
      O => \RD_DATA_RET[17]_i_2_n_0\
    );
\RD_DATA_RET[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000F8F88888"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_8_n_0\,
      I1 => p_13_in(5),
      I2 => \RD_DATA_RET_reg[0]_1\(5),
      I3 => IC_REG_TRR_I(6),
      I4 => \^addr_ret_reg[12]_4\,
      I5 => \^addr_ret_reg[12]_0\,
      O => \RD_DATA_RET[17]_i_3_n_0\
    );
\RD_DATA_RET[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB080"
    )
        port map (
      I0 => \RD_DATA_RET[17]_i_2_0\(3),
      I1 => \^addr_ret_reg[12]_0\,
      I2 => \RD_DATA_RET[10]_i_7_n_0\,
      I3 => \RD_DATA_RET[1]_i_3_2\(4),
      I4 => \RD_DATA_RET[17]_i_6_n_0\,
      I5 => \RD_DATA_RET[17]_i_2_1\,
      O => \RD_DATA_RET[17]_i_4_n_0\
    );
\RD_DATA_RET[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \RD_DATA_RET[14]_i_6_n_0\,
      I1 => IC_REG_TCR_I(12),
      I2 => \RD_DATA_RET[1]_i_3_1\(3),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => \^addr_ret_reg[12]_0\,
      O => \RD_DATA_RET[17]_i_6_n_0\
    );
\RD_DATA_RET[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFF8F8F8"
    )
        port map (
      I0 => p_13_in(4),
      I1 => \RD_DATA_RET[14]_i_5_n_0\,
      I2 => \RD_DATA_RET[18]_i_14_n_0\,
      I3 => \^addr_ret_reg[8]_3\,
      I4 => IC_REG_TRR_I(5),
      I5 => \^addr_ret_reg[12]_5\,
      O => \RD_DATA_RET[18]_i_10_n_0\
    );
\RD_DATA_RET[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(1),
      I3 => \^addr_ret_reg[2]_0\(0),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(5),
      O => \^addr_ret_reg[8]_5\
    );
\RD_DATA_RET[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010002"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(4),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(1),
      O => \RD_DATA_RET[18]_i_13_n_0\
    );
\RD_DATA_RET[18]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_10_n_0\,
      I1 => \RD_DATA_RET_reg[16]_1\(5),
      I2 => \RD_DATA_RET[18]_i_13_n_0\,
      O => \RD_DATA_RET[18]_i_14_n_0\
    );
\RD_DATA_RET[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_7_n_0\,
      I1 => \RD_DATA_RET_reg[0]_1\(4),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[18]_0\,
      I4 => \RD_DATA_RET[18]_i_9_n_0\,
      I5 => \^addr_ret_reg[12]_5\,
      O => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[18]\
    );
\RD_DATA_RET[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBAAABAAABAAA"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_10_n_0\,
      I1 => \^addr_ret_reg[12]_5\,
      I2 => \RD_DATA_RET[0]_i_12_n_0\,
      I3 => \RD_DATA_RET_reg[18]_2\,
      I4 => \RD_DATA_RET_reg[18]_1\(11),
      I5 => \^addr_ret_reg[8]_5\,
      O => \IC_REG_F_BRPR_I_reg[18]\
    );
\RD_DATA_RET[18]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RD_DATA_RET_reg[16]_0\(9),
      I1 => \RD_DATA_RET[16]_i_10_n_0\,
      I2 => \RD_DATA_RET[18]_i_13_n_0\,
      O => \RD_DATA_RET[18]_i_7_n_0\
    );
\RD_DATA_RET[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2001000020001000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(2),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \RD_DATA_RET[18]_i_9_n_0\
    );
\RD_DATA_RET[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55404040"
    )
        port map (
      I0 => \^addr_ret_reg[12]_5\,
      I1 => \RD_DATA_RET_reg[0]_1\(3),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[18]_1\(10),
      I4 => \^addr_ret_reg[8]_5\,
      I5 => \RD_DATA_RET[19]_i_5_n_0\,
      O => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[19]\
    );
\RD_DATA_RET[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBAAABAAABAAA"
    )
        port map (
      I0 => \RD_DATA_RET[19]_i_6_n_0\,
      I1 => \^addr_ret_reg[12]_5\,
      I2 => \RD_DATA_RET[0]_i_12_n_0\,
      I3 => \RD_DATA_RET_reg[19]_0\,
      I4 => IC_REG_TRR_I(4),
      I5 => \^addr_ret_reg[8]_3\,
      O => \TRR_i_reg[12]\
    );
\RD_DATA_RET[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET[19]_i_3_0\,
      I2 => \^addr_ret_reg[12]_5\,
      I3 => \RD_DATA_RET[18]_i_13_n_0\,
      I4 => \RD_DATA_RET[16]_i_10_n_0\,
      I5 => \RD_DATA_RET_reg[16]_0\(8),
      O => \RD_DATA_RET[19]_i_5_n_0\
    );
\RD_DATA_RET[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFF8F8F8"
    )
        port map (
      I0 => p_13_in(3),
      I1 => \RD_DATA_RET[14]_i_5_n_0\,
      I2 => \RD_DATA_RET[19]_i_8_n_0\,
      I3 => \RD_DATA_RET[19]_i_4_0\,
      I4 => \RD_DATA_RET[18]_i_9_n_0\,
      I5 => \^addr_ret_reg[12]_5\,
      O => \RD_DATA_RET[19]_i_6_n_0\
    );
\RD_DATA_RET[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_10_n_0\,
      I1 => \RD_DATA_RET_reg[16]_1\(4),
      I2 => \RD_DATA_RET[18]_i_13_n_0\,
      O => \RD_DATA_RET[19]_i_8_n_0\
    );
\RD_DATA_RET[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => IC_REG_TCR_I(27),
      I1 => \RD_DATA_RET[1]_i_4_n_0\,
      I2 => IC_REG_TRR_I(20),
      I3 => \^addr_ret_reg[8]_3\,
      I4 => \RD_DATA_RET[1]_i_5_n_0\,
      I5 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \TCR_i_reg[30]\
    );
\RD_DATA_RET[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \RD_DATA_RET[1]_i_4_n_0\
    );
\RD_DATA_RET[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_3\,
      I1 => \RD_DATA_RET[1]_i_3_2\(13),
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET_reg[0]_2\(11),
      I4 => \RD_DATA_RET[1]_i_3_0\(21),
      I5 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[1]_i_5_n_0\
    );
\RD_DATA_RET[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_2\,
      I1 => \RD_DATA_RET[1]_i_3_1\(12),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[0]_1\(8),
      I4 => \RD_DATA_RET[1]_i_7_n_0\,
      O => \RD_DATA_RET[1]_i_6_n_0\
    );
\RD_DATA_RET[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_13_in(9),
      I1 => \RD_DATA_RET[14]_i_5_n_0\,
      I2 => \RD_DATA_RET[1]_i_6_0\(6),
      I3 => \RD_DATA_RET[2]_i_7_n_0\,
      O => \RD_DATA_RET[1]_i_7_n_0\
    );
\RD_DATA_RET[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \^addr_ret_reg[11]_1\,
      I1 => \RD_DATA_RET_reg[16]_0\(7),
      I2 => \RD_DATA_RET_reg[20]_0\,
      I3 => \RD_DATA_RET[20]_i_3_n_0\,
      I4 => \^addr_ret_reg[11]_3\,
      I5 => \RD_DATA_RET_reg[16]_1\(3),
      O => \RD_DATA__0\(20)
    );
\RD_DATA_RET[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_0\,
      I1 => \^addr_ret_reg[8]_0\,
      I2 => \RD_DATA_RET_reg[0]_1\(2),
      I3 => p_13_in(2),
      I4 => \RD_DATA_RET[14]_i_5_n_0\,
      I5 => \RD_DATA_RET[20]_i_4_n_0\,
      O => \RD_DATA_RET[20]_i_3_n_0\
    );
\RD_DATA_RET[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \RD_DATA_RET[20]_i_3_1\,
      I1 => \RD_DATA_RET[20]_i_6_n_0\,
      I2 => \RD_DATA_RET[20]_i_3_0\(3),
      I3 => \RD_DATA_RET[12]_i_5_n_0\,
      I4 => \RD_DATA_RET[20]_i_7_n_0\,
      O => \RD_DATA_RET[20]_i_4_n_0\
    );
\RD_DATA_RET[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => IC_REG_TRR_I(3),
      I1 => \^addr_ret_reg[8]_3\,
      I2 => \^addr_ret_reg[8]_4\,
      I3 => \RD_DATA_RET[10]_i_7_n_0\,
      I4 => IC_REG_ESR_F_BERR_I,
      O => \RD_DATA_RET[20]_i_6_n_0\
    );
\RD_DATA_RET[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[20]_i_8_n_0\,
      I1 => \RD_DATA_RET[18]_i_9_n_0\,
      I2 => \RD_DATA_RET[20]_i_4_0\,
      I3 => \^addr_ret_reg[12]_2\,
      I4 => \RD_DATA_RET[1]_i_3_1\(2),
      O => \RD_DATA_RET[20]_i_7_n_0\
    );
\RD_DATA_RET[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => IC_REG_TCR_I(11),
      I1 => \RD_DATA_RET[1]_i_4_n_0\,
      I2 => \RD_DATA_RET[1]_i_3_2\(3),
      I3 => \^addr_ret_reg[12]_3\,
      O => \RD_DATA_RET[20]_i_8_n_0\
    );
\RD_DATA_RET[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \^addr_ret_reg[11]_1\,
      I1 => \RD_DATA_RET_reg[16]_0\(6),
      I2 => \RD_DATA_RET_reg[21]_0\,
      I3 => \RD_DATA_RET[21]_i_3_n_0\,
      I4 => \^addr_ret_reg[11]_3\,
      I5 => \RD_DATA_RET_reg[16]_1\(2),
      O => \RD_DATA__0\(21)
    );
\RD_DATA_RET[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_0\,
      I1 => \RD_DATA_RET[21]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[21]_1\(2),
      I3 => \RD_DATA_RET[20]_i_3_0\(2),
      I4 => \RD_DATA_RET[12]_i_5_n_0\,
      I5 => \RD_DATA_RET[21]_i_5_n_0\,
      O => \RD_DATA_RET[21]_i_3_n_0\
    );
\RD_DATA_RET[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \RD_DATA_RET[21]_i_4_n_0\
    );
\RD_DATA_RET[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[18]_1\(9),
      I1 => \^addr_ret_reg[8]_5\,
      I2 => \RD_DATA_RET[21]_i_3_0\(2),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[21]_i_6_n_0\,
      I5 => \RD_DATA_RET[21]_i_3_1\,
      O => \RD_DATA_RET[21]_i_5_n_0\
    );
\RD_DATA_RET[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_7_n_0\,
      I1 => \RD_DATA_RET[17]_i_2_0\(2),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\(2),
      I4 => \RD_DATA_RET[21]_i_8_n_0\,
      O => \RD_DATA_RET[21]_i_6_n_0\
    );
\RD_DATA_RET[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_3_0\(9),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TCR_I(10),
      I3 => \RD_DATA_RET[1]_i_4_n_0\,
      O => \RD_DATA_RET[21]_i_8_n_0\
    );
\RD_DATA_RET[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \^addr_ret_reg[11]_1\,
      I1 => \RD_DATA_RET_reg[16]_0\(5),
      I2 => \RD_DATA_RET_reg[22]_0\,
      I3 => \RD_DATA_RET[22]_i_3_n_0\,
      I4 => \^addr_ret_reg[11]_3\,
      I5 => \RD_DATA_RET_reg[16]_1\(1),
      O => \RD_DATA__0\(22)
    );
\RD_DATA_RET[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_0\,
      I1 => \RD_DATA_RET[21]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[21]_1\(1),
      I3 => \RD_DATA_RET[20]_i_3_0\(1),
      I4 => \RD_DATA_RET[12]_i_5_n_0\,
      I5 => \RD_DATA_RET[22]_i_4_n_0\,
      O => \RD_DATA_RET[22]_i_3_n_0\
    );
\RD_DATA_RET[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[18]_1\(8),
      I1 => \^addr_ret_reg[8]_5\,
      I2 => \RD_DATA_RET[21]_i_3_0\(1),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[22]_i_5_n_0\,
      I5 => \RD_DATA_RET[22]_i_3_0\,
      O => \RD_DATA_RET[22]_i_4_n_0\
    );
\RD_DATA_RET[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_7_n_0\,
      I1 => \RD_DATA_RET[17]_i_2_0\(1),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\(1),
      I4 => \RD_DATA_RET[22]_i_7_n_0\,
      O => \RD_DATA_RET[22]_i_5_n_0\
    );
\RD_DATA_RET[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_3_0\(8),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TCR_I(9),
      I3 => \RD_DATA_RET[1]_i_4_n_0\,
      O => \RD_DATA_RET[22]_i_7_n_0\
    );
\RD_DATA_RET[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \^addr_ret_reg[11]_1\,
      I1 => \RD_DATA_RET_reg[16]_0\(4),
      I2 => \RD_DATA_RET_reg[23]_0\,
      I3 => \RD_DATA_RET[23]_i_3_n_0\,
      I4 => \^addr_ret_reg[11]_3\,
      I5 => \RD_DATA_RET_reg[16]_1\(0),
      O => \RD_DATA__0\(23)
    );
\RD_DATA_RET[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_0\,
      I1 => \RD_DATA_RET[21]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[21]_1\(0),
      I3 => \RD_DATA_RET[20]_i_3_0\(0),
      I4 => \RD_DATA_RET[12]_i_5_n_0\,
      I5 => \RD_DATA_RET[23]_i_4_n_0\,
      O => \RD_DATA_RET[23]_i_3_n_0\
    );
\RD_DATA_RET[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[18]_1\(7),
      I1 => \^addr_ret_reg[8]_5\,
      I2 => \RD_DATA_RET[21]_i_3_0\(0),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[23]_i_5_n_0\,
      I5 => \RD_DATA_RET[23]_i_3_0\,
      O => \RD_DATA_RET[23]_i_4_n_0\
    );
\RD_DATA_RET[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_7_n_0\,
      I1 => \RD_DATA_RET[17]_i_2_0\(0),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\(0),
      I4 => \RD_DATA_RET[23]_i_7_n_0\,
      O => \RD_DATA_RET[23]_i_5_n_0\
    );
\RD_DATA_RET[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_3_0\(7),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TCR_I(8),
      I3 => \RD_DATA_RET[1]_i_4_n_0\,
      O => \RD_DATA_RET[23]_i_7_n_0\
    );
\RD_DATA_RET[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[24]_2\,
      I1 => \^addr_ret_reg[11]_2\,
      I2 => \RD_DATA_RET_reg[24]_1\(1),
      I3 => \^addr_ret_reg[11]_3\,
      I4 => \RD_DATA_RET_reg[24]_0\(1),
      O => \RD_DATA__0\(24)
    );
\RD_DATA_RET[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_8_n_0\,
      I1 => \RD_DATA_RET[16]_i_9_n_0\,
      I2 => \RD_DATA_RET_reg[31]_1\,
      I3 => \RD_DATA_RET[16]_i_10_n_0\,
      O => \^addr_ret_reg[11]_2\
    );
\RD_DATA_RET[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[24]_i_2_0\,
      I1 => \RD_DATA_RET[24]_i_2\(7),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => IC_REG_TRR_I(2),
      I4 => \^addr_ret_reg[8]_3\,
      I5 => \RD_DATA_RET[24]_i_7_n_0\,
      O => \IC_REG_N_BTR_TS1_I_reg[0]\
    );
\RD_DATA_RET[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_3\,
      I1 => \RD_DATA_RET[1]_i_3_2\(2),
      I2 => \RD_DATA_RET[1]_i_4_n_0\,
      I3 => IC_REG_TCR_I(7),
      I4 => \RD_DATA_RET[24]_i_4_0\,
      O => \RD_DATA_RET[24]_i_7_n_0\
    );
\RD_DATA_RET[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[25]_0\,
      I1 => \^addr_ret_reg[11]_3\,
      I2 => \RD_DATA_RET_reg[25]_1\(0),
      I3 => \^addr_ret_reg[11]_1\,
      I4 => \RD_DATA_RET_reg[16]_0\(3),
      O => \RD_DATA__0\(25)
    );
\RD_DATA_RET[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[24]_i_2\(6),
      I1 => \RD_DATA_RET[9]_i_5_n_0\,
      I2 => \RD_DATA_RET[1]_i_3_0\(6),
      I3 => \^addr_ret_reg[12]_1\,
      I4 => \RD_DATA_RET[25]_i_5_n_0\,
      I5 => \RD_DATA_RET[25]_i_6_n_0\,
      O => \IC_REG_N_BTR_TS1_I_reg[1]\
    );
\RD_DATA_RET[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[25]_i_7_n_0\,
      I1 => \^addr_ret_reg[8]_1\,
      I2 => IC_REG_SR_ERRWRN_I,
      I3 => \^addr_ret_reg[8]_5\,
      I4 => \RD_DATA_RET_reg[18]_1\(6),
      O => \RD_DATA_RET[25]_i_5_n_0\
    );
\RD_DATA_RET[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_2\,
      I1 => \RD_DATA_RET[1]_i_3_1\(1),
      I2 => \RD_DATA_RET[1]_i_4_n_0\,
      I3 => IC_REG_TCR_I(6),
      I4 => \RD_DATA_RET[25]_i_8_n_0\,
      O => \RD_DATA_RET[25]_i_6_n_0\
    );
\RD_DATA_RET[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_1\(1),
      I1 => \^addr_ret_reg[12]_4\,
      I2 => p_13_in(1),
      I3 => \^addr_ret_reg[8]_4\,
      I4 => \RD_DATA_RET[0]_i_8_n_0\,
      O => \RD_DATA_RET[25]_i_7_n_0\
    );
\RD_DATA_RET[25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_3_2\(1),
      I1 => \^addr_ret_reg[12]_3\,
      I2 => IC_REG_TRR_I(1),
      I3 => \^addr_ret_reg[8]_3\,
      O => \RD_DATA_RET[25]_i_8_n_0\
    );
\RD_DATA_RET[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[26]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[26]_0\,
      I2 => \RD_DATA_RET[26]_i_3_n_0\,
      I3 => \^addr_ret_reg[11]_2\,
      I4 => \RD_DATA_RET_reg[24]_1\(0),
      O => \RD_DATA__0\(26)
    );
\RD_DATA_RET[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[11]_3\,
      I1 => \RD_DATA_RET_reg[26]_1\,
      I2 => \^addr_ret_reg[11]_1\,
      I3 => \RD_DATA_RET_reg[16]_0\(2),
      I4 => \RD_DATA_RET_reg[26]_2\,
      O => \RD_DATA_RET[26]_i_2_n_0\
    );
\RD_DATA_RET[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \RD_DATA_RET[26]_i_5_n_0\,
      I1 => \RD_DATA_RET[0]_i_8_n_0\,
      I2 => p_13_in(0),
      I3 => \RD_DATA_RET_reg[0]_1\(0),
      I4 => \^addr_ret_reg[8]_4\,
      I5 => \^addr_ret_reg[12]_4\,
      O => \RD_DATA_RET[26]_i_3_n_0\
    );
\RD_DATA_RET[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => IC_REG_SR_BBSY_I,
      I1 => \^addr_ret_reg[8]_1\,
      I2 => \RD_DATA_RET_reg[18]_1\(5),
      I3 => \^addr_ret_reg[8]_5\,
      I4 => \RD_DATA_RET[26]_i_6_n_0\,
      I5 => \RD_DATA_RET[26]_i_7_n_0\,
      O => \RD_DATA_RET[26]_i_5_n_0\
    );
\RD_DATA_RET[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_2\,
      I1 => \RD_DATA_RET[1]_i_3_1\(0),
      I2 => \RD_DATA_RET[1]_i_4_n_0\,
      I3 => IC_REG_TCR_I(5),
      I4 => \RD_DATA_RET[26]_i_8_n_0\,
      O => \RD_DATA_RET[26]_i_6_n_0\
    );
\RD_DATA_RET[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[9]_i_5_n_0\,
      I1 => \RD_DATA_RET[24]_i_2\(5),
      I2 => \RD_DATA_RET[12]_i_6_n_0\,
      I3 => \RD_DATA_RET[26]_i_5_0\(5),
      I4 => \RD_DATA_RET[26]_i_9_n_0\,
      O => \RD_DATA_RET[26]_i_7_n_0\
    );
\RD_DATA_RET[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => IC_REG_TRR_I(0),
      I1 => \^addr_ret_reg[8]_3\,
      I2 => \RD_DATA_RET[1]_i_3_2\(0),
      I3 => \^addr_ret_reg[12]_3\,
      O => \RD_DATA_RET[26]_i_8_n_0\
    );
\RD_DATA_RET[26]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[26]_i_7_0\(5),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET[1]_i_3_0\(5),
      I3 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[26]_i_9_n_0\
    );
\RD_DATA_RET[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_3_0\(4),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TCR_I(4),
      I3 => \RD_DATA_RET[1]_i_4_n_0\,
      O => \RD_DATA_RET[27]_i_11_n_0\
    );
\RD_DATA_RET[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_6_n_0\,
      I1 => \RD_DATA_RET[16]_i_10_n_0\,
      I2 => \RD_DATA_RET[16]_i_8_n_0\,
      I3 => \RD_DATA_RET_reg[31]_1\,
      O => \^addr_ret_reg[11]_0\
    );
\RD_DATA_RET[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_0\,
      I1 => \RD_DATA_RET[21]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[27]_0\(4),
      I3 => \RD_DATA_RET_reg[27]_1\(4),
      I4 => \RD_DATA_RET[12]_i_5_n_0\,
      I5 => \RD_DATA_RET[27]_i_7_n_0\,
      O => \RD_INDEX_reg[1]\
    );
\RD_DATA_RET[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000107"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(1),
      I1 => \^addr_ret_reg[2]_0\(0),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(4),
      I5 => \^addr_ret_reg[2]_0\(3),
      O => \RD_DATA_RET[27]_i_6_n_0\
    );
\RD_DATA_RET[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[18]_1\(4),
      I1 => \^addr_ret_reg[8]_5\,
      I2 => \RD_DATA_RET[26]_i_5_0\(4),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[27]_i_9_n_0\,
      I5 => \RD_DATA_RET[27]_i_3_0\,
      O => \RD_DATA_RET[27]_i_7_n_0\
    );
\RD_DATA_RET[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_7_n_0\,
      I1 => \RD_DATA_RET[26]_i_7_0\(4),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET[24]_i_2\(4),
      I4 => \RD_DATA_RET[27]_i_11_n_0\,
      O => \RD_DATA_RET[27]_i_9_n_0\
    );
\RD_DATA_RET[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_0\,
      I1 => \RD_DATA_RET[21]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[27]_0\(3),
      I3 => \RD_DATA_RET_reg[27]_1\(3),
      I4 => \RD_DATA_RET[12]_i_5_n_0\,
      I5 => \RD_DATA_RET[28]_i_5_n_0\,
      O => \RD_INDEX_reg[2]\
    );
\RD_DATA_RET[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[18]_1\(3),
      I1 => \^addr_ret_reg[8]_5\,
      I2 => \RD_DATA_RET[26]_i_5_0\(3),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[28]_i_7_n_0\,
      I5 => \RD_DATA_RET[28]_i_2_0\,
      O => \RD_DATA_RET[28]_i_5_n_0\
    );
\RD_DATA_RET[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_7_n_0\,
      I1 => \RD_DATA_RET[26]_i_7_0\(3),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET[24]_i_2\(3),
      I4 => \RD_DATA_RET[28]_i_9_n_0\,
      O => \RD_DATA_RET[28]_i_7_n_0\
    );
\RD_DATA_RET[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_3_0\(3),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TCR_I(3),
      I3 => \RD_DATA_RET[1]_i_4_n_0\,
      O => \RD_DATA_RET[28]_i_9_n_0\
    );
\RD_DATA_RET[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_0\,
      I1 => \RD_DATA_RET[21]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[27]_0\(2),
      I3 => \RD_DATA_RET_reg[27]_1\(2),
      I4 => \RD_DATA_RET[12]_i_5_n_0\,
      I5 => \RD_DATA_RET[29]_i_5_n_0\,
      O => \RD_INDEX_reg[3]\
    );
\RD_DATA_RET[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[18]_1\(2),
      I1 => \^addr_ret_reg[8]_5\,
      I2 => \RD_DATA_RET[26]_i_5_0\(2),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[29]_i_7_n_0\,
      I5 => \RD_DATA_RET[29]_i_2_0\,
      O => \RD_DATA_RET[29]_i_5_n_0\
    );
\RD_DATA_RET[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_7_n_0\,
      I1 => \RD_DATA_RET[26]_i_7_0\(2),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET[24]_i_2\(2),
      I4 => \RD_DATA_RET[29]_i_9_n_0\,
      O => \RD_DATA_RET[29]_i_7_n_0\
    );
\RD_DATA_RET[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_3_0\(2),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TCR_I(2),
      I3 => \RD_DATA_RET[1]_i_4_n_0\,
      O => \RD_DATA_RET[29]_i_9_n_0\
    );
\RD_DATA_RET[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_4_n_0\,
      I1 => \RD_DATA_RET[1]_i_3_0\(20),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TCR_I(26),
      I4 => \RD_DATA_RET[1]_i_4_n_0\,
      I5 => \RD_DATA_RET[2]_i_6_n_0\,
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[2]\
    );
\RD_DATA_RET[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_6_0\(5),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET_reg[0]_2\(10),
      I3 => \^addr_ret_reg[8]_2\,
      O => \RD_DATA_RET[2]_i_4_n_0\
    );
\RD_DATA_RET[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \^addr_ret_reg[12]_1\
    );
\RD_DATA_RET[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_3\,
      I1 => \RD_DATA_RET[1]_i_3_2\(12),
      I2 => \^addr_ret_reg[12]_2\,
      I3 => \RD_DATA_RET[1]_i_3_1\(11),
      I4 => IC_REG_TRR_I(19),
      I5 => \^addr_ret_reg[8]_3\,
      O => \RD_DATA_RET[2]_i_6_n_0\
    );
\RD_DATA_RET[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \RD_DATA_RET[2]_i_7_n_0\
    );
\RD_DATA_RET[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => Q(1),
      I1 => \^addr_ret_reg[11]_0\,
      I2 => \RD_DATA_RET[30]_i_2_n_0\,
      I3 => \RD_DATA_RET_reg[30]_0\,
      I4 => \RD_DATA_RET[30]_i_4_n_0\,
      O => \RD_DATA__0\(30)
    );
\RD_DATA_RET[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_3_0\(1),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TCR_I(1),
      I3 => \RD_DATA_RET[1]_i_4_n_0\,
      O => \RD_DATA_RET[30]_i_10_n_0\
    );
\RD_DATA_RET[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_0\,
      I1 => \RD_DATA_RET[21]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[27]_0\(1),
      I3 => \RD_DATA_RET_reg[27]_1\(1),
      I4 => \RD_DATA_RET[12]_i_5_n_0\,
      I5 => \RD_DATA_RET[30]_i_5_n_0\,
      O => \RD_DATA_RET[30]_i_2_n_0\
    );
\RD_DATA_RET[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_10_n_0\,
      I1 => \IC_REG_F_BRPR_I_reg[15]\,
      I2 => \RD_DATA_RET[30]_i_6_n_0\,
      I3 => \RD_DATA_RET_reg[30]_1\,
      I4 => \RD_DATA_RET_reg[16]_0\(1),
      I5 => \^addr_ret_reg[11]_1\,
      O => \RD_DATA_RET[30]_i_4_n_0\
    );
\RD_DATA_RET[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[18]_1\(1),
      I1 => \^addr_ret_reg[8]_5\,
      I2 => \RD_DATA_RET[26]_i_5_0\(1),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[30]_i_8_n_0\,
      I5 => \RD_DATA_RET[30]_i_2_0\,
      O => \RD_DATA_RET[30]_i_5_n_0\
    );
\RD_DATA_RET[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \RD_DATA_RET_reg[31]_1\,
      I1 => \RD_DATA_RET[16]_i_9_n_0\,
      I2 => \RD_DATA_RET[16]_i_8_n_0\,
      O => \RD_DATA_RET[30]_i_6_n_0\
    );
\RD_DATA_RET[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_7_n_0\,
      I1 => \RD_DATA_RET[26]_i_7_0\(1),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET[24]_i_2\(1),
      I4 => \RD_DATA_RET[30]_i_10_n_0\,
      O => \RD_DATA_RET[30]_i_8_n_0\
    );
\RD_DATA_RET[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => Q(0),
      I1 => \^addr_ret_reg[11]_0\,
      I2 => \RD_DATA_RET[31]_i_2_n_0\,
      I3 => \RD_DATA_RET_reg[31]_0\,
      I4 => \RD_DATA_RET[31]_i_4_n_0\,
      O => \RD_DATA__0\(31)
    );
\RD_DATA_RET[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_0\,
      I1 => \RD_DATA_RET[21]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[27]_0\(0),
      I3 => \RD_DATA_RET_reg[27]_1\(0),
      I4 => \RD_DATA_RET[12]_i_5_n_0\,
      I5 => \RD_DATA_RET[31]_i_5_n_0\,
      O => \RD_DATA_RET[31]_i_2_n_0\
    );
\RD_DATA_RET[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_10_n_0\,
      I1 => IC_REG_SRR_SRST,
      I2 => \RD_DATA_RET[30]_i_6_n_0\,
      I3 => \RD_DATA_RET_reg[31]_2\,
      I4 => \RD_DATA_RET_reg[16]_0\(0),
      I5 => \^addr_ret_reg[11]_1\,
      O => \RD_DATA_RET[31]_i_4_n_0\
    );
\RD_DATA_RET[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[18]_1\(0),
      I1 => \^addr_ret_reg[8]_5\,
      I2 => \RD_DATA_RET[26]_i_5_0\(0),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[31]_i_7_n_0\,
      I5 => \RD_DATA_RET[31]_i_2_0\,
      O => \RD_DATA_RET[31]_i_5_n_0\
    );
\RD_DATA_RET[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_7_n_0\,
      I1 => \RD_DATA_RET[26]_i_7_0\(0),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET[24]_i_2\(0),
      I4 => \RD_DATA_RET[31]_i_9_n_0\,
      O => \RD_DATA_RET[31]_i_7_n_0\
    );
\RD_DATA_RET[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_3_0\(0),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TCR_I(0),
      I3 => \RD_DATA_RET[1]_i_4_n_0\,
      O => \RD_DATA_RET[31]_i_9_n_0\
    );
\RD_DATA_RET[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[3]_i_4_n_0\,
      I1 => \RD_DATA_RET[1]_i_3_0\(19),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TCR_I(25),
      I4 => \RD_DATA_RET[1]_i_4_n_0\,
      I5 => \RD_DATA_RET[3]_i_5_n_0\,
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[3]\
    );
\RD_DATA_RET[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_6_0\(4),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET_reg[0]_2\(9),
      I3 => \^addr_ret_reg[8]_2\,
      O => \RD_DATA_RET[3]_i_4_n_0\
    );
\RD_DATA_RET[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_3\,
      I1 => \RD_DATA_RET[1]_i_3_2\(11),
      I2 => \^addr_ret_reg[12]_2\,
      I3 => \RD_DATA_RET[1]_i_3_1\(10),
      I4 => IC_REG_TRR_I(18),
      I5 => \^addr_ret_reg[8]_3\,
      O => \RD_DATA_RET[3]_i_5_n_0\
    );
\RD_DATA_RET[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[4]_i_4_n_0\,
      I1 => \RD_DATA_RET[1]_i_3_0\(18),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TCR_I(24),
      I4 => \RD_DATA_RET[1]_i_4_n_0\,
      I5 => \RD_DATA_RET[4]_i_5_n_0\,
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[4]\
    );
\RD_DATA_RET[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_6_0\(3),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET_reg[0]_2\(8),
      I3 => \^addr_ret_reg[8]_2\,
      O => \RD_DATA_RET[4]_i_4_n_0\
    );
\RD_DATA_RET[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_3\,
      I1 => \RD_DATA_RET[1]_i_3_2\(10),
      I2 => \^addr_ret_reg[12]_2\,
      I3 => \RD_DATA_RET[1]_i_3_1\(9),
      I4 => IC_REG_TRR_I(17),
      I5 => \^addr_ret_reg[8]_3\,
      O => \RD_DATA_RET[4]_i_5_n_0\
    );
\RD_DATA_RET[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[5]_i_4_n_0\,
      I1 => \RD_DATA_RET[1]_i_3_0\(17),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TCR_I(23),
      I4 => \RD_DATA_RET[1]_i_4_n_0\,
      I5 => \RD_DATA_RET[5]_i_5_n_0\,
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[5]\
    );
\RD_DATA_RET[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_6_0\(2),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET_reg[0]_2\(7),
      I3 => \^addr_ret_reg[8]_2\,
      O => \RD_DATA_RET[5]_i_4_n_0\
    );
\RD_DATA_RET[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_3\,
      I1 => \RD_DATA_RET[1]_i_3_2\(9),
      I2 => \^addr_ret_reg[12]_2\,
      I3 => \RD_DATA_RET[1]_i_3_1\(8),
      I4 => IC_REG_TRR_I(16),
      I5 => \^addr_ret_reg[8]_3\,
      O => \RD_DATA_RET[5]_i_5_n_0\
    );
\RD_DATA_RET[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[6]_i_4_n_0\,
      I1 => \RD_DATA_RET[1]_i_3_0\(16),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TCR_I(22),
      I4 => \RD_DATA_RET[1]_i_4_n_0\,
      I5 => \RD_DATA_RET[6]_i_5_n_0\,
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[6]\
    );
\RD_DATA_RET[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_6_0\(1),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET_reg[0]_2\(6),
      I3 => \^addr_ret_reg[8]_2\,
      O => \RD_DATA_RET[6]_i_4_n_0\
    );
\RD_DATA_RET[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_3\,
      I1 => \RD_DATA_RET[1]_i_3_2\(8),
      I2 => \^addr_ret_reg[12]_2\,
      I3 => \RD_DATA_RET[1]_i_3_1\(7),
      I4 => IC_REG_TRR_I(15),
      I5 => \^addr_ret_reg[8]_3\,
      O => \RD_DATA_RET[6]_i_5_n_0\
    );
\RD_DATA_RET[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[7]_i_4_n_0\,
      I1 => \RD_DATA_RET[1]_i_3_0\(15),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TCR_I(21),
      I4 => \RD_DATA_RET[1]_i_4_n_0\,
      I5 => \RD_DATA_RET[7]_i_5_n_0\,
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[7]\
    );
\RD_DATA_RET[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_6_0\(0),
      I1 => \RD_DATA_RET[2]_i_7_n_0\,
      I2 => \RD_DATA_RET_reg[0]_2\(5),
      I3 => \^addr_ret_reg[8]_2\,
      O => \RD_DATA_RET[7]_i_4_n_0\
    );
\RD_DATA_RET[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_3\,
      I1 => \RD_DATA_RET[1]_i_3_2\(7),
      I2 => \^addr_ret_reg[12]_2\,
      I3 => \RD_DATA_RET[1]_i_3_1\(6),
      I4 => IC_REG_TRR_I(14),
      I5 => \^addr_ret_reg[8]_3\,
      O => \RD_DATA_RET[7]_i_5_n_0\
    );
\RD_DATA_RET[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \RD_DATA_RET[8]_i_2_n_0\,
      I1 => \RD_DATA_RET[8]_i_3_n_0\,
      I2 => \RD_DATA_RET_reg[8]_0\,
      I3 => doutb(0),
      I4 => \RD_DATA_RET_reg[8]_1\,
      I5 => \RD_DATA_RET[8]_i_6_n_0\,
      O => \RD_DATA__0\(8)
    );
\RD_DATA_RET[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_4_n_0\,
      I1 => IC_REG_TCR_I(20),
      I2 => \RD_DATA_RET_reg[26]_0\,
      I3 => \^addr_ret_reg[12]_2\,
      I4 => \RD_DATA_RET[1]_i_3_1\(5),
      O => \RD_DATA_RET[8]_i_2_n_0\
    );
\RD_DATA_RET[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^addr_ret_reg[8]_3\,
      I1 => IC_REG_TRR_I(13),
      I2 => \RD_DATA_RET_reg[26]_0\,
      I3 => \^addr_ret_reg[12]_1\,
      I4 => \RD_DATA_RET[1]_i_3_0\(14),
      O => \RD_DATA_RET[8]_i_3_n_0\
    );
\RD_DATA_RET[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^addr_ret_reg[8]_2\,
      I1 => \RD_DATA_RET_reg[0]_2\(4),
      I2 => \RD_DATA_RET_reg[26]_0\,
      I3 => \^addr_ret_reg[12]_3\,
      I4 => \RD_DATA_RET[1]_i_3_2\(6),
      O => \RD_DATA_RET[8]_i_6_n_0\
    );
\RD_DATA_RET[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \^addr_ret_reg[12]_2\
    );
\RD_DATA_RET[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(3),
      I4 => \^addr_ret_reg[2]_0\(2),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => \^addr_ret_reg[12]_3\
    );
\RD_DATA_RET[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[9]_1\,
      I1 => \RD_DATA_RET_reg[9]_0\(5),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => IC_REG_TRR_I(12),
      I4 => \^addr_ret_reg[8]_3\,
      I5 => \RD_DATA_RET[9]_i_6_n_0\,
      O => \IC_REG_N_BTR_SJW_I_reg[0]\
    );
\RD_DATA_RET[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(5),
      I2 => \^addr_ret_reg[2]_0\(3),
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(1),
      I5 => \^addr_ret_reg[2]_0\(0),
      O => \RD_DATA_RET[9]_i_5_n_0\
    );
\RD_DATA_RET[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET[9]_i_3_0\(4),
      I2 => \RD_DATA_RET[1]_i_4_n_0\,
      I3 => IC_REG_TCR_I(19),
      I4 => \RD_DATA_RET[9]_i_3_1\,
      O => \RD_DATA_RET[9]_i_6_n_0\
    );
\RD_DATA_RET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(0),
      Q => \RD_DATA_RET_reg[0]_0\(31),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(10),
      Q => \RD_DATA_RET_reg[0]_0\(21),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \RD_DATA_RET_reg[0]_0\(20),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \RD_DATA_RET_reg[0]_0\(19),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \RD_DATA_RET_reg[0]_0\(18),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(14),
      Q => \RD_DATA_RET_reg[0]_0\(17),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \RD_DATA_RET_reg[0]_0\(16),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(16),
      Q => \RD_DATA_RET_reg[0]_0\(15),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(17),
      Q => \RD_DATA_RET_reg[0]_0\(14),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \RD_DATA_RET_reg[0]_0\(13),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \RD_DATA_RET_reg[0]_0\(12),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(16),
      Q => \RD_DATA_RET_reg[0]_0\(30),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(20),
      Q => \RD_DATA_RET_reg[0]_0\(11),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(21),
      Q => \RD_DATA_RET_reg[0]_0\(10),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(22),
      Q => \RD_DATA_RET_reg[0]_0\(9),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(23),
      Q => \RD_DATA_RET_reg[0]_0\(8),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(24),
      Q => \RD_DATA_RET_reg[0]_0\(7),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(25),
      Q => \RD_DATA_RET_reg[0]_0\(6),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(26),
      Q => \RD_DATA_RET_reg[0]_0\(5),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \RD_DATA_RET_reg[0]_0\(4),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \RD_DATA_RET_reg[0]_0\(3),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \RD_DATA_RET_reg[0]_0\(2),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(15),
      Q => \RD_DATA_RET_reg[0]_0\(29),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(30),
      Q => \RD_DATA_RET_reg[0]_0\(1),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(31),
      Q => \RD_DATA_RET_reg[0]_0\(0),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(14),
      Q => \RD_DATA_RET_reg[0]_0\(28),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(13),
      Q => \RD_DATA_RET_reg[0]_0\(27),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(12),
      Q => \RD_DATA_RET_reg[0]_0\(26),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(11),
      Q => \RD_DATA_RET_reg[0]_0\(25),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \RD_DATA_RET_reg[0]_0\(24),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(8),
      Q => \RD_DATA_RET_reg[0]_0\(23),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \RD_DATA_RET_reg[0]_0\(22),
      R => ACK_RET_reg_0
    );
\RD_INDEX[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \RD_INDEX[0]_i_3_n_0\,
      I1 => s_axi_wdata(1),
      I2 => \^addr_ret_reg[2]_0\(4),
      I3 => \IC_REG_IECRS_I_reg[0]\,
      I4 => \RD_INDEX_reg[5]\,
      O => \s_axi_wdata[7]\(0)
    );
\RD_INDEX[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(2),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \^addr_ret_reg[2]_0\(5),
      I3 => \^addr_ret_reg[2]_0\(1),
      I4 => \^addr_ret_reg[2]_0\(0),
      O => \RD_INDEX[0]_i_3_n_0\
    );
\RD_INDEX[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \TCR_i[31]_i_3_n_0\,
      I2 => \^addr_ret_reg[2]_0\(4),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(3),
      I5 => \^addr_ret_reg[2]_0\(2),
      O => \s_axi_wdata[23]\
    );
\RD_INDEX[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \TCR_i[31]_i_3_n_0\,
      I2 => \^addr_ret_reg[2]_0\(4),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(3),
      I5 => \^addr_ret_reg[2]_0\(2),
      O => \s_axi_wdata[7]_0\
    );
RES_ACK_SIG_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BRAM_SEL(3),
      I1 => Bus2IP_CS,
      O => p_1_in
    );
RES_ACK_SIG_D1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAAFAAA"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(10),
      I1 => \^addr_ret_reg[2]_0\(7),
      I2 => \^addr_ret_reg[2]_0\(8),
      I3 => \^addr_ret_reg[2]_0\(9),
      I4 => \^addr_ret_reg[2]_0\(6),
      I5 => RES_ACK_SIG_D1_i_3_n_0,
      O => BRAM_SEL(3)
    );
RES_ACK_SIG_D1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ADDR_TX(1),
      I1 => ADDR_TX(0),
      O => RES_ACK_SIG_D1_i_3_n_0
    );
RES_ACK_SIG_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in,
      Q => RES_ACK_SIG_D1,
      R => ACK_RET_reg_0
    );
\RX_FIFO_AFR.IC_REG_AFR_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => TRR_REG_WRITE_PULSE_i_2_n_0,
      I1 => \IC_REG_IECRS_I_reg[0]\,
      I2 => \^addr_ret_reg[2]_0\(4),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(3),
      I5 => \^addr_ret_reg[2]_0\(2),
      O => IC_IPSIG_WRITE_I_reg_0(0)
    );
\RX_FIFO_IERBUF.IC_REG_IER_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => TRR_REG_WRITE_PULSE_i_2_n_0,
      I1 => \IC_REG_IECRS_I_reg[0]\,
      I2 => \^addr_ret_reg[2]_0\(2),
      I3 => \^addr_ret_reg[2]_0\(5),
      I4 => \^addr_ret_reg[2]_0\(3),
      I5 => \^addr_ret_reg[2]_0\(4),
      O => IC_IPSIG_WRITE_I_reg_1(0)
    );
\TCR_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \IC_REG_IECRS_I_reg[0]\,
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(5),
      I5 => \TCR_i[31]_i_3_n_0\,
      O => \ADDR_RET_reg[8]_10\
    );
\TCR_i[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(1),
      I1 => \^addr_ret_reg[2]_0\(0),
      O => \TCR_i[31]_i_3_n_0\
    );
TRR_REG_WRITE_PULSE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(4),
      I1 => \^addr_ret_reg[2]_0\(3),
      I2 => \IC_REG_IECRS_I_reg[0]\,
      I3 => \^addr_ret_reg[2]_0\(2),
      I4 => \^addr_ret_reg[2]_0\(5),
      I5 => TRR_REG_WRITE_PULSE_i_2_n_0,
      O => TRR_REG_WRITE_PULSE0
    );
TRR_REG_WRITE_PULSE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addr_ret_reg[2]_0\(0),
      I1 => \^addr_ret_reg[2]_0\(1),
      O => TRR_REG_WRITE_PULSE_i_2_n_0
    );
host_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => Bus2IP_CS,
      I1 => BRAM_SEL(0),
      I2 => ADDR_TX(0),
      I3 => ADDR_TX(1),
      I4 => CS_H_D1,
      I5 => BRAM_SEL(3),
      O => CS_H_INTERNAL
    );
\host_req_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Bus2IP_CS,
      I1 => BRAM_SEL(0),
      I2 => CS_H_D1_1,
      I3 => BRAM_SEL(3),
      I4 => ADDR_TX(0),
      O => CS_H_INTERNAL_0
    );
pr2_rd_req_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => BRAM_SEL(0),
      I1 => Bus2IP_CS,
      I2 => ADDR_TX(0),
      I3 => ADDR_TX(1),
      I4 => BRAM_SEL(3),
      O => \^mem_decode_gen[0].cs_out_i_reg[0]\
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e_data_ack\,
      I1 => Bus2IP_RNW,
      O => s_axi_arready
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e_data_ack\,
      I1 => Bus2IP_RNW,
      O => s_axi_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm is
  port (
    MATCH_RUNNING_SIG_reg_0 : out STD_LOGIC;
    ID_MATCH_EN_D2_reg_0 : out STD_LOGIC;
    RXMNF_SET : out STD_LOGIC;
    ack_s_gate_toggle_reg_0 : out STD_LOGIC;
    MATCH_RESULT_SIG_reg_0 : out STD_LOGIC;
    pr1_rd_req0 : out STD_LOGIC;
    VALID_S_SIG_IMM : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_imm_cs_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_0\ : out STD_LOGIC;
    ID_MATCH_EN_D2_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_imm_cs_reg[1]_1\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[5]_0\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[3]_0\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[1]_0\ : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \num_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \num_reg_reg[3]_0\ : out STD_LOGIC;
    ACF_VAL_I : out STD_LOGIC;
    \MATCHED_FILTER_INDEX_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC;
    \MATCHED_FILTER_INDEX_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ID_MATCH_EN_OL : in STD_LOGIC;
    ack_s_gate_toggle_reg_1 : in STD_LOGIC;
    MATCH_RESULT_SIG_reg_1 : in STD_LOGIC;
    MATCH_RUNNING_SIG_reg_1 : in STD_LOGIC;
    pr1_rd_req_reg : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    CS_H_D1_4 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_imm_cs[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MATCHED_FILTER_INDEX_reg[0]_1\ : in STD_LOGIC;
    \num5_carry__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_imm_cs_reg[0]_4\ : in STD_LOGIC;
    \FILTER_ID_DATA_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm is
  signal ACF_CMP_HIGH : STD_LOGIC;
  signal ACF_CMP_LOW : STD_LOGIC;
  signal ACF_MASK_I0 : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[13]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[14]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[15]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[16]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[17]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[18]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[19]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[20]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[21]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[22]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[23]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[24]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[25]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[26]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[27]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[28]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[29]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[30]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[31]\ : STD_LOGIC;
  signal ADDR_S_SIG_IMM : STD_LOGIC_VECTOR ( 3 to 8 );
  signal BSP_IN_EOF_D1 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \FILTER_ID_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[14]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[15]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[24]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[29]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[30]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[31]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[8]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[1]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_imm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_imm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_imm_cs_reg[1]_1\ : STD_LOGIC;
  signal ID_MATCH_EN_D1 : STD_LOGIC;
  signal \^id_match_en_d2_reg_0\ : STD_LOGIC;
  signal \^id_match_en_d2_reg_1\ : STD_LOGIC;
  signal LAST_ENTRY_FLAG_i_1_n_0 : STD_LOGIC;
  signal LAST_ENTRY_FLAG_i_2_n_0 : STD_LOGIC;
  signal LAST_ENTRY_FLAG_reg_n_0 : STD_LOGIC;
  signal \^match_result_sig_reg_0\ : STD_LOGIC;
  signal \^match_running_sig_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RUNNING_FIFO_ID_LOC_reg : STD_LOGIC_VECTOR ( 0 to 9 );
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \^valid_s_sig_imm\ : STD_LOGIC;
  signal \^ack_s_gate_toggle_reg_0\ : STD_LOGIC;
  signal count : STD_LOGIC;
  signal count_reg : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \match_not_finished_pulse0__0\ : STD_LOGIC;
  signal num : STD_LOGIC;
  signal \num1__0\ : STD_LOGIC;
  signal \num5_carry__0_i_1_n_0\ : STD_LOGIC;
  signal num5_carry_i_1_n_0 : STD_LOGIC;
  signal num5_carry_i_2_n_0 : STD_LOGIC;
  signal num5_carry_i_3_n_0 : STD_LOGIC;
  signal num5_carry_i_4_n_0 : STD_LOGIC;
  signal num5_carry_i_5_n_0 : STD_LOGIC;
  signal num5_carry_i_6_n_0 : STD_LOGIC;
  signal num5_carry_i_7_n_0 : STD_LOGIC;
  signal num5_carry_i_8_n_0 : STD_LOGIC;
  signal num5_carry_n_0 : STD_LOGIC;
  signal num5_carry_n_1 : STD_LOGIC;
  signal num5_carry_n_2 : STD_LOGIC;
  signal num5_carry_n_3 : STD_LOGIC;
  signal \num5_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \num_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \^num_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_1_in9_in : STD_LOGIC;
  signal pair_rd_valid : STD_LOGIC;
  signal pair_rd_valid_d1 : STD_LOGIC;
  signal u_txxpm_2_i_13_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_14_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_19_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_20_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_26_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_27_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_28_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_29_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_30_n_0 : STD_LOGIC;
  signal NLW_num5_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num5_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_num5_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num5_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num5_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_num5_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_imm_cs[0]_i_10\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_sequential_imm_cs[0]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_imm_cs[1]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_sequential_imm_cs[1]_i_3\ : label is "soft_lutpair70";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_imm_cs_reg[0]\ : label is "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_imm_cs_reg[1]\ : label is "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11";
  attribute SOFT_HLUTNM of LAST_ENTRY_FLAG_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of LAST_ENTRY_FLAG_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[0]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[0]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[0]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[0]_i_5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[0]_i_6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[1]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[2]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[6]_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[9]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of count_reg_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \num_reg[0]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \num_reg[1]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \num_reg[2]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \num_reg[4]_i_3__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of u_txxpm_2_i_20 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of u_txxpm_2_i_27 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of u_txxpm_2_i_28 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of u_txxpm_2_i_29 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of u_txxpm_2_i_30 : label is "soft_lutpair80";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_sequential_imm_cs_reg[0]_0\ <= \^fsm_sequential_imm_cs_reg[0]_0\;
  \FSM_sequential_imm_cs_reg[1]_0\ <= \^fsm_sequential_imm_cs_reg[1]_0\;
  \FSM_sequential_imm_cs_reg[1]_1\ <= \^fsm_sequential_imm_cs_reg[1]_1\;
  ID_MATCH_EN_D2_reg_0 <= \^id_match_en_d2_reg_0\;
  ID_MATCH_EN_D2_reg_1 <= \^id_match_en_d2_reg_1\;
  MATCH_RESULT_SIG_reg_0 <= \^match_result_sig_reg_0\;
  MATCH_RUNNING_SIG_reg_0 <= \^match_running_sig_reg_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  VALID_S_SIG_IMM <= \^valid_s_sig_imm\;
  ack_s_gate_toggle_reg_0 <= \^ack_s_gate_toggle_reg_0\;
  \num_reg_reg[4]_0\(4 downto 0) <= \^num_reg_reg[4]_0\(4 downto 0);
\ACF_MASK_I[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I2 => \^ack_s_gate_toggle_reg_0\,
      I3 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I4 => count_reg,
      O => ACF_MASK_I0
    );
\ACF_MASK_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(31),
      Q => p_1_in(12),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(21),
      Q => p_1_in(2),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(20),
      Q => p_1_in(1),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(19),
      Q => p_1_in(0),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(18),
      Q => \ACF_MASK_I_reg_n_0_[13]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(17),
      Q => \ACF_MASK_I_reg_n_0_[14]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(16),
      Q => \ACF_MASK_I_reg_n_0_[15]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(15),
      Q => \ACF_MASK_I_reg_n_0_[16]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(14),
      Q => \ACF_MASK_I_reg_n_0_[17]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(13),
      Q => \ACF_MASK_I_reg_n_0_[18]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(12),
      Q => \ACF_MASK_I_reg_n_0_[19]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(30),
      Q => p_1_in(11),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(11),
      Q => \ACF_MASK_I_reg_n_0_[20]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(10),
      Q => \ACF_MASK_I_reg_n_0_[21]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(9),
      Q => \ACF_MASK_I_reg_n_0_[22]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(8),
      Q => \ACF_MASK_I_reg_n_0_[23]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(7),
      Q => \ACF_MASK_I_reg_n_0_[24]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(6),
      Q => \ACF_MASK_I_reg_n_0_[25]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(5),
      Q => \ACF_MASK_I_reg_n_0_[26]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(4),
      Q => \ACF_MASK_I_reg_n_0_[27]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(3),
      Q => \ACF_MASK_I_reg_n_0_[28]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(2),
      Q => \ACF_MASK_I_reg_n_0_[29]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(29),
      Q => p_1_in(10),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(1),
      Q => \ACF_MASK_I_reg_n_0_[30]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(0),
      Q => \ACF_MASK_I_reg_n_0_[31]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(28),
      Q => p_1_in(9),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(27),
      Q => p_1_in(8),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(26),
      Q => p_1_in(7),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(25),
      Q => p_1_in(6),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(24),
      Q => p_1_in(5),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(23),
      Q => p_1_in(4),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(22),
      Q => p_1_in(3),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
BSP_IN_EOF_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \out\,
      Q => BSP_IN_EOF_D1,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => count_reg,
      I3 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I4 => \^ack_s_gate_toggle_reg_0\,
      O => pair_rd_valid
    );
\FILTER_ID_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(31),
      Q => \FILTER_ID_DATA_reg_n_0_[0]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(21),
      Q => \FILTER_ID_DATA_reg_n_0_[10]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(20),
      Q => \FILTER_ID_DATA_reg_n_0_[11]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(19),
      Q => p_1_in9_in,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(18),
      Q => \FILTER_ID_DATA_reg_n_0_[13]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(17),
      Q => \FILTER_ID_DATA_reg_n_0_[14]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(16),
      Q => \FILTER_ID_DATA_reg_n_0_[15]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(15),
      Q => \FILTER_ID_DATA_reg_n_0_[16]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(14),
      Q => \FILTER_ID_DATA_reg_n_0_[17]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(13),
      Q => \FILTER_ID_DATA_reg_n_0_[18]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(12),
      Q => \FILTER_ID_DATA_reg_n_0_[19]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(30),
      Q => \FILTER_ID_DATA_reg_n_0_[1]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(11),
      Q => \FILTER_ID_DATA_reg_n_0_[20]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(10),
      Q => \FILTER_ID_DATA_reg_n_0_[21]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(9),
      Q => \FILTER_ID_DATA_reg_n_0_[22]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(8),
      Q => \FILTER_ID_DATA_reg_n_0_[23]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(7),
      Q => \FILTER_ID_DATA_reg_n_0_[24]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(6),
      Q => \FILTER_ID_DATA_reg_n_0_[25]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(5),
      Q => \FILTER_ID_DATA_reg_n_0_[26]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(4),
      Q => \FILTER_ID_DATA_reg_n_0_[27]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(3),
      Q => \FILTER_ID_DATA_reg_n_0_[28]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(2),
      Q => \FILTER_ID_DATA_reg_n_0_[29]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(29),
      Q => \FILTER_ID_DATA_reg_n_0_[2]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(1),
      Q => \FILTER_ID_DATA_reg_n_0_[30]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(0),
      Q => \FILTER_ID_DATA_reg_n_0_[31]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(28),
      Q => \FILTER_ID_DATA_reg_n_0_[3]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(27),
      Q => \FILTER_ID_DATA_reg_n_0_[4]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(26),
      Q => \FILTER_ID_DATA_reg_n_0_[5]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(25),
      Q => \FILTER_ID_DATA_reg_n_0_[6]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(24),
      Q => \FILTER_ID_DATA_reg_n_0_[7]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(23),
      Q => \FILTER_ID_DATA_reg_n_0_[8]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(22),
      Q => \FILTER_ID_DATA_reg_n_0_[9]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FSM_sequential_imm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF04"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I2 => \FSM_sequential_imm_cs[0]_i_2_n_0\,
      I3 => pair_rd_valid,
      I4 => \FSM_sequential_imm_cs[0]_i_3_n_0\,
      I5 => \FSM_sequential_imm_cs_reg[0]_4\,
      O => \FSM_sequential_imm_cs[0]_i_1_n_0\
    );
\FSM_sequential_imm_cs[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(3),
      I1 => \^num_reg_reg[4]_0\(4),
      I2 => \^num_reg_reg[4]_0\(2),
      O => \num_reg_reg[3]_0\
    );
\FSM_sequential_imm_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[0]_i_4_n_0\,
      I1 => \FSM_sequential_imm_cs_reg[0]_1\,
      I2 => \^num_reg_reg[4]_0\(3),
      I3 => \^num_reg_reg[4]_0\(4),
      I4 => \FSM_sequential_imm_cs_reg[0]_2\,
      I5 => \FSM_sequential_imm_cs_reg[0]_3\,
      O => \FSM_sequential_imm_cs[0]_i_2_n_0\
    );
\FSM_sequential_imm_cs[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^id_match_en_d2_reg_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I2 => \num1__0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      O => \FSM_sequential_imm_cs[0]_i_3_n_0\
    );
\FSM_sequential_imm_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[0]_i_2_0\(0),
      I1 => \^num_reg_reg[4]_0\(1),
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(2),
      I4 => \^num_reg_reg[4]_0\(4),
      I5 => \^num_reg_reg[4]_0\(3),
      O => \FSM_sequential_imm_cs[0]_i_4_n_0\
    );
\FSM_sequential_imm_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033308888"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[1]_i_2_n_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I2 => LAST_ENTRY_FLAG_reg_n_0,
      I3 => \FSM_sequential_imm_cs[1]_i_3_n_0\,
      I4 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I5 => \FSM_sequential_imm_cs_reg[0]_4\,
      O => \FSM_sequential_imm_cs[1]_i_1_n_0\
    );
\FSM_sequential_imm_cs[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[1]_i_5_n_0\,
      I1 => \num1__0\,
      O => \FSM_sequential_imm_cs[1]_i_2_n_0\
    );
\FSM_sequential_imm_cs[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^ack_s_gate_toggle_reg_0\,
      I1 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I2 => count_reg,
      O => \FSM_sequential_imm_cs[1]_i_3_n_0\
    );
\FSM_sequential_imm_cs[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(0),
      I1 => \^num_reg_reg[4]_0\(1),
      I2 => \^num_reg_reg[4]_0\(2),
      I3 => \^num_reg_reg[4]_0\(4),
      I4 => \^num_reg_reg[4]_0\(3),
      I5 => \FSM_sequential_imm_cs[0]_i_2_n_0\,
      O => \FSM_sequential_imm_cs[1]_i_5_n_0\
    );
\FSM_sequential_imm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_imm_cs[0]_i_1_n_0\,
      Q => \^fsm_sequential_imm_cs_reg[0]_0\,
      R => '0'
    );
\FSM_sequential_imm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_imm_cs[1]_i_1_n_0\,
      Q => \^fsm_sequential_imm_cs_reg[1]_0\,
      R => '0'
    );
ID_MATCH_EN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ID_MATCH_EN_OL,
      Q => ID_MATCH_EN_D1,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
ID_MATCH_EN_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ID_MATCH_EN_D1,
      Q => \^id_match_en_d2_reg_0\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
LAST_ENTRY_FLAG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50545000"
    )
        port map (
      I0 => \MATCHED_FILTER_INDEX_reg[0]_0\,
      I1 => LAST_ENTRY_FLAG_i_2_n_0,
      I2 => LAST_ENTRY_FLAG_reg_n_0,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_0\,
      O => LAST_ENTRY_FLAG_i_1_n_0
    );
LAST_ENTRY_FLAG_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(3),
      I1 => \^num_reg_reg[4]_0\(4),
      I2 => \^num_reg_reg[4]_0\(2),
      I3 => \^num_reg_reg[4]_0\(1),
      I4 => \^num_reg_reg[4]_0\(0),
      O => LAST_ENTRY_FLAG_i_2_n_0
    );
LAST_ENTRY_FLAG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => LAST_ENTRY_FLAG_i_1_n_0,
      Q => LAST_ENTRY_FLAG_reg_n_0,
      R => '0'
    );
\MATCHED_FILTER_INDEX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(0),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(0),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\MATCHED_FILTER_INDEX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(1),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(1),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\MATCHED_FILTER_INDEX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(2),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(2),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\MATCHED_FILTER_INDEX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(3),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(3),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\MATCHED_FILTER_INDEX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(4),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(4),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
MATCH_RESULT_SIG_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => ACF_CMP_LOW,
      I1 => pair_rd_valid_d1,
      I2 => ACF_CMP_HIGH,
      I3 => p_1_in(0),
      I4 => p_1_in9_in,
      O => ACF_VAL_I
    );
MATCH_RESULT_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MATCH_RESULT_SIG_reg_1,
      Q => \^match_result_sig_reg_0\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
MATCH_RUNNING_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MATCH_RUNNING_SIG_reg_1,
      Q => \^match_running_sig_reg_0\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FFBBFF40"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\,
      I3 => \RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0\,
      I4 => RUNNING_FIFO_ID_LOC_reg(0),
      I5 => \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\,
      O => ADDR_S_SIG_IMM(3)
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => RUNNING_FIFO_ID_LOC_reg(2),
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I2 => \num1__0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => \^id_match_en_d2_reg_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3F355FF"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I2 => \num1__0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(7),
      I1 => RUNNING_FIFO_ID_LOC_reg(8),
      I2 => RUNNING_FIFO_ID_LOC_reg(6),
      I3 => \FSM_sequential_imm_cs[1]_i_5_n_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(7),
      I1 => RUNNING_FIFO_ID_LOC_reg(8),
      I2 => RUNNING_FIFO_ID_LOC_reg(9),
      I3 => RUNNING_FIFO_ID_LOC_reg(6),
      I4 => \RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44440AA04444"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I4 => \^q\(3),
      I5 => \^id_match_en_d2_reg_1\,
      O => ADDR_S_SIG_IMM(4)
    );
\RUNNING_FIFO_ID_LOC_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0022F000"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I1 => \num1__0\,
      I2 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_0\,
      O => \^fsm_sequential_imm_cs_reg[1]_1\
    );
\RUNNING_FIFO_ID_LOC_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC0FAC00FC0FFC"
    )
        port map (
      I0 => \num1__0\,
      I1 => \^id_match_en_d2_reg_0\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      I5 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      O => \^id_match_en_d2_reg_1\
    );
\RUNNING_FIFO_ID_LOC_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFAF0FC"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\,
      I2 => \RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0\,
      I3 => \RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0\,
      I4 => RUNNING_FIFO_ID_LOC_reg(2),
      O => ADDR_S_SIG_IMM(5)
    );
\RUNNING_FIFO_ID_LOC_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF808077008080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I3 => \num_reg[4]_i_3__0_n_0\,
      I4 => \^q\(2),
      I5 => \^id_match_en_d2_reg_1\,
      O => ADDR_S_SIG_IMM(6)
    );
\RUNNING_FIFO_ID_LOC_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888805508888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I3 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^id_match_en_d2_reg_1\,
      O => ADDR_S_SIG_IMM(7)
    );
\RUNNING_FIFO_ID_LOC_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^id_match_en_d2_reg_1\,
      I1 => \^q\(0),
      I2 => \^fsm_sequential_imm_cs_reg[1]_1\,
      O => ADDR_S_SIG_IMM(8)
    );
\RUNNING_FIFO_ID_LOC_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEEEEF0000000"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[6]_i_2_n_0\,
      I1 => \num_reg[4]_i_3__0_n_0\,
      I2 => \RUNNING_FIFO_ID_LOC_reg[6]_i_3_n_0\,
      I3 => RUNNING_FIFO_ID_LOC_reg(8),
      I4 => RUNNING_FIFO_ID_LOC_reg(7),
      I5 => RUNNING_FIFO_ID_LOC_reg(6),
      O => \^d\(3)
    );
\RUNNING_FIFO_ID_LOC_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFAAFFAABAAAFAA"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[0]_i_3_n_0\,
      I1 => RUNNING_FIFO_ID_LOC_reg(9),
      I2 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I4 => \RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0\,
      I5 => \FSM_sequential_imm_cs[1]_i_5_n_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[6]_i_2_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[0]_i_2_n_0\,
      I1 => LAST_ENTRY_FLAG_i_2_n_0,
      I2 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I4 => \num1__0\,
      I5 => \RUNNING_FIFO_ID_LOC_reg[6]_i_4_n_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[6]_i_3_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(9),
      I1 => \RUNNING_FIFO_ID_LOC_reg[6]_i_5_n_0\,
      I2 => \^ack_s_gate_toggle_reg_0\,
      I3 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I4 => count_reg,
      I5 => LAST_ENTRY_FLAG_reg_n_0,
      O => \RUNNING_FIFO_ID_LOC_reg[6]_i_4_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[6]_i_5_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F6F6FF000000"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I2 => \RUNNING_FIFO_ID_LOC_reg[6]_i_2_n_0\,
      I3 => \RUNNING_FIFO_ID_LOC_reg[6]_i_3_n_0\,
      I4 => RUNNING_FIFO_ID_LOC_reg(8),
      I5 => RUNNING_FIFO_ID_LOC_reg(7),
      O => \^d\(2)
    );
\RUNNING_FIFO_ID_LOC_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[6]_i_2_n_0\,
      I1 => RUNNING_FIFO_ID_LOC_reg(8),
      I2 => \RUNNING_FIFO_ID_LOC_reg[6]_i_3_n_0\,
      O => \^d\(1)
    );
\RUNNING_FIFO_ID_LOC_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"320C3E00"
    )
        port map (
      I0 => \^id_match_en_d2_reg_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I3 => RUNNING_FIFO_ID_LOC_reg(9),
      I4 => \RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0\,
      O => \^d\(0)
    );
\RUNNING_FIFO_ID_LOC_reg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => LAST_ENTRY_FLAG_reg_n_0,
      I1 => count_reg,
      I2 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I3 => \^ack_s_gate_toggle_reg_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(3),
      Q => RUNNING_FIFO_ID_LOC_reg(0),
      S => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(4),
      Q => \^q\(3),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(5),
      Q => RUNNING_FIFO_ID_LOC_reg(2),
      S => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(6),
      Q => \^q\(2),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(7),
      Q => \^q\(1),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(8),
      Q => \^q\(0),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(3),
      Q => RUNNING_FIFO_ID_LOC_reg(6),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(2),
      Q => RUNNING_FIFO_ID_LOC_reg(7),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(1),
      Q => RUNNING_FIFO_ID_LOC_reg(8),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => RUNNING_FIFO_ID_LOC_reg(9),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
ack_s_gate_toggle_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ack_s_gate_toggle_reg_1,
      Q => \^ack_s_gate_toggle_reg_0\,
      S => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
count_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00780000"
    )
        port map (
      I0 => \^ack_s_gate_toggle_reg_0\,
      I1 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I2 => count_reg,
      I3 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I4 => \^fsm_sequential_imm_cs_reg[1]_0\,
      O => count
    );
count_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count,
      Q => count_reg,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[13]\,
      I1 => \num5_carry__0_0\(18),
      I2 => \ACF_MASK_I_reg_n_0_[13]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \i__carry__0_i_4_n_0\,
      I1 => \ACF_MASK_I_reg_n_0_[14]\,
      I2 => \num5_carry__0_0\(17),
      I3 => \FILTER_ID_DATA_reg_n_0_[14]\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \i__carry__0_i_5_n_0\,
      I1 => \ACF_MASK_I_reg_n_0_[17]\,
      I2 => \num5_carry__0_0\(14),
      I3 => \FILTER_ID_DATA_reg_n_0_[17]\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => \ACF_MASK_I_reg_n_0_[15]\,
      I1 => \num5_carry__0_0\(16),
      I2 => \FILTER_ID_DATA_reg_n_0_[15]\,
      I3 => \ACF_MASK_I_reg_n_0_[16]\,
      I4 => \num5_carry__0_0\(15),
      I5 => \FILTER_ID_DATA_reg_n_0_[16]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => \ACF_MASK_I_reg_n_0_[18]\,
      I1 => \num5_carry__0_0\(13),
      I2 => \FILTER_ID_DATA_reg_n_0_[18]\,
      I3 => \ACF_MASK_I_reg_n_0_[19]\,
      I4 => \num5_carry__0_0\(12),
      I5 => \FILTER_ID_DATA_reg_n_0_[19]\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \i__carry_i_5_n_0\,
      I1 => \ACF_MASK_I_reg_n_0_[20]\,
      I2 => \num5_carry__0_0\(11),
      I3 => \FILTER_ID_DATA_reg_n_0_[20]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \i__carry_i_6_n_0\,
      I1 => \ACF_MASK_I_reg_n_0_[23]\,
      I2 => \num5_carry__0_0\(8),
      I3 => \FILTER_ID_DATA_reg_n_0_[23]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \i__carry_i_7_n_0\,
      I1 => \ACF_MASK_I_reg_n_0_[26]\,
      I2 => \num5_carry__0_0\(5),
      I3 => \FILTER_ID_DATA_reg_n_0_[26]\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \i__carry_i_8_n_0\,
      I1 => \ACF_MASK_I_reg_n_0_[29]\,
      I2 => \num5_carry__0_0\(2),
      I3 => \FILTER_ID_DATA_reg_n_0_[29]\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => \ACF_MASK_I_reg_n_0_[21]\,
      I1 => \num5_carry__0_0\(10),
      I2 => \FILTER_ID_DATA_reg_n_0_[21]\,
      I3 => \ACF_MASK_I_reg_n_0_[22]\,
      I4 => \num5_carry__0_0\(9),
      I5 => \FILTER_ID_DATA_reg_n_0_[22]\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => \ACF_MASK_I_reg_n_0_[24]\,
      I1 => \num5_carry__0_0\(7),
      I2 => \FILTER_ID_DATA_reg_n_0_[24]\,
      I3 => \ACF_MASK_I_reg_n_0_[25]\,
      I4 => \num5_carry__0_0\(6),
      I5 => \FILTER_ID_DATA_reg_n_0_[25]\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => \ACF_MASK_I_reg_n_0_[27]\,
      I1 => \num5_carry__0_0\(4),
      I2 => \FILTER_ID_DATA_reg_n_0_[27]\,
      I3 => \ACF_MASK_I_reg_n_0_[28]\,
      I4 => \num5_carry__0_0\(3),
      I5 => \FILTER_ID_DATA_reg_n_0_[28]\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => \ACF_MASK_I_reg_n_0_[30]\,
      I1 => \num5_carry__0_0\(1),
      I2 => \FILTER_ID_DATA_reg_n_0_[30]\,
      I3 => \ACF_MASK_I_reg_n_0_[31]\,
      I4 => \num5_carry__0_0\(0),
      I5 => \FILTER_ID_DATA_reg_n_0_[31]\,
      O => \i__carry_i_8_n_0\
    );
match_not_finished_pulse0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^match_running_sig_reg_0\,
      I1 => BSP_IN_EOF_D1,
      I2 => \out\,
      O => \match_not_finished_pulse0__0\
    );
match_not_finished_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \match_not_finished_pulse0__0\,
      Q => RXMNF_SET,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
num5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => num5_carry_n_0,
      CO(2) => num5_carry_n_1,
      CO(1) => num5_carry_n_2,
      CO(0) => num5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_num5_carry_O_UNCONNECTED(3 downto 0),
      S(3) => num5_carry_i_1_n_0,
      S(2) => num5_carry_i_2_n_0,
      S(1) => num5_carry_i_3_n_0,
      S(0) => num5_carry_i_4_n_0
    );
\num5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => num5_carry_n_0,
      CO(3 downto 1) => \NLW_num5_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ACF_CMP_LOW,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_num5_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \num5_carry__0_i_1_n_0\
    );
\num5_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[0]\,
      I1 => \num5_carry__0_0\(31),
      I2 => p_1_in(12),
      O => \num5_carry__0_i_1_n_0\
    );
num5_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => num5_carry_i_5_n_0,
      I1 => p_1_in(11),
      I2 => \num5_carry__0_0\(30),
      I3 => \FILTER_ID_DATA_reg_n_0_[1]\,
      O => num5_carry_i_1_n_0
    );
num5_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => num5_carry_i_6_n_0,
      I1 => p_1_in(8),
      I2 => \num5_carry__0_0\(27),
      I3 => \FILTER_ID_DATA_reg_n_0_[4]\,
      O => num5_carry_i_2_n_0
    );
num5_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => num5_carry_i_7_n_0,
      I1 => p_1_in(5),
      I2 => \num5_carry__0_0\(24),
      I3 => \FILTER_ID_DATA_reg_n_0_[7]\,
      O => num5_carry_i_3_n_0
    );
num5_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => num5_carry_i_8_n_0,
      I1 => p_1_in(2),
      I2 => \num5_carry__0_0\(21),
      I3 => \FILTER_ID_DATA_reg_n_0_[10]\,
      O => num5_carry_i_4_n_0
    );
num5_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \num5_carry__0_0\(29),
      I2 => \FILTER_ID_DATA_reg_n_0_[2]\,
      I3 => p_1_in(9),
      I4 => \num5_carry__0_0\(28),
      I5 => \FILTER_ID_DATA_reg_n_0_[3]\,
      O => num5_carry_i_5_n_0
    );
num5_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \num5_carry__0_0\(26),
      I2 => \FILTER_ID_DATA_reg_n_0_[5]\,
      I3 => p_1_in(6),
      I4 => \num5_carry__0_0\(25),
      I5 => \FILTER_ID_DATA_reg_n_0_[6]\,
      O => num5_carry_i_6_n_0
    );
num5_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \num5_carry__0_0\(23),
      I2 => \FILTER_ID_DATA_reg_n_0_[8]\,
      I3 => p_1_in(3),
      I4 => \num5_carry__0_0\(22),
      I5 => \FILTER_ID_DATA_reg_n_0_[9]\,
      O => num5_carry_i_7_n_0
    );
num5_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D700D700D7D7D7"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \num5_carry__0_0\(20),
      I2 => \FILTER_ID_DATA_reg_n_0_[11]\,
      I3 => p_1_in(0),
      I4 => \num5_carry__0_0\(19),
      I5 => p_1_in9_in,
      O => num5_carry_i_8_n_0
    );
\num5_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \num5_inferred__0/i__carry_n_0\,
      CO(2) => \num5_inferred__0/i__carry_n_1\,
      CO(1) => \num5_inferred__0/i__carry_n_2\,
      CO(0) => \num5_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_num5_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\num5_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \num5_inferred__0/i__carry_n_0\,
      CO(3) => \NLW_num5_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => ACF_CMP_HIGH,
      CO(1) => \num5_inferred__0/i__carry__0_n_2\,
      CO(0) => \num5_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_num5_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_1_n_0\,
      S(1) => \i__carry__0_i_2_n_0\,
      S(0) => \i__carry__0_i_3_n_0\
    );
\num_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I2 => \^num_reg_reg[4]_0\(0),
      O => \num_reg[0]_i_1__0_n_0\
    );
\num_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(1),
      O => \num_reg[1]_i_1__0_n_0\
    );
\num_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06666000"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(1),
      I4 => \^num_reg_reg[4]_0\(2),
      O => \num_reg[2]_i_1__0_n_0\
    );
\num_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666666660000000"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => \^num_reg_reg[4]_0\(2),
      I3 => \^num_reg_reg[4]_0\(1),
      I4 => \^num_reg_reg[4]_0\(0),
      I5 => \^num_reg_reg[4]_0\(3),
      O => \num_reg[3]_i_1__0_n_0\
    );
\num_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFFF111D111D"
    )
        port map (
      I0 => \^id_match_en_d2_reg_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => LAST_ENTRY_FLAG_reg_n_0,
      I3 => \FSM_sequential_imm_cs[1]_i_3_n_0\,
      I4 => \FSM_sequential_imm_cs[1]_i_2_n_0\,
      I5 => \^fsm_sequential_imm_cs_reg[0]_0\,
      O => num
    );
\num_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(2),
      I1 => \^num_reg_reg[4]_0\(1),
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(3),
      I4 => \num_reg[4]_i_3__0_n_0\,
      I5 => \^num_reg_reg[4]_0\(4),
      O => \num_reg[4]_i_2__0_n_0\
    );
\num_reg[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      O => \num_reg[4]_i_3__0_n_0\
    );
\num_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[0]_i_1__0_n_0\,
      Q => \^num_reg_reg[4]_0\(0),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\num_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[1]_i_1__0_n_0\,
      Q => \^num_reg_reg[4]_0\(1),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\num_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[2]_i_1__0_n_0\,
      Q => \^num_reg_reg[4]_0\(2),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\num_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[3]_i_1__0_n_0\,
      Q => \^num_reg_reg[4]_0\(3),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\num_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[4]_i_2__0_n_0\,
      Q => \^num_reg_reg[4]_0\(4),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
pair_rd_valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pair_rd_valid,
      Q => pair_rd_valid_d1,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
pr1_rd_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^valid_s_sig_imm\,
      I1 => pr1_rd_req_reg,
      I2 => Bus2IP_RNW,
      I3 => CS_H_D1_4,
      O => pr1_rd_req0
    );
pr2_rd_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BB0000F0BB00"
    )
        port map (
      I0 => ack_s_gate_toggle_reg_1,
      I1 => count_reg,
      I2 => \FSM_sequential_imm_cs[0]_i_2_n_0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I5 => \num1__0\,
      O => \^valid_s_sig_imm\
    );
pr2_rd_req_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7000000"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => p_1_in(0),
      I2 => ACF_CMP_HIGH,
      I3 => pair_rd_valid_d1,
      I4 => ACF_CMP_LOW,
      I5 => \^match_result_sig_reg_0\,
      O => \num1__0\
    );
u_txxpm_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA808080808080"
    )
        port map (
      I0 => u_txxpm_2_i_26_n_0,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      I2 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I3 => \num1__0\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I5 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      O => u_txxpm_2_i_13_n_0
    );
u_txxpm_2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A8A8AFF8A8AFF"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(0),
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I4 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I5 => \^id_match_en_d2_reg_0\,
      O => u_txxpm_2_i_14_n_0
    );
u_txxpm_2_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00000000FFC0"
    )
        port map (
      I0 => \num_reg[4]_i_3__0_n_0\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I2 => u_txxpm_2_i_27_n_0,
      I3 => u_txxpm_2_i_28_n_0,
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\,
      I5 => \^q\(3),
      O => \RUNNING_FIFO_ID_LOC_reg_reg[1]_0\
    );
u_txxpm_2_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA808080808080"
    )
        port map (
      I0 => u_txxpm_2_i_29_n_0,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      I2 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I3 => \num1__0\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I5 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      O => u_txxpm_2_i_19_n_0
    );
u_txxpm_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I1 => u_txxpm_2_i_13_n_0,
      I2 => u_txxpm_2_i_14_n_0,
      I3 => RUNNING_FIFO_ID_LOC_reg(0),
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      O => addrb(1)
    );
u_txxpm_2_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0\,
      O => u_txxpm_2_i_20_n_0
    );
u_txxpm_2_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00000000FFC0"
    )
        port map (
      I0 => \num_reg[4]_i_3__0_n_0\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I2 => u_txxpm_2_i_27_n_0,
      I3 => u_txxpm_2_i_28_n_0,
      I4 => u_txxpm_2_i_30_n_0,
      I5 => \^q\(2),
      O => \RUNNING_FIFO_ID_LOC_reg_reg[3]_0\
    );
u_txxpm_2_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFFC00000"
    )
        port map (
      I0 => \num_reg[4]_i_3__0_n_0\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I2 => u_txxpm_2_i_27_n_0,
      I3 => u_txxpm_2_i_28_n_0,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \RUNNING_FIFO_ID_LOC_reg_reg[5]_0\
    );
u_txxpm_2_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => RUNNING_FIFO_ID_LOC_reg(2),
      I5 => RUNNING_FIFO_ID_LOC_reg(0),
      O => u_txxpm_2_i_26_n_0
    );
u_txxpm_2_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I2 => \num1__0\,
      O => u_txxpm_2_i_27_n_0
    );
u_txxpm_2_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      O => u_txxpm_2_i_28_n_0
    );
u_txxpm_2_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => RUNNING_FIFO_ID_LOC_reg(2),
      O => u_txxpm_2_i_29_n_0
    );
u_txxpm_2_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => u_txxpm_2_i_30_n_0
    );
u_txxpm_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\,
      I2 => RUNNING_FIFO_ID_LOC_reg(2),
      I3 => u_txxpm_2_i_19_n_0,
      I4 => u_txxpm_2_i_20_n_0,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      O => addrb(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh is
  port (
    postpone_flag : out STD_LOGIC;
    postpone_flag_2_reg_0 : out STD_LOGIC;
    invalidate_buffer_i : out STD_LOGIC;
    trigger_next_round0 : out STD_LOGIC;
    postpone_flag_2_reg_1 : out STD_LOGIC;
    passed_trig_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    passed_trig0 : in STD_LOGIC;
    postpone_flag_reg_0 : in STD_LOGIC;
    postpone_flag_2_reg_2 : in STD_LOGIC;
    invalidate_buffer_reg_0 : in STD_LOGIC;
    trig_pulse_1 : in STD_LOGIC;
    trig_pulse_2 : in STD_LOGIC;
    trigger_next_round_reg : in STD_LOGIC;
    trigger_next_round_reg_0 : in STD_LOGIC;
    TRR_REG_WRITE_PULSE : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh is
  signal passed_trig : STD_LOGIC;
  signal \^postpone_flag\ : STD_LOGIC;
  signal postpone_flag_2_d1 : STD_LOGIC;
  signal \^postpone_flag_2_reg_0\ : STD_LOGIC;
  signal postpone_flag_d1 : STD_LOGIC;
  signal trigger_next_round_i_2_n_0 : STD_LOGIC;
begin
  postpone_flag <= \^postpone_flag\;
  postpone_flag_2_reg_0 <= \^postpone_flag_2_reg_0\;
invalidate_buffer_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^postpone_flag_2_reg_0\,
      I1 => postpone_flag_2_d1,
      I2 => TRR_REG_WRITE_PULSE,
      O => postpone_flag_2_reg_1
    );
invalidate_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => invalidate_buffer_reg_0,
      Q => invalidate_buffer_i,
      R => passed_trig_reg_0
    );
passed_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => passed_trig0,
      Q => passed_trig,
      R => passed_trig_reg_0
    );
postpone_flag_2_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^postpone_flag_2_reg_0\,
      Q => postpone_flag_2_d1,
      R => passed_trig_reg_0
    );
postpone_flag_2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => postpone_flag_2_reg_2,
      Q => \^postpone_flag_2_reg_0\,
      R => passed_trig_reg_0
    );
postpone_flag_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^postpone_flag\,
      Q => postpone_flag_d1,
      R => passed_trig_reg_0
    );
postpone_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => postpone_flag_reg_0,
      Q => \^postpone_flag\,
      R => passed_trig_reg_0
    );
trigger_next_round_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => trigger_next_round_i_2_n_0,
      I1 => trig_pulse_1,
      I2 => postpone_flag_d1,
      I3 => \^postpone_flag\,
      O => trigger_next_round0
    );
trigger_next_round_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEFFEEEE"
    )
        port map (
      I0 => passed_trig,
      I1 => trig_pulse_2,
      I2 => trigger_next_round_reg,
      I3 => trigger_next_round_reg_0,
      I4 => postpone_flag_2_d1,
      I5 => \^postpone_flag_2_reg_0\,
      O => trigger_next_round_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac is
  port (
    ACK_S_SIG : out STD_LOGIC;
    CS_H_D1 : out STD_LOGIC;
    ACK_H_reg_0 : out STD_LOGIC;
    ACK_S_SIG_IMM : out STD_LOGIC;
    ACK_H_reg_1 : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pr1_rd_req_reg_0 : out STD_LOGIC;
    pr1_rd_req_reg_1 : out STD_LOGIC;
    \RUNNING_ID_LOC_reg_reg[2]\ : out STD_LOGIC;
    \RUNNING_ID_LOC_reg_reg[0]\ : out STD_LOGIC;
    pr1_rd_req_reg_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    CS_H00_out : in STD_LOGIC;
    pr1_rd_req0 : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    host_req_reg_0 : in STD_LOGIC;
    VALID_S_SIG_IMM : in STD_LOGIC;
    pr2_rd_req_reg_0 : in STD_LOGIC;
    ACK_RX_T : in STD_LOGIC;
    ACK_RET_reg : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_4\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_5\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_6\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac is
  signal \^ack_h_reg_0\ : STD_LOGIC;
  signal \^cs_h_d1\ : STD_LOGIC;
  signal CS_H_INTERNAL : STD_LOGIC;
  signal addr_select : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal host_req : STD_LOGIC;
  signal pr2_rd_req0 : STD_LOGIC;
  signal u_txxpm_2_i_16_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_21_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_23_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_25_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \host_req_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of pr2_rd_req_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of u_txxpm_2_i_1 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of u_txxpm_2_i_15 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of u_txxpm_2_i_18 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of u_txxpm_2_i_25 : label is "soft_lutpair84";
begin
  ACK_H_reg_0 <= \^ack_h_reg_0\;
  CS_H_D1 <= \^cs_h_d1\;
ACK_H_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => host_req,
      Q => \^ack_h_reg_0\,
      R => pr1_rd_req_reg_2
    );
ACK_RET_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \^ack_h_reg_0\,
      I2 => ACK_RET_reg,
      O => ACK_H_reg_1
    );
ACK_S_T_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => addr_select(0),
      Q => ACK_S_SIG,
      R => pr1_rd_req_reg_2
    );
ACK_S_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => addr_select(1),
      Q => ACK_S_SIG_IMM,
      R => pr1_rd_req_reg_2
    );
CS_H_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H00_out,
      Q => \^cs_h_d1\,
      R => pr1_rd_req_reg_2
    );
\host_req_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^cs_h_d1\,
      I1 => Bus2IP_RNW,
      I2 => host_req_reg_0,
      O => CS_H_INTERNAL
    );
host_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H_INTERNAL,
      Q => host_req,
      R => pr1_rd_req_reg_2
    );
pr1_rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pr1_rd_req0,
      Q => addr_select(1),
      R => pr1_rd_req_reg_2
    );
pr2_rd_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0000"
    )
        port map (
      I0 => \^cs_h_d1\,
      I1 => Bus2IP_RNW,
      I2 => host_req_reg_0,
      I3 => VALID_S_SIG_IMM,
      I4 => pr2_rd_req_reg_0,
      O => pr2_rd_req0
    );
pr2_rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pr2_rd_req0,
      Q => addr_select(0),
      R => pr1_rd_req_reg_2
    );
u_txxpm_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => addr_select(1),
      I1 => addr_select(0),
      I2 => host_req,
      O => pr1_rd_req_reg_0
    );
u_txxpm_2_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCF0AA"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg\(1),
      I1 => Q(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(1),
      I3 => addr_select(1),
      I4 => addr_select(0),
      O => addrb(1)
    );
u_txxpm_2_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0C"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg\(0),
      I2 => addr_select(0),
      I3 => addr_select(1),
      O => addrb(0)
    );
u_txxpm_2_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AC"
    )
        port map (
      I0 => Q(8),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg\(9),
      I2 => addr_select(0),
      I3 => addr_select(1),
      O => \RUNNING_ID_LOC_reg_reg[0]\
    );
u_txxpm_2_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_select(1),
      I1 => addr_select(0),
      O => pr1_rd_req_reg_1
    );
u_txxpm_2_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AC"
    )
        port map (
      I0 => Q(7),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg\(8),
      I2 => addr_select(0),
      I3 => addr_select(1),
      O => u_txxpm_2_i_16_n_0
    );
u_txxpm_2_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AC"
    )
        port map (
      I0 => Q(6),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg\(7),
      I2 => addr_select(0),
      I3 => addr_select(1),
      O => \RUNNING_ID_LOC_reg_reg[2]\
    );
u_txxpm_2_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AC"
    )
        port map (
      I0 => Q(5),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg\(6),
      I2 => addr_select(0),
      I3 => addr_select(1),
      O => u_txxpm_2_i_21_n_0
    );
u_txxpm_2_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AC"
    )
        port map (
      I0 => Q(4),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg\(5),
      I2 => addr_select(0),
      I3 => addr_select(1),
      O => u_txxpm_2_i_23_n_0
    );
u_txxpm_2_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AC"
    )
        port map (
      I0 => Q(3),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg\(4),
      I2 => addr_select(0),
      I3 => addr_select(1),
      O => u_txxpm_2_i_25_n_0
    );
u_txxpm_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEEEAAAA"
    )
        port map (
      I0 => u_txxpm_2_i_16_n_0,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_6\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_2\(3),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I4 => addr_select(1),
      I5 => addr_select(0),
      O => addrb(7)
    );
u_txxpm_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEEEAAAA"
    )
        port map (
      I0 => u_txxpm_2_i_21_n_0,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_5\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_2\(2),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I4 => addr_select(1),
      I5 => addr_select(0),
      O => addrb(6)
    );
u_txxpm_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEEEAAAA"
    )
        port map (
      I0 => u_txxpm_2_i_23_n_0,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_4\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_2\(1),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I4 => addr_select(1),
      I5 => addr_select(0),
      O => addrb(5)
    );
u_txxpm_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAEAAAAAA"
    )
        port map (
      I0 => u_txxpm_2_i_25_n_0,
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_2\(0),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_3\,
      O => addrb(4)
    );
u_txxpm_2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCF0AA"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg\(3),
      I1 => Q(2),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(3),
      I3 => addr_select(1),
      I4 => addr_select(0),
      O => addrb(3)
    );
u_txxpm_2_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCF0AA"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg\(2),
      I1 => Q(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(2),
      I3 => addr_select(1),
      I4 => addr_select(0),
      O => addrb(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4 is
  port (
    ACK_H_reg_0 : out STD_LOGIC;
    wea : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ACK_H_reg_1 : out STD_LOGIC;
    \IC_REG_BRPR_I_reg[1]\ : out STD_LOGIC;
    \ADDR_RET_reg[12]\ : out STD_LOGIC;
    ACK_H_reg_2 : out STD_LOGIC;
    ACK_H_reg_3 : out STD_LOGIC;
    ACK_H_reg_4 : out STD_LOGIC;
    \IC_REG_ECR_I_reg[8]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC;
    ACK_H_reg_5 : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_4\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_5\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_6\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_7\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_8\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_9\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_10\ : out STD_LOGIC;
    host_wr_req_reg_0 : in STD_LOGIC;
    CS_H0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \RD_DATA_RET_reg[19]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RD_DATA_RET_reg[18]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[25]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[25]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[25]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACK_RX_T : in STD_LOGIC;
    \RD_DATA_RET_reg[1]\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \RD_DATA_RET_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_DATA_RET_reg[24]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[24]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[15]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[15]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET_reg[12]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[13]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[12]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[11]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[10]\ : in STD_LOGIC;
    IC_REG_TRR_I : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[9]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[7]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[6]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[5]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[4]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[3]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[2]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]_1\ : in STD_LOGIC;
    ACK_CR : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    host_wr_req_reg_1 : in STD_LOGIC;
    \RD_DATA_RET_reg[0]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ACK_RX : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4 : entity is "canfd_v2_0_1_can_ol_tac";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4 is
  signal \^ack_h_reg_0\ : STD_LOGIC;
  signal \^ack_h_reg_1\ : STD_LOGIC;
  signal \^ack_h_reg_5\ : STD_LOGIC;
  signal \^addr_ret_reg[12]\ : STD_LOGIC;
  signal CS_H_D1 : STD_LOGIC;
  signal CS_H_INTERNAL : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_14_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[11]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[18]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[24]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[2]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[3]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[4]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[5]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[6]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[7]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[9]_i_2_n_0\ : STD_LOGIC;
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RD_DATA_RET[0]_i_14\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \RD_DATA_RET[18]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \RD_DATA_RET[18]_i_6\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \RD_DATA_RET[8]_i_5\ : label is "soft_lutpair86";
begin
  ACK_H_reg_0 <= \^ack_h_reg_0\;
  ACK_H_reg_1 <= \^ack_h_reg_1\;
  ACK_H_reg_5 <= \^ack_h_reg_5\;
  \ADDR_RET_reg[12]\ <= \^addr_ret_reg[12]\;
  wea(0) <= \^wea\(0);
ACK_H_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^wea\(0),
      Q => \^ack_h_reg_0\,
      R => host_wr_req_reg_0
    );
CS_H_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H0,
      Q => CS_H_D1,
      R => host_wr_req_reg_0
    );
\RD_DATA_RET[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]\,
      I1 => ACK_RX,
      O => \RD_DATA_RET[0]_i_14_n_0\
    );
\RD_DATA_RET[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[1]_1\,
      O => \^addr_ret_reg[12]\
    );
\RD_DATA_RET[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(31),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(29),
      I4 => doutb(28),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_10\
    );
\RD_DATA_RET[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(19),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(21),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[10]_i_10_n_0\
    );
\RD_DATA_RET[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => \^ack_h_reg_5\,
      I1 => doutb(19),
      I2 => \RD_DATA_RET[10]_i_10_n_0\,
      I3 => \^addr_ret_reg[12]\,
      I4 => \RD_DATA_RET_reg[10]\,
      I5 => IC_REG_TRR_I(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1\
    );
\RD_DATA_RET[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(18),
      I3 => \RD_DATA_RET[11]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[11]\,
      I5 => \^addr_ret_reg[12]\,
      O => D(5)
    );
\RD_DATA_RET[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(18),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(20),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[11]_i_2_n_0\
    );
\RD_DATA_RET[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAAA"
    )
        port map (
      I0 => \RD_DATA_RET[12]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[12]\(1),
      I2 => \RD_DATA_RET_reg[12]_0\,
      I3 => \RD_DATA_RET_reg[12]_1\,
      I4 => \^addr_ret_reg[12]\,
      O => D(4)
    );
\RD_DATA_RET[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(19),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(17),
      I4 => doutb(17),
      I5 => \^ack_h_reg_5\,
      O => \RD_DATA_RET[12]_i_2_n_0\
    );
\RD_DATA_RET[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAAA"
    )
        port map (
      I0 => \RD_DATA_RET[13]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[12]\(0),
      I2 => \RD_DATA_RET_reg[12]_0\,
      I3 => \RD_DATA_RET_reg[13]\,
      I4 => \^addr_ret_reg[12]\,
      O => D(3)
    );
\RD_DATA_RET[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(18),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(16),
      I4 => doutb(16),
      I5 => \^ack_h_reg_5\,
      O => \RD_DATA_RET[13]_i_2_n_0\
    );
\RD_DATA_RET[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(17),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(15),
      I4 => doutb(15),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_9\
    );
\RD_DATA_RET[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAAA"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[15]\(0),
      I2 => \RD_DATA_RET_reg[15]_0\,
      I3 => \RD_DATA_RET_reg[15]_1\,
      I4 => \^addr_ret_reg[12]\,
      O => D(2)
    );
\RD_DATA_RET[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(16),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(14),
      I4 => doutb(14),
      I5 => \^ack_h_reg_5\,
      O => \RD_DATA_RET[15]_i_2_n_0\
    );
\RD_DATA_RET[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(15),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(13),
      I4 => doutb(13),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_8\
    );
\RD_DATA_RET[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(14),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(12),
      I4 => doutb(12),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_7\
    );
\RD_DATA_RET[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAEEEAEEEA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[18]\,
      I1 => \^ack_h_reg_1\,
      I2 => \RD_DATA_RET_reg[18]_0\,
      I3 => \RD_DATA_RET_reg[18]_1\,
      I4 => \RD_DATA_RET[18]_i_6_n_0\,
      I5 => \RD_DATA_RET_reg[0]\(13),
      O => D(1)
    );
\RD_DATA_RET[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]\,
      I1 => ACK_CR,
      O => \^ack_h_reg_1\
    );
\RD_DATA_RET[18]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]\,
      I1 => \RD_DATA_RET_reg[18]_2\,
      I2 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[18]_i_6_n_0\
    );
\RD_DATA_RET[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAEEEAEEEA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[19]\,
      I1 => \^ack_h_reg_1\,
      I2 => \RD_DATA_RET_reg[19]_0\,
      I3 => \RD_DATA_RET_reg[19]_1\,
      I4 => \RD_DATA_RET[18]_i_6_n_0\,
      I5 => \RD_DATA_RET_reg[0]\(12),
      O => D(0)
    );
\RD_DATA_RET[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(27),
      I3 => \RD_DATA_RET[1]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[1]_0\,
      I5 => \^addr_ret_reg[12]\,
      O => D(13)
    );
\RD_DATA_RET[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(28),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(30),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[1]_i_2_n_0\
    );
\RD_DATA_RET[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(11),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(11),
      I4 => doutb(11),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_6\
    );
\RD_DATA_RET[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(10),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(10),
      I4 => doutb(10),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_5\
    );
\RD_DATA_RET[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(9),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(9),
      I4 => doutb(9),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_4\
    );
\RD_DATA_RET[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(8),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(8),
      I4 => doutb(8),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_3\
    );
\RD_DATA_RET[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \^addr_ret_reg[12]\,
      I1 => \RD_DATA_RET_reg[24]_1\,
      I2 => \RD_DATA_RET[24]_i_5_n_0\,
      I3 => \RD_DATA_RET_reg[24]\(3),
      I4 => \RD_DATA_RET_reg[24]_0\,
      O => \IC_REG_ECR_I_reg[8]\
    );
\RD_DATA_RET[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(7),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(7),
      I4 => doutb(7),
      I5 => \^ack_h_reg_5\,
      O => \RD_DATA_RET[24]_i_5_n_0\
    );
\RD_DATA_RET[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^addr_ret_reg[12]\,
      I1 => \RD_DATA_RET_reg[25]\,
      I2 => \RD_DATA_RET_reg[25]_0\,
      I3 => \RD_DATA_RET_reg[25]_1\(0),
      I4 => \RD_DATA_RET[25]_i_4_n_0\,
      O => \IC_REG_BRPR_I_reg[1]\
    );
\RD_DATA_RET[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(6),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(6),
      I4 => doutb(6),
      I5 => \^ack_h_reg_5\,
      O => \RD_DATA_RET[25]_i_4_n_0\
    );
\RD_DATA_RET[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(5),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(5),
      I4 => doutb(5),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_2\
    );
\RD_DATA_RET[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(4),
      I3 => \RD_DATA_RET[27]_i_8_n_0\,
      I4 => \RD_DATA_RET_reg[24]\(2),
      I5 => \RD_DATA_RET_reg[24]_0\,
      O => ACK_H_reg_4
    );
\RD_DATA_RET[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(4),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(4),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[27]_i_8_n_0\
    );
\RD_DATA_RET[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(3),
      I3 => \RD_DATA_RET[28]_i_6_n_0\,
      I4 => \RD_DATA_RET_reg[24]\(1),
      I5 => \RD_DATA_RET_reg[24]_0\,
      O => ACK_H_reg_3
    );
\RD_DATA_RET[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(3),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(3),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[28]_i_6_n_0\
    );
\RD_DATA_RET[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(2),
      I3 => \RD_DATA_RET[29]_i_6_n_0\,
      I4 => \RD_DATA_RET_reg[24]\(0),
      I5 => \RD_DATA_RET_reg[24]_0\,
      O => ACK_H_reg_2
    );
\RD_DATA_RET[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(2),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(2),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[29]_i_6_n_0\
    );
\RD_DATA_RET[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(26),
      I3 => \RD_DATA_RET[2]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[2]\,
      I5 => \^addr_ret_reg[12]\,
      O => D(12)
    );
\RD_DATA_RET[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(27),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(29),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[2]_i_2_n_0\
    );
\RD_DATA_RET[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(1),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(1),
      I4 => doutb(1),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\
    );
\RD_DATA_RET[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[0]\(0),
      I2 => \RD_DATA_RET[0]_i_14_n_0\,
      I3 => \RD_DATA_RET_reg[0]_0\(0),
      I4 => doutb(0),
      I5 => \^ack_h_reg_5\,
      O => \gen_wr_a.gen_word_narrow.mem_reg\
    );
\RD_DATA_RET[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(25),
      I3 => \RD_DATA_RET[3]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[3]\,
      I5 => \^addr_ret_reg[12]\,
      O => D(11)
    );
\RD_DATA_RET[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(26),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(28),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[3]_i_2_n_0\
    );
\RD_DATA_RET[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(24),
      I3 => \RD_DATA_RET[4]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[4]\,
      I5 => \^addr_ret_reg[12]\,
      O => D(10)
    );
\RD_DATA_RET[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(25),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(27),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[4]_i_2_n_0\
    );
\RD_DATA_RET[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(23),
      I3 => \RD_DATA_RET[5]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[5]\,
      I5 => \^addr_ret_reg[12]\,
      O => D(9)
    );
\RD_DATA_RET[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(24),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(26),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[5]_i_2_n_0\
    );
\RD_DATA_RET[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(22),
      I3 => \RD_DATA_RET[6]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[6]\,
      I5 => \^addr_ret_reg[12]\,
      O => D(8)
    );
\RD_DATA_RET[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(23),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(25),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[6]_i_2_n_0\
    );
\RD_DATA_RET[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(21),
      I3 => \RD_DATA_RET[7]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[7]\,
      I5 => \^addr_ret_reg[12]\,
      O => D(7)
    );
\RD_DATA_RET[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(22),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(24),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[7]_i_2_n_0\
    );
\RD_DATA_RET[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(21),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(23),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1_0\
    );
\RD_DATA_RET[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]\,
      I1 => ACK_RX_T,
      O => \^ack_h_reg_5\
    );
\RD_DATA_RET[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ACK_RX_T,
      I1 => \RD_DATA_RET_reg[1]\,
      I2 => doutb(20),
      I3 => \RD_DATA_RET[9]_i_2_n_0\,
      I4 => \RD_DATA_RET_reg[9]\,
      I5 => \^addr_ret_reg[12]\,
      O => D(6)
    );
\RD_DATA_RET[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F8008800"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_0\(20),
      I1 => ACK_RX,
      I2 => \RD_DATA_RET_reg[0]\(22),
      I3 => \RD_DATA_RET_reg[1]\,
      I4 => \RD_DATA_RET_reg[18]_2\,
      I5 => \^ack_h_reg_0\,
      O => \RD_DATA_RET[9]_i_2_n_0\
    );
host_wr_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => CS_H_D1,
      I1 => Bus2IP_RNW,
      I2 => host_wr_req_reg_1,
      O => CS_H_INTERNAL
    );
host_wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H_INTERNAL,
      Q => \^wea\(0),
      R => host_wr_req_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6 is
  port (
    CS_H_D1 : out STD_LOGIC;
    enb : out STD_LOGIC;
    ACK_RX : out STD_LOGIC;
    ACK_H_reg_0 : in STD_LOGIC;
    CS_RX : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    CS_H_INTERNAL : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6 : entity is "canfd_v2_0_1_can_ol_tac";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6 is
  signal \^enb\ : STD_LOGIC;
begin
  enb <= \^enb\;
ACK_H_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^enb\,
      Q => ACK_RX,
      R => ACK_H_reg_0
    );
CS_H_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_RX,
      Q => CS_H_D1,
      R => ACK_H_reg_0
    );
host_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H_INTERNAL,
      Q => \^enb\,
      R => ACK_H_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7 is
  port (
    CS_H_D1_1 : out STD_LOGIC;
    host_req_reg_0 : out STD_LOGIC;
    ACK_RX_T : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_0\ : out STD_LOGIC;
    ACK_H_reg_0 : in STD_LOGIC;
    CS_RX_T : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    CS_H_INTERNAL_3 : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET_reg[18]_0\ : in STD_LOGIC;
    ACK_RX : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7 : entity is "canfd_v2_0_1_can_ol_tac";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7 is
  signal \^ack_rx_t\ : STD_LOGIC;
  signal \^host_req_reg_0\ : STD_LOGIC;
begin
  ACK_RX_T <= \^ack_rx_t\;
  host_req_reg_0 <= \^host_req_reg_0\;
ACK_H_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^host_req_reg_0\,
      Q => \^ack_rx_t\,
      R => ACK_H_reg_0
    );
CS_H_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_RX_T,
      Q => CS_H_D1_1,
      R => ACK_H_reg_0
    );
\RD_DATA_RET[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => doutb(1),
      I1 => \^ack_rx_t\,
      I2 => \RD_DATA_RET_reg[18]\(1),
      I3 => \RD_DATA_RET_reg[18]_0\,
      I4 => ACK_RX,
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_0\
    );
\RD_DATA_RET[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => doutb(0),
      I1 => \^ack_rx_t\,
      I2 => \RD_DATA_RET_reg[18]\(0),
      I3 => \RD_DATA_RET_reg[18]_0\,
      I4 => ACK_RX,
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\
    );
host_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H_INTERNAL_3,
      Q => \^host_req_reg_0\,
      R => ACK_H_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs is
  port (
    trigger_next_round : out STD_LOGIC;
    trigger_next_round_d1 : out STD_LOGIC;
    INDEX_VALID_SIG_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    passed_trig0 : out STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[0]_0\ : out STD_LOGIC;
    winning_or_locked_index_cancel_req0 : out STD_LOGIC;
    \WINNING_INDEX_SIG_reg[4]_0\ : out STD_LOGIC;
    INDEX_VALID_SIG_reg_1 : out STD_LOGIC;
    \WINNING_INDEX_SIG_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E_RST_I_reg : out STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[0]_1\ : out STD_LOGIC;
    \RUNNING_ID_LOC_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \num_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    trig_pulse_20 : out STD_LOGIC;
    \num_reg_reg[4]_1\ : out STD_LOGIC;
    TRR_i2294_in : out STD_LOGIC;
    \WINNING_ID_LOC_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ACK_N_PROCESSING_D1_reg_0 : in STD_LOGIC;
    trigger_next_round0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    INDEX_VALID_SIG_reg_2 : in STD_LOGIC;
    \RUNNING_ID_LOC_reg_reg[8]_0\ : in STD_LOGIC;
    ACK_S_SIG : in STD_LOGIC;
    TRR_REG_WRITE_PULSE : in STD_LOGIC;
    passed_trig_reg : in STD_LOGIC;
    winning_or_locked_index_cancel_req_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    winning_or_locked_index_cancel_req_reg_0 : in STD_LOGIC;
    invalidate_buffer_i : in STD_LOGIC;
    winning_or_locked_index_cancel_req_reg_1 : in STD_LOGIC;
    MSG_DONE_FROM_BSP : in STD_LOGIC;
    \exclude_winning_or_locked_req_reg[31]\ : in STD_LOGIC;
    winning_or_locked_index_cancel_req_reg_2 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_3_0 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_3_1 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_3_2 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_3_3 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_8_0 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_8_1 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_2_0 : in STD_LOGIC;
    trig_pulse_2_i_3_0 : in STD_LOGIC;
    trig_pulse_2_i_3_1 : in STD_LOGIC;
    trig_pulse_2_i_6_0 : in STD_LOGIC;
    trig_pulse_2_i_6_1 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_3_4 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_3_5 : in STD_LOGIC;
    trig_pulse_2_i_3_2 : in STD_LOGIC;
    trig_pulse_2_i_3_3 : in STD_LOGIC;
    trig_pulse_2_i_3_4 : in STD_LOGIC;
    trig_pulse_2_i_3_5 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_9_0 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_9_1 : in STD_LOGIC;
    trig_pulse_2_i_7_0 : in STD_LOGIC;
    trig_pulse_2_i_7_1 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_3_6 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_3_7 : in STD_LOGIC;
    trig_pulse_2_i_3_6 : in STD_LOGIC;
    trig_pulse_2_i_3_7 : in STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_tbs_cs[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    TBS_RUNNING_D1 : in STD_LOGIC;
    \RD_DATA_S_D1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs is
  signal ACK_N_PROCESSING : STD_LOGIC;
  signal ACK_N_PROCESSING_D1 : STD_LOGIC;
  signal FIRST_VALID_ID_NOT_READ_i_1_n_0 : STD_LOGIC;
  signal FIRST_VALID_ID_NOT_READ_reg_n_0 : STD_LOGIC;
  signal FIRST_VALID_ID_READ_PULSE : STD_LOGIC;
  signal FIRST_VALID_ID_READ_PULSE0 : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_tbs_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_tbs_cs_reg[0]_1\ : STD_LOGIC;
  signal \^index_valid_sig_reg_0\ : STD_LOGIC;
  signal \^index_valid_sig_reg_1\ : STD_LOGIC;
  signal LAST_ENTRY_FLAG_i_1_n_0 : STD_LOGIC;
  signal LAST_ENTRY_FLAG_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RD_DATA_S_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal RUNNING_ID_LOC : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \RUNNING_ID_LOC_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \RUNNING_ID_LOC_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal RUNNING_ID_LOC_reg_d1 : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \^running_id_loc_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal TBS_RUNNING_SIG_i_1_n_0 : STD_LOGIC;
  signal TBS_RUNNING_SIG_reg_n_0 : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_n_3\ : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_1_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_2_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_3_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_4_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_5_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_6_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_7_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_8_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_n_1 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_n_2 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_n_3 : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[14]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[15]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[24]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[29]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[30]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[31]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[8]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal WINNING_ID_LOC_SIG : STD_LOGIC;
  signal \^winning_index_sig_reg[4]_0\ : STD_LOGIC;
  signal \^winning_index_sig_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal num : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal num_reg_d1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^num_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tbs_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trig_pulse_2_i_2_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_3_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_4_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_5_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_6_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_7_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_8_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_9_n_0 : STD_LOGIC;
  signal \^trigger_next_round\ : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_10_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_14_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_15_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_16_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_18_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_2_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_3_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_6_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_7_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_8_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_9_n_0 : STD_LOGIC;
  signal NLW_WINNING_ID_DATA0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_WINNING_ID_DATA0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ACK_N_PROCESSING_D1_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of FIRST_VALID_ID_NOT_READ_i_1 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of FIRST_VALID_ID_READ_PULSE_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FSM_sequential_tbs_cs[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_tbs_cs[0]_i_16\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_tbs_cs[1]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_tbs_cs[1]_i_3\ : label is "soft_lutpair92";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tbs_cs_reg[0]\ : label is "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tbs_cs_reg[1]\ : label is "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11";
  attribute SOFT_HLUTNM of \RUNNING_ID_LOC_reg[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \RUNNING_ID_LOC_reg[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \RUNNING_ID_LOC_reg[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \RUNNING_ID_LOC_reg[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \RUNNING_ID_LOC_reg[8]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of TBS_RUNNING_D1_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \TRR_i[31]_i_5\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \exclude_winning_or_locked_req[15]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \num_reg[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \num_reg[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \num_reg[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \num_reg[4]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of passed_trig_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of winning_or_locked_index_cancel_req_i_10 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of winning_or_locked_index_cancel_req_i_18 : label is "soft_lutpair95";
begin
  \FSM_sequential_tbs_cs_reg[0]_0\ <= \^fsm_sequential_tbs_cs_reg[0]_0\;
  \FSM_sequential_tbs_cs_reg[0]_1\ <= \^fsm_sequential_tbs_cs_reg[0]_1\;
  INDEX_VALID_SIG_reg_0 <= \^index_valid_sig_reg_0\;
  INDEX_VALID_SIG_reg_1 <= \^index_valid_sig_reg_1\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \RUNNING_ID_LOC_reg_reg[0]_0\(8 downto 0) <= \^running_id_loc_reg_reg[0]_0\(8 downto 0);
  \WINNING_INDEX_SIG_reg[4]_0\ <= \^winning_index_sig_reg[4]_0\;
  \WINNING_INDEX_SIG_reg[4]_1\(4 downto 0) <= \^winning_index_sig_reg[4]_1\(4 downto 0);
  \num_reg_reg[4]_0\(4 downto 0) <= \^num_reg_reg[4]_0\(4 downto 0);
  trigger_next_round <= \^trigger_next_round\;
ACK_N_PROCESSING_D1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ACK_S_SIG,
      O => ACK_N_PROCESSING
    );
ACK_N_PROCESSING_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ACK_N_PROCESSING,
      Q => ACK_N_PROCESSING_D1,
      R => ACK_N_PROCESSING_D1_reg_0
    );
FIRST_VALID_ID_NOT_READ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEEFF"
    )
        port map (
      I0 => ACK_N_PROCESSING_D1_reg_0,
      I1 => FIRST_VALID_ID_NOT_READ_reg_n_0,
      I2 => ACK_S_SIG,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => FIRST_VALID_ID_NOT_READ_i_1_n_0
    );
FIRST_VALID_ID_NOT_READ_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => FIRST_VALID_ID_NOT_READ_i_1_n_0,
      Q => FIRST_VALID_ID_NOT_READ_reg_n_0,
      R => '0'
    );
FIRST_VALID_ID_READ_PULSE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ACK_S_SIG,
      I1 => FIRST_VALID_ID_NOT_READ_reg_n_0,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => FIRST_VALID_ID_READ_PULSE0
    );
FIRST_VALID_ID_READ_PULSE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => FIRST_VALID_ID_READ_PULSE0,
      Q => FIRST_VALID_ID_READ_PULSE,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\FSM_sequential_tbs_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45016723"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \RUNNING_ID_LOC_reg_reg[8]_0\,
      I3 => ACK_S_SIG,
      I4 => \FSM_sequential_tbs_cs[0]_i_3_n_0\,
      O => tbs_ns(0)
    );
\FSM_sequential_tbs_cs[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(4),
      I1 => \^num_reg_reg[4]_0\(3),
      I2 => \^num_reg_reg[4]_0\(2),
      O => \num_reg_reg[4]_1\
    );
\FSM_sequential_tbs_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_7_n_0\,
      I1 => \FSM_sequential_tbs_cs_reg[0]_2\,
      I2 => \^num_reg_reg[4]_0\(3),
      I3 => \^num_reg_reg[4]_0\(4),
      I4 => \FSM_sequential_tbs_cs_reg[0]_3\,
      I5 => \FSM_sequential_tbs_cs_reg[0]_4\,
      O => \FSM_sequential_tbs_cs[0]_i_3_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_3_0\(0),
      I1 => \^num_reg_reg[4]_0\(1),
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(2),
      I4 => \^num_reg_reg[4]_0\(3),
      I5 => \^num_reg_reg[4]_0\(4),
      O => \FSM_sequential_tbs_cs[0]_i_7_n_0\
    );
\FSM_sequential_tbs_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEEAFAA"
    )
        port map (
      I0 => \^fsm_sequential_tbs_cs_reg[0]_1\,
      I1 => LAST_ENTRY_FLAG_reg_n_0,
      I2 => \FSM_sequential_tbs_cs[1]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => tbs_ns(1)
    );
\FSM_sequential_tbs_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0838"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => ACK_S_SIG,
      O => \^fsm_sequential_tbs_cs_reg[0]_1\
    );
\FSM_sequential_tbs_cs[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(4),
      I1 => \^num_reg_reg[4]_0\(3),
      I2 => \^num_reg_reg[4]_0\(2),
      I3 => \^num_reg_reg[4]_0\(1),
      I4 => \^num_reg_reg[4]_0\(0),
      O => \FSM_sequential_tbs_cs[1]_i_3_n_0\
    );
\FSM_sequential_tbs_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tbs_ns(0),
      Q => \^q\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\FSM_sequential_tbs_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tbs_ns(1),
      Q => \^q\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
INDEX_VALID_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => INDEX_VALID_SIG_reg_2,
      Q => \^index_valid_sig_reg_0\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
LAST_ENTRY_FLAG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0A0A"
    )
        port map (
      I0 => LAST_ENTRY_FLAG_reg_n_0,
      I1 => \FSM_sequential_tbs_cs[1]_i_3_n_0\,
      I2 => ACK_N_PROCESSING_D1_reg_0,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => LAST_ENTRY_FLAG_i_1_n_0
    );
LAST_ENTRY_FLAG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => LAST_ENTRY_FLAG_i_1_n_0,
      Q => LAST_ENTRY_FLAG_reg_n_0,
      R => '0'
    );
\RD_DATA_S_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(31),
      Q => \RD_DATA_S_D1_reg_n_0_[0]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(21),
      Q => \RD_DATA_S_D1_reg_n_0_[10]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(20),
      Q => \RD_DATA_S_D1_reg_n_0_[11]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(19),
      Q => p_1_in(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(18),
      Q => \RD_DATA_S_D1_reg_n_0_[13]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(17),
      Q => \RD_DATA_S_D1_reg_n_0_[14]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(16),
      Q => \RD_DATA_S_D1_reg_n_0_[15]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(15),
      Q => \RD_DATA_S_D1_reg_n_0_[16]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(14),
      Q => \RD_DATA_S_D1_reg_n_0_[17]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(13),
      Q => \RD_DATA_S_D1_reg_n_0_[18]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(12),
      Q => \RD_DATA_S_D1_reg_n_0_[19]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(30),
      Q => \RD_DATA_S_D1_reg_n_0_[1]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(11),
      Q => \RD_DATA_S_D1_reg_n_0_[20]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(10),
      Q => \RD_DATA_S_D1_reg_n_0_[21]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(9),
      Q => \RD_DATA_S_D1_reg_n_0_[22]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(8),
      Q => \RD_DATA_S_D1_reg_n_0_[23]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(7),
      Q => \RD_DATA_S_D1_reg_n_0_[24]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(6),
      Q => \RD_DATA_S_D1_reg_n_0_[25]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(5),
      Q => \RD_DATA_S_D1_reg_n_0_[26]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(4),
      Q => \RD_DATA_S_D1_reg_n_0_[27]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(3),
      Q => \RD_DATA_S_D1_reg_n_0_[28]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(2),
      Q => \RD_DATA_S_D1_reg_n_0_[29]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(29),
      Q => \RD_DATA_S_D1_reg_n_0_[2]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(1),
      Q => \RD_DATA_S_D1_reg_n_0_[30]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(0),
      Q => \RD_DATA_S_D1_reg_n_0_[31]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(28),
      Q => \RD_DATA_S_D1_reg_n_0_[3]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(27),
      Q => \RD_DATA_S_D1_reg_n_0_[4]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(26),
      Q => \RD_DATA_S_D1_reg_n_0_[5]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(25),
      Q => \RD_DATA_S_D1_reg_n_0_[6]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(24),
      Q => \RD_DATA_S_D1_reg_n_0_[7]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(23),
      Q => \RD_DATA_S_D1_reg_n_0_[8]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(22),
      Q => \RD_DATA_S_D1_reg_n_0_[9]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFDF0000202000"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(6),
      I1 => \RUNNING_ID_LOC_reg[0]_i_2_n_0\,
      I2 => \^running_id_loc_reg_reg[0]_0\(7),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^running_id_loc_reg_reg[0]_0\(8),
      O => RUNNING_ID_LOC(0)
    );
\RUNNING_ID_LOC_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFFFFFFFFF"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(3),
      I1 => \^running_id_loc_reg_reg[0]_0\(2),
      I2 => \^running_id_loc_reg_reg[0]_0\(1),
      I3 => \^running_id_loc_reg_reg[0]_0\(0),
      I4 => \^running_id_loc_reg_reg[0]_0\(4),
      I5 => \^running_id_loc_reg_reg[0]_0\(5),
      O => \RUNNING_ID_LOC_reg[0]_i_2_n_0\
    );
\RUNNING_ID_LOC_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BB00440"
    )
        port map (
      I0 => \RUNNING_ID_LOC_reg[0]_i_2_n_0\,
      I1 => \^running_id_loc_reg_reg[0]_0\(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^running_id_loc_reg_reg[0]_0\(7),
      O => RUNNING_ID_LOC(1)
    );
\RUNNING_ID_LOC_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => \RUNNING_ID_LOC_reg[0]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^running_id_loc_reg_reg[0]_0\(6),
      O => RUNNING_ID_LOC(2)
    );
\RUNNING_ID_LOC_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A6AFF"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(5),
      I1 => \^running_id_loc_reg_reg[0]_0\(4),
      I2 => \RUNNING_ID_LOC_reg[3]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => RUNNING_ID_LOC(3)
    );
\RUNNING_ID_LOC_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(3),
      I1 => \^running_id_loc_reg_reg[0]_0\(2),
      I2 => \^running_id_loc_reg_reg[0]_0\(1),
      I3 => \^running_id_loc_reg_reg[0]_0\(0),
      O => \RUNNING_ID_LOC_reg[3]_i_2_n_0\
    );
\RUNNING_ID_LOC_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15550000EAAA0000"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(3),
      I1 => \^running_id_loc_reg_reg[0]_0\(2),
      I2 => \^running_id_loc_reg_reg[0]_0\(1),
      I3 => \^running_id_loc_reg_reg[0]_0\(0),
      I4 => \num_reg[4]_i_4_n_0\,
      I5 => \^running_id_loc_reg_reg[0]_0\(4),
      O => RUNNING_ID_LOC(4)
    );
\RUNNING_ID_LOC_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00808000007F7F00"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(0),
      I1 => \^running_id_loc_reg_reg[0]_0\(1),
      I2 => \^running_id_loc_reg_reg[0]_0\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^running_id_loc_reg_reg[0]_0\(3),
      O => RUNNING_ID_LOC(5)
    );
\RUNNING_ID_LOC_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06666000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^running_id_loc_reg_reg[0]_0\(0),
      I3 => \^running_id_loc_reg_reg[0]_0\(1),
      I4 => \^running_id_loc_reg_reg[0]_0\(2),
      O => RUNNING_ID_LOC(6)
    );
\RUNNING_ID_LOC_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^running_id_loc_reg_reg[0]_0\(0),
      I3 => \^running_id_loc_reg_reg[0]_0\(1),
      O => RUNNING_ID_LOC(7)
    );
\RUNNING_ID_LOC_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^running_id_loc_reg_reg[0]_0\(0),
      O => RUNNING_ID_LOC(8)
    );
\RUNNING_ID_LOC_reg_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(8),
      Q => RUNNING_ID_LOC_reg_d1(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(7),
      Q => RUNNING_ID_LOC_reg_d1(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(6),
      Q => RUNNING_ID_LOC_reg_d1(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(5),
      Q => RUNNING_ID_LOC_reg_d1(3),
      S => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(4),
      Q => RUNNING_ID_LOC_reg_d1(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(3),
      Q => RUNNING_ID_LOC_reg_d1(5),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(2),
      Q => RUNNING_ID_LOC_reg_d1(6),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(1),
      Q => RUNNING_ID_LOC_reg_d1(7),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(0),
      Q => RUNNING_ID_LOC_reg_d1(8),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(0),
      Q => \^running_id_loc_reg_reg[0]_0\(8),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(1),
      Q => \^running_id_loc_reg_reg[0]_0\(7),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(2),
      Q => \^running_id_loc_reg_reg[0]_0\(6),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(3),
      Q => \^running_id_loc_reg_reg[0]_0\(5),
      S => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(4),
      Q => \^running_id_loc_reg_reg[0]_0\(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(5),
      Q => \^running_id_loc_reg_reg[0]_0\(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(6),
      Q => \^running_id_loc_reg_reg[0]_0\(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(7),
      Q => \^running_id_loc_reg_reg[0]_0\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(8),
      Q => \^running_id_loc_reg_reg[0]_0\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
TBS_RUNNING_D1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \RUNNING_ID_LOC_reg_reg[8]_0\,
      I3 => TBS_RUNNING_SIG_reg_n_0,
      O => \^fsm_sequential_tbs_cs_reg[0]_0\
    );
TBS_RUNNING_SIG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => \^fsm_sequential_tbs_cs_reg[0]_0\,
      I1 => ACK_N_PROCESSING_D1_reg_0,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => TBS_RUNNING_SIG_i_1_n_0
    );
TBS_RUNNING_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TBS_RUNNING_SIG_i_1_n_0,
      Q => TBS_RUNNING_SIG_reg_n_0,
      R => '0'
    );
\TRR_i[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \RUNNING_ID_LOC_reg_reg[8]_0\,
      I3 => TBS_RUNNING_SIG_reg_n_0,
      I4 => TBS_RUNNING_D1,
      O => TRR_i2294_in
    );
WINNING_ID_DATA0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => WINNING_ID_DATA0_carry_n_0,
      CO(2) => WINNING_ID_DATA0_carry_n_1,
      CO(1) => WINNING_ID_DATA0_carry_n_2,
      CO(0) => WINNING_ID_DATA0_carry_n_3,
      CYINIT => '0',
      DI(3) => WINNING_ID_DATA0_carry_i_1_n_0,
      DI(2) => WINNING_ID_DATA0_carry_i_2_n_0,
      DI(1) => WINNING_ID_DATA0_carry_i_3_n_0,
      DI(0) => WINNING_ID_DATA0_carry_i_4_n_0,
      O(3 downto 0) => NLW_WINNING_ID_DATA0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => WINNING_ID_DATA0_carry_i_5_n_0,
      S(2) => WINNING_ID_DATA0_carry_i_6_n_0,
      S(1) => WINNING_ID_DATA0_carry_i_7_n_0,
      S(0) => WINNING_ID_DATA0_carry_i_8_n_0
    );
\WINNING_ID_DATA0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => WINNING_ID_DATA0_carry_n_0,
      CO(3) => \NLW_WINNING_ID_DATA0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \WINNING_ID_DATA0_carry__0_n_1\,
      CO(1) => \WINNING_ID_DATA0_carry__0_n_2\,
      CO(0) => \WINNING_ID_DATA0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \WINNING_ID_DATA0_carry__0_i_1_n_0\,
      DI(1) => \WINNING_ID_DATA0_carry__0_i_2_n_0\,
      DI(0) => \WINNING_ID_DATA0_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \WINNING_ID_DATA0_carry__0_i_4_n_0\,
      S(1) => \WINNING_ID_DATA0_carry__0_i_5_n_0\,
      S(0) => \WINNING_ID_DATA0_carry__0_i_6_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[0]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[0]\,
      O => \WINNING_ID_DATA0_carry__0_i_1_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[2]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[2]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[1]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[1]\,
      O => \WINNING_ID_DATA0_carry__0_i_2_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[4]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[4]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[3]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[3]\,
      O => \WINNING_ID_DATA0_carry__0_i_3_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \RD_DATA_S_D1_reg_n_0_[0]\,
      I1 => \WINNING_ID_DATA_reg_n_0_[0]\,
      O => \WINNING_ID_DATA0_carry__0_i_4_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[2]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[2]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[1]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[1]\,
      O => \WINNING_ID_DATA0_carry__0_i_5_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[4]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[4]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[3]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[3]\,
      O => \WINNING_ID_DATA0_carry__0_i_6_n_0\
    );
WINNING_ID_DATA0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[6]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[6]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[5]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[5]\,
      O => WINNING_ID_DATA0_carry_i_1_n_0
    );
WINNING_ID_DATA0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[8]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[8]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[7]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[7]\,
      O => WINNING_ID_DATA0_carry_i_2_n_0
    );
WINNING_ID_DATA0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[10]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[10]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[9]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[9]\,
      O => WINNING_ID_DATA0_carry_i_3_n_0
    );
WINNING_ID_DATA0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_1_in(0),
      I2 => \RD_DATA_S_D1_reg_n_0_[11]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[11]\,
      O => WINNING_ID_DATA0_carry_i_4_n_0
    );
WINNING_ID_DATA0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[6]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[6]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[5]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[5]\,
      O => WINNING_ID_DATA0_carry_i_5_n_0
    );
WINNING_ID_DATA0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[8]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[8]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[7]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[7]\,
      O => WINNING_ID_DATA0_carry_i_6_n_0
    );
WINNING_ID_DATA0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[10]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[10]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[9]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[9]\,
      O => WINNING_ID_DATA0_carry_i_7_n_0
    );
WINNING_ID_DATA0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_1_in(0),
      I2 => \WINNING_ID_DATA_reg_n_0_[11]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[11]\,
      O => WINNING_ID_DATA0_carry_i_8_n_0
    );
\WINNING_ID_DATA0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \WINNING_ID_DATA0_inferred__0/i__carry_n_0\,
      CO(2) => \WINNING_ID_DATA0_inferred__0/i__carry_n_1\,
      CO(1) => \WINNING_ID_DATA0_inferred__0/i__carry_n_2\,
      CO(0) => \WINNING_ID_DATA0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\WINNING_ID_DATA0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \WINNING_ID_DATA0_inferred__0/i__carry_n_0\,
      CO(3) => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_0\,
      CO(2) => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_1\,
      CO(1) => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_2\,
      CO(0) => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \i__carry__0_i_2__0_n_0\,
      DI(1) => \i__carry__0_i_3__0_n_0\,
      DI(0) => \i__carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5__0_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\WINNING_ID_DATA0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_0\,
      CO(3) => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_0\,
      CO(2) => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_1\,
      CO(1) => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_2\,
      CO(0) => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1_n_0\,
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => \i__carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \i__carry__1_i_8_n_0\
    );
\WINNING_ID_DATA0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_0\,
      CO(3) => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_0\,
      CO(2) => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_1\,
      CO(1) => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_2\,
      CO(0) => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1_n_0\,
      DI(2) => \i__carry__2_i_2_n_0\,
      DI(1) => \i__carry__2_i_3_n_0\,
      DI(0) => \i__carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5_n_0\,
      S(2) => \i__carry__2_i_6_n_0\,
      S(1) => \i__carry__2_i_7_n_0\,
      S(0) => \i__carry__2_i_8_n_0\
    );
\WINNING_ID_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[0]\,
      Q => \WINNING_ID_DATA_reg_n_0_[0]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[10]\,
      Q => \WINNING_ID_DATA_reg_n_0_[10]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[11]\,
      Q => \WINNING_ID_DATA_reg_n_0_[11]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => p_1_in(0),
      Q => p_0_in(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[13]\,
      Q => \WINNING_ID_DATA_reg_n_0_[13]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[14]\,
      Q => \WINNING_ID_DATA_reg_n_0_[14]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[15]\,
      Q => \WINNING_ID_DATA_reg_n_0_[15]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[16]\,
      Q => \WINNING_ID_DATA_reg_n_0_[16]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[17]\,
      Q => \WINNING_ID_DATA_reg_n_0_[17]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[18]\,
      Q => \WINNING_ID_DATA_reg_n_0_[18]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[19]\,
      Q => \WINNING_ID_DATA_reg_n_0_[19]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[1]\,
      Q => \WINNING_ID_DATA_reg_n_0_[1]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[20]\,
      Q => \WINNING_ID_DATA_reg_n_0_[20]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[21]\,
      Q => \WINNING_ID_DATA_reg_n_0_[21]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[22]\,
      Q => \WINNING_ID_DATA_reg_n_0_[22]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[23]\,
      Q => \WINNING_ID_DATA_reg_n_0_[23]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[24]\,
      Q => \WINNING_ID_DATA_reg_n_0_[24]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[25]\,
      Q => \WINNING_ID_DATA_reg_n_0_[25]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[26]\,
      Q => \WINNING_ID_DATA_reg_n_0_[26]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[27]\,
      Q => \WINNING_ID_DATA_reg_n_0_[27]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[28]\,
      Q => \WINNING_ID_DATA_reg_n_0_[28]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[29]\,
      Q => \WINNING_ID_DATA_reg_n_0_[29]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[2]\,
      Q => \WINNING_ID_DATA_reg_n_0_[2]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[30]\,
      Q => \WINNING_ID_DATA_reg_n_0_[30]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[31]\,
      Q => \WINNING_ID_DATA_reg_n_0_[31]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[3]\,
      Q => \WINNING_ID_DATA_reg_n_0_[3]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[4]\,
      Q => \WINNING_ID_DATA_reg_n_0_[4]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[5]\,
      Q => \WINNING_ID_DATA_reg_n_0_[5]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[6]\,
      Q => \WINNING_ID_DATA_reg_n_0_[6]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[7]\,
      Q => \WINNING_ID_DATA_reg_n_0_[7]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[8]\,
      Q => \WINNING_ID_DATA_reg_n_0_[8]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[9]\,
      Q => \WINNING_ID_DATA_reg_n_0_[9]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(0),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(8),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(1),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(7),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(2),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(6),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(3),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(5),
      S => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(4),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(5),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(6),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(7),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(8),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => FIRST_VALID_ID_READ_PULSE,
      I1 => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_0\,
      I2 => p_1_in(0),
      I3 => p_0_in(0),
      I4 => \WINNING_ID_DATA0_carry__0_n_1\,
      I5 => ACK_N_PROCESSING_D1,
      O => WINNING_ID_LOC_SIG
    );
\WINNING_INDEX_SIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(0),
      Q => \^winning_index_sig_reg[4]_1\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(1),
      Q => \^winning_index_sig_reg[4]_1\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(2),
      Q => \^winning_index_sig_reg[4]_1\(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(3),
      Q => \^winning_index_sig_reg[4]_1\(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(4),
      Q => \^winning_index_sig_reg[4]_1\(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\exclude_winning_or_locked_req[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^index_valid_sig_reg_0\,
      I1 => passed_trig_reg,
      I2 => \^winning_index_sig_reg[4]_1\(4),
      O => \^index_valid_sig_reg_1\
    );
\exclude_winning_or_locked_req[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAB"
    )
        port map (
      I0 => ACK_N_PROCESSING_D1_reg_0,
      I1 => \^index_valid_sig_reg_0\,
      I2 => passed_trig_reg,
      I3 => MSG_DONE_FROM_BSP,
      I4 => \exclude_winning_or_locked_req_reg[31]\,
      O => E_RST_I_reg
    );
\exclude_winning_or_locked_req[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^winning_index_sig_reg[4]_1\(4),
      I1 => \^index_valid_sig_reg_0\,
      I2 => passed_trig_reg,
      O => \^winning_index_sig_reg[4]_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[17]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[17]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[16]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[16]\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[19]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[19]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[18]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[18]\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[21]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[21]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[20]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[20]\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[23]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[23]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[22]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[22]\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[17]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[17]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[16]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[16]\,
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[19]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[19]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[18]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[18]\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[21]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[21]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[20]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[20]\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[23]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[23]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[22]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[22]\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[9]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[9]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[8]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[8]\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[11]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[11]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[10]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[10]\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[13]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[13]\,
      I2 => p_1_in(0),
      I3 => p_0_in(0),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[15]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[15]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[14]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[14]\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[9]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[9]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[8]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[8]\,
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[11]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[11]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[10]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[10]\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[13]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[13]\,
      I2 => p_0_in(0),
      I3 => p_1_in(0),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[15]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[15]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[14]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[14]\,
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[1]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[1]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[0]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[0]\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[3]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[3]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[2]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[2]\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[5]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[5]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[4]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[4]\,
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[7]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[7]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[6]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[6]\,
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[1]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[1]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[0]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[0]\,
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[3]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[3]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[2]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[2]\,
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[5]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[5]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[4]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[4]\,
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[7]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[7]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[6]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[6]\,
      O => \i__carry__2_i_8_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[25]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[25]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[24]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[24]\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[27]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[27]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[26]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[26]\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[29]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[29]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[28]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[28]\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[31]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[31]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[30]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[30]\,
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[25]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[25]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[24]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[24]\,
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[27]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[27]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[26]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[26]\,
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[29]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[29]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[28]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[28]\,
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[31]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[31]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[30]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[30]\,
      O => \i__carry_i_8__0_n_0\
    );
\num_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^num_reg_reg[4]_0\(0),
      O => num(0)
    );
\num_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(1),
      O => num(1)
    );
\num_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06666000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(1),
      I4 => \^num_reg_reg[4]_0\(2),
      O => num(2)
    );
\num_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666666660000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^num_reg_reg[4]_0\(2),
      I3 => \^num_reg_reg[4]_0\(1),
      I4 => \^num_reg_reg[4]_0\(0),
      I5 => \^num_reg_reg[4]_0\(3),
      O => num(3)
    );
\num_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF98DC9898"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \RUNNING_ID_LOC_reg_reg[8]_0\,
      I3 => LAST_ENTRY_FLAG_reg_n_0,
      I4 => ACK_S_SIG,
      I5 => \num_reg[4]_i_3_n_0\,
      O => \num_reg[4]_i_1_n_0\
    );
\num_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(2),
      I1 => \^num_reg_reg[4]_0\(1),
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(3),
      I4 => \num_reg[4]_i_4_n_0\,
      I5 => \^num_reg_reg[4]_0\(4),
      O => num(4)
    );
\num_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA2AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^num_reg_reg[4]_0\(4),
      I2 => \^num_reg_reg[4]_0\(3),
      I3 => \^num_reg_reg[4]_0\(2),
      I4 => \num_reg[4]_i_5_n_0\,
      I5 => \FSM_sequential_tbs_cs[0]_i_3_n_0\,
      O => \num_reg[4]_i_3_n_0\
    );
\num_reg[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \num_reg[4]_i_4_n_0\
    );
\num_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(1),
      I1 => \^num_reg_reg[4]_0\(0),
      O => \num_reg[4]_i_5_n_0\
    );
\num_reg_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(0),
      Q => num_reg_d1(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(1),
      Q => num_reg_d1(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(2),
      Q => num_reg_d1(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(3),
      Q => num_reg_d1(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(4),
      Q => num_reg_d1(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(0),
      Q => \^num_reg_reg[4]_0\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(1),
      Q => \^num_reg_reg[4]_0\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(2),
      Q => \^num_reg_reg[4]_0\(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(3),
      Q => \^num_reg_reg[4]_0\(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(4),
      Q => \^num_reg_reg[4]_0\(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
passed_trig_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => TRR_REG_WRITE_PULSE,
      I1 => passed_trig_reg,
      I2 => \^index_valid_sig_reg_0\,
      I3 => \^fsm_sequential_tbs_cs_reg[0]_0\,
      O => passed_trig0
    );
trig_pulse_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => trig_pulse_2_i_2_n_0,
      I1 => invalidate_buffer_i,
      I2 => \exclude_winning_or_locked_req_reg[31]\,
      I3 => passed_trig_reg,
      O => trig_pulse_20
    );
trig_pulse_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8000000A800"
    )
        port map (
      I0 => \^index_valid_sig_reg_0\,
      I1 => \exclude_winning_or_locked_req_reg[31]\,
      I2 => passed_trig_reg,
      I3 => trig_pulse_2_i_3_n_0,
      I4 => \^winning_index_sig_reg[4]_1\(4),
      I5 => winning_or_locked_index_cancel_req_i_3_n_0,
      O => trig_pulse_2_i_2_n_0
    );
trig_pulse_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => trig_pulse_2_i_4_n_0,
      I1 => trig_pulse_2_i_5_n_0,
      I2 => trig_pulse_2_i_6_n_0,
      I3 => trig_pulse_2_i_7_n_0,
      I4 => winning_or_locked_index_cancel_req_i_10_n_0,
      I5 => winning_or_locked_index_cancel_req_i_2_0,
      O => trig_pulse_2_i_3_n_0
    );
trig_pulse_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00000000000000"
    )
        port map (
      I0 => trig_pulse_2_i_3_6,
      I1 => trig_pulse_2_i_3_7,
      I2 => \^winning_index_sig_reg[4]_1\(1),
      I3 => \^winning_index_sig_reg[4]_1\(0),
      I4 => \^winning_index_sig_reg[4]_1\(2),
      I5 => \^winning_index_sig_reg[4]_1\(3),
      O => trig_pulse_2_i_4_n_0
    );
trig_pulse_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000AC00000000000"
    )
        port map (
      I0 => trig_pulse_2_i_3_2,
      I1 => trig_pulse_2_i_3_3,
      I2 => \^winning_index_sig_reg[4]_1\(0),
      I3 => \^winning_index_sig_reg[4]_1\(1),
      I4 => \^winning_index_sig_reg[4]_1\(2),
      I5 => \^winning_index_sig_reg[4]_1\(3),
      O => trig_pulse_2_i_5_n_0
    );
trig_pulse_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEAAAAEAAAA"
    )
        port map (
      I0 => trig_pulse_2_i_8_n_0,
      I1 => winning_or_locked_index_cancel_req_i_15_n_0,
      I2 => \^winning_index_sig_reg[4]_1\(1),
      I3 => \^winning_index_sig_reg[4]_1\(0),
      I4 => trig_pulse_2_i_3_0,
      I5 => trig_pulse_2_i_3_1,
      O => trig_pulse_2_i_6_n_0
    );
trig_pulse_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAABAAABAAA"
    )
        port map (
      I0 => trig_pulse_2_i_9_n_0,
      I1 => \^winning_index_sig_reg[4]_1\(3),
      I2 => \^winning_index_sig_reg[4]_1\(2),
      I3 => trig_pulse_2_i_3_4,
      I4 => winning_or_locked_index_cancel_req_i_18_n_0,
      I5 => trig_pulse_2_i_3_5,
      O => trig_pulse_2_i_7_n_0
    );
trig_pulse_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000C000"
    )
        port map (
      I0 => trig_pulse_2_i_6_0,
      I1 => trig_pulse_2_i_6_1,
      I2 => \^winning_index_sig_reg[4]_1\(0),
      I3 => \^winning_index_sig_reg[4]_1\(1),
      I4 => \^winning_index_sig_reg[4]_1\(2),
      I5 => \^winning_index_sig_reg[4]_1\(3),
      O => trig_pulse_2_i_8_n_0
    );
trig_pulse_2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CA000000000"
    )
        port map (
      I0 => trig_pulse_2_i_7_0,
      I1 => trig_pulse_2_i_7_1,
      I2 => \^winning_index_sig_reg[4]_1\(0),
      I3 => \^winning_index_sig_reg[4]_1\(1),
      I4 => \^winning_index_sig_reg[4]_1\(2),
      I5 => \^winning_index_sig_reg[4]_1\(3),
      O => trig_pulse_2_i_9_n_0
    );
trigger_next_round_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^trigger_next_round\,
      Q => trigger_next_round_d1,
      R => ACK_N_PROCESSING_D1_reg_0
    );
trigger_next_round_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => trigger_next_round0,
      Q => \^trigger_next_round\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
winning_or_locked_index_cancel_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_2_n_0,
      I1 => \^winning_index_sig_reg[4]_0\,
      I2 => winning_or_locked_index_cancel_req_i_3_n_0,
      I3 => winning_or_locked_index_cancel_req_reg(0),
      I4 => passed_trig_reg,
      I5 => winning_or_locked_index_cancel_req_reg_0,
      O => winning_or_locked_index_cancel_req0
    );
winning_or_locked_index_cancel_req_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^winning_index_sig_reg[4]_1\(0),
      I1 => \^winning_index_sig_reg[4]_1\(1),
      I2 => \^winning_index_sig_reg[4]_1\(2),
      I3 => \^winning_index_sig_reg[4]_1\(3),
      O => winning_or_locked_index_cancel_req_i_10_n_0
    );
winning_or_locked_index_cancel_req_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000C000"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_8_0,
      I1 => winning_or_locked_index_cancel_req_i_8_1,
      I2 => \^winning_index_sig_reg[4]_1\(0),
      I3 => \^winning_index_sig_reg[4]_1\(1),
      I4 => \^winning_index_sig_reg[4]_1\(2),
      I5 => \^winning_index_sig_reg[4]_1\(3),
      O => winning_or_locked_index_cancel_req_i_14_n_0
    );
winning_or_locked_index_cancel_req_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^winning_index_sig_reg[4]_1\(3),
      I1 => \^winning_index_sig_reg[4]_1\(2),
      O => winning_or_locked_index_cancel_req_i_15_n_0
    );
winning_or_locked_index_cancel_req_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CA000000000"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_9_0,
      I1 => winning_or_locked_index_cancel_req_i_9_1,
      I2 => \^winning_index_sig_reg[4]_1\(0),
      I3 => \^winning_index_sig_reg[4]_1\(1),
      I4 => \^winning_index_sig_reg[4]_1\(2),
      I5 => \^winning_index_sig_reg[4]_1\(3),
      O => winning_or_locked_index_cancel_req_i_16_n_0
    );
winning_or_locked_index_cancel_req_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^winning_index_sig_reg[4]_1\(0),
      I1 => \^winning_index_sig_reg[4]_1\(1),
      O => winning_or_locked_index_cancel_req_i_18_n_0
    );
winning_or_locked_index_cancel_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0EAEAC0C0EAEA"
    )
        port map (
      I0 => invalidate_buffer_i,
      I1 => \^index_valid_sig_reg_1\,
      I2 => trig_pulse_2_i_3_n_0,
      I3 => winning_or_locked_index_cancel_req_reg_1,
      I4 => passed_trig_reg,
      I5 => winning_or_locked_index_cancel_req_reg(0),
      O => winning_or_locked_index_cancel_req_i_2_n_0
    );
winning_or_locked_index_cancel_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_6_n_0,
      I1 => winning_or_locked_index_cancel_req_i_7_n_0,
      I2 => winning_or_locked_index_cancel_req_i_8_n_0,
      I3 => winning_or_locked_index_cancel_req_i_9_n_0,
      I4 => winning_or_locked_index_cancel_req_i_10_n_0,
      I5 => winning_or_locked_index_cancel_req_reg_2,
      O => winning_or_locked_index_cancel_req_i_3_n_0
    );
winning_or_locked_index_cancel_req_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00000000000000"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_3_6,
      I1 => winning_or_locked_index_cancel_req_i_3_7,
      I2 => \^winning_index_sig_reg[4]_1\(1),
      I3 => \^winning_index_sig_reg[4]_1\(0),
      I4 => \^winning_index_sig_reg[4]_1\(2),
      I5 => \^winning_index_sig_reg[4]_1\(3),
      O => winning_or_locked_index_cancel_req_i_6_n_0
    );
winning_or_locked_index_cancel_req_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000AC00000000000"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_3_4,
      I1 => winning_or_locked_index_cancel_req_i_3_5,
      I2 => \^winning_index_sig_reg[4]_1\(0),
      I3 => \^winning_index_sig_reg[4]_1\(1),
      I4 => \^winning_index_sig_reg[4]_1\(2),
      I5 => \^winning_index_sig_reg[4]_1\(3),
      O => winning_or_locked_index_cancel_req_i_7_n_0
    );
winning_or_locked_index_cancel_req_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEAAAAEAAAA"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_14_n_0,
      I1 => winning_or_locked_index_cancel_req_i_15_n_0,
      I2 => \^winning_index_sig_reg[4]_1\(1),
      I3 => \^winning_index_sig_reg[4]_1\(0),
      I4 => winning_or_locked_index_cancel_req_i_3_2,
      I5 => winning_or_locked_index_cancel_req_i_3_3,
      O => winning_or_locked_index_cancel_req_i_8_n_0
    );
winning_or_locked_index_cancel_req_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAABAAABAAA"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_16_n_0,
      I1 => \^winning_index_sig_reg[4]_1\(3),
      I2 => \^winning_index_sig_reg[4]_1\(2),
      I3 => winning_or_locked_index_cancel_req_i_3_0,
      I4 => winning_or_locked_index_cancel_req_i_18_n_0,
      I5 => winning_or_locked_index_cancel_req_i_3_1,
      O => winning_or_locked_index_cancel_req_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg is
  port (
    TRR_REG_WRITE_PULSE : out STD_LOGIC;
    TBS_RUNNING_D1 : out STD_LOGIC;
    \TRR_TBS_i_reg[15]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TRR_i_reg[13]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \TRR_i_D1_reg[28]_0\ : out STD_LOGIC;
    \TRR_i_D1_reg[23]_0\ : out STD_LOGIC;
    \TRR_i_reg[13]_1\ : out STD_LOGIC;
    \TCR_i_reg[13]_0\ : out STD_LOGIC;
    \TCR_i_reg[4]_0\ : out STD_LOGIC;
    \TCR_i_reg[1]_0\ : out STD_LOGIC;
    \TCR_i_reg[0]_0\ : out STD_LOGIC;
    \TCR_i_reg[3]_0\ : out STD_LOGIC;
    \TCR_i_reg[2]_0\ : out STD_LOGIC;
    \TCR_i_reg[7]_0\ : out STD_LOGIC;
    \TCR_i_reg[6]_0\ : out STD_LOGIC;
    \TCR_i_reg[5]_0\ : out STD_LOGIC;
    \TCR_i_reg[12]_0\ : out STD_LOGIC;
    \TCR_i_reg[9]_0\ : out STD_LOGIC;
    \TCR_i_reg[8]_0\ : out STD_LOGIC;
    \TCR_i_reg[11]_0\ : out STD_LOGIC;
    \TCR_i_reg[10]_0\ : out STD_LOGIC;
    \TCR_i_reg[15]_0\ : out STD_LOGIC;
    \TCR_i_reg[14]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[3]\ : out STD_LOGIC;
    \TCR_i_reg[25]_0\ : out STD_LOGIC;
    \TCR_i_reg[24]_0\ : out STD_LOGIC;
    \TCR_i_reg[27]_0\ : out STD_LOGIC;
    \TCR_i_reg[26]_0\ : out STD_LOGIC;
    \TCR_i_reg[28]_0\ : out STD_LOGIC;
    \TCR_i_reg[29]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[8]\ : out STD_LOGIC;
    \TCR_i_reg[23]_0\ : out STD_LOGIC;
    \TCR_i_reg[20]_0\ : out STD_LOGIC;
    \TCR_i_reg[17]_0\ : out STD_LOGIC;
    \TCR_i_reg[16]_0\ : out STD_LOGIC;
    \TCR_i_reg[19]_0\ : out STD_LOGIC;
    \TCR_i_reg[18]_0\ : out STD_LOGIC;
    \TCR_i_reg[22]_0\ : out STD_LOGIC;
    \TCR_i_reg[21]_0\ : out STD_LOGIC;
    \TCR_i_reg[30]_0\ : out STD_LOGIC;
    \TCR_i_reg[31]_0\ : out STD_LOGIC;
    \TCR_i_reg[21]_1\ : out STD_LOGIC;
    \TCR_i_reg[5]_1\ : out STD_LOGIC;
    \TCR_i_reg[21]_2\ : out STD_LOGIC;
    \TCR_i_reg[5]_2\ : out STD_LOGIC;
    \TRR_TBS_i_reg[26]_0\ : out STD_LOGIC;
    \num_reg_reg[2]\ : out STD_LOGIC;
    \num_reg_reg[2]_0\ : out STD_LOGIC;
    \TRR_i_D1_reg[0]_0\ : in STD_LOGIC;
    TRR_REG_WRITE_PULSE0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    TBS_RUNNING_D1_reg_0 : in STD_LOGIC;
    trigger_next_round_d1 : in STD_LOGIC;
    IC_REG_ISR_TXTRS_I_i_3_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IC_REG_ISR_TXCRS_I_i_3_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    trig_pulse_2_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    winning_or_locked_index_cancel_req_i_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_tbs_cs[0]_i_3\ : in STD_LOGIC;
    \FSM_sequential_tbs_cs[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \TRR_i_reg[0]_0\ : in STD_LOGIC;
    \TRR_i_reg[31]_0\ : in STD_LOGIC;
    \TRR_i_reg[31]_1\ : in STD_LOGIC;
    \TRR_i_reg[30]_0\ : in STD_LOGIC;
    \TRR_i_reg[30]_1\ : in STD_LOGIC;
    \TRR_i_reg[29]_0\ : in STD_LOGIC;
    \TRR_i_reg[29]_1\ : in STD_LOGIC;
    \TRR_i_reg[28]_0\ : in STD_LOGIC;
    \TRR_i_reg[28]_1\ : in STD_LOGIC;
    \TRR_i_reg[27]_0\ : in STD_LOGIC;
    \TRR_i_reg[27]_1\ : in STD_LOGIC;
    \TRR_i_reg[26]_0\ : in STD_LOGIC;
    \TRR_i_reg[26]_1\ : in STD_LOGIC;
    \TRR_i_reg[25]_0\ : in STD_LOGIC;
    \TRR_i_reg[25]_1\ : in STD_LOGIC;
    \TRR_i_reg[24]_0\ : in STD_LOGIC;
    \TRR_i_reg[24]_1\ : in STD_LOGIC;
    \TRR_i_reg[23]_0\ : in STD_LOGIC;
    \TRR_i_reg[23]_1\ : in STD_LOGIC;
    \TRR_i_reg[22]_0\ : in STD_LOGIC;
    \TRR_i_reg[22]_1\ : in STD_LOGIC;
    \TRR_i_reg[21]_0\ : in STD_LOGIC;
    \TRR_i_reg[21]_1\ : in STD_LOGIC;
    \TRR_i_reg[20]_0\ : in STD_LOGIC;
    \TRR_i_reg[20]_1\ : in STD_LOGIC;
    \TRR_i_reg[19]_0\ : in STD_LOGIC;
    \TRR_i_reg[19]_1\ : in STD_LOGIC;
    \TRR_i_reg[18]_0\ : in STD_LOGIC;
    \TRR_i_reg[18]_1\ : in STD_LOGIC;
    \TRR_i_reg[17]_0\ : in STD_LOGIC;
    \TRR_i_reg[17]_1\ : in STD_LOGIC;
    \TRR_i_reg[16]_0\ : in STD_LOGIC;
    \TRR_i_reg[16]_1\ : in STD_LOGIC;
    \TRR_i_reg[15]_0\ : in STD_LOGIC;
    \TRR_i_reg[15]_1\ : in STD_LOGIC;
    \TRR_i_reg[14]_0\ : in STD_LOGIC;
    \TRR_i_reg[14]_1\ : in STD_LOGIC;
    \TRR_i_reg[13]_2\ : in STD_LOGIC;
    \TRR_i_reg[13]_3\ : in STD_LOGIC;
    \TRR_i_reg[12]_0\ : in STD_LOGIC;
    \TRR_i_reg[12]_1\ : in STD_LOGIC;
    \TRR_i_reg[11]_0\ : in STD_LOGIC;
    \TRR_i_reg[11]_1\ : in STD_LOGIC;
    \TRR_i_reg[10]_0\ : in STD_LOGIC;
    \TRR_i_reg[10]_1\ : in STD_LOGIC;
    \TRR_i_reg[9]_0\ : in STD_LOGIC;
    \TRR_i_reg[9]_1\ : in STD_LOGIC;
    \TRR_i_reg[8]_0\ : in STD_LOGIC;
    \TRR_i_reg[8]_1\ : in STD_LOGIC;
    \TRR_i_reg[7]_0\ : in STD_LOGIC;
    \TRR_i_reg[7]_1\ : in STD_LOGIC;
    \TRR_i_reg[6]_0\ : in STD_LOGIC;
    \TRR_i_reg[6]_1\ : in STD_LOGIC;
    \TRR_i_reg[5]_0\ : in STD_LOGIC;
    \TRR_i_reg[5]_1\ : in STD_LOGIC;
    \TRR_i_reg[4]_0\ : in STD_LOGIC;
    \TRR_i_reg[4]_1\ : in STD_LOGIC;
    \TRR_i_reg[3]_0\ : in STD_LOGIC;
    \TRR_i_reg[3]_1\ : in STD_LOGIC;
    \TRR_i_reg[2]_0\ : in STD_LOGIC;
    \TRR_i_reg[2]_1\ : in STD_LOGIC;
    \TRR_i_reg[1]_0\ : in STD_LOGIC;
    \TRR_i_reg[1]_1\ : in STD_LOGIC;
    \TRR_i_reg[0]_1\ : in STD_LOGIC;
    \TRR_i_reg[0]_2\ : in STD_LOGIC;
    \TCR_i_reg[0]_1\ : in STD_LOGIC;
    \TRR_TBS_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \FSM_sequential_tbs_cs[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_10_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_11_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_12_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_13_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_14_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_15_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_16_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_17_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_18_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_19_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_20_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_21_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_5_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_6_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_7_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_8_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_9_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_10_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_11_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_12_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_13_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_14_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_15_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_16_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_17_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_18_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_19_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_20_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_21_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_5_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_6_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_7_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_8_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_9_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tbs_running_d1\ : STD_LOGIC;
  signal \TCR_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^tcr_i_reg[0]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[10]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[11]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[12]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[13]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[14]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[15]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[16]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[17]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[18]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[19]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[1]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[20]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[21]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[22]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[23]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[24]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[25]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[26]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[27]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[28]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[29]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[2]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[30]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[31]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[3]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[4]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[5]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[6]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[7]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[8]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[9]_0\ : STD_LOGIC;
  signal TRR_TBS_SIG : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \TRR_TBS_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \TRR_i_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal p_12_in469_in : STD_LOGIC;
  signal p_15_in473_in : STD_LOGIC;
  signal p_18_in477_in : STD_LOGIC;
  signal p_21_in481_in : STD_LOGIC;
  signal p_24_in485_in : STD_LOGIC;
  signal p_27_in489_in : STD_LOGIC;
  signal p_30_in493_in : STD_LOGIC;
  signal p_33_in497_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_39_in503_in : STD_LOGIC;
  signal p_3_in457_in : STD_LOGIC;
  signal p_42_in : STD_LOGIC;
  signal p_45_in509_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_51_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_66_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_6_in461_in : STD_LOGIC;
  signal p_72_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_81_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_87_in : STD_LOGIC;
  signal p_90_in : STD_LOGIC;
  signal p_9_in465_in : STD_LOGIC;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  Q(0) <= \^q\(0);
  TBS_RUNNING_D1 <= \^tbs_running_d1\;
  \TCR_i_reg[0]_0\ <= \^tcr_i_reg[0]_0\;
  \TCR_i_reg[10]_0\ <= \^tcr_i_reg[10]_0\;
  \TCR_i_reg[11]_0\ <= \^tcr_i_reg[11]_0\;
  \TCR_i_reg[12]_0\ <= \^tcr_i_reg[12]_0\;
  \TCR_i_reg[13]_0\ <= \^tcr_i_reg[13]_0\;
  \TCR_i_reg[14]_0\ <= \^tcr_i_reg[14]_0\;
  \TCR_i_reg[15]_0\ <= \^tcr_i_reg[15]_0\;
  \TCR_i_reg[16]_0\ <= \^tcr_i_reg[16]_0\;
  \TCR_i_reg[17]_0\ <= \^tcr_i_reg[17]_0\;
  \TCR_i_reg[18]_0\ <= \^tcr_i_reg[18]_0\;
  \TCR_i_reg[19]_0\ <= \^tcr_i_reg[19]_0\;
  \TCR_i_reg[1]_0\ <= \^tcr_i_reg[1]_0\;
  \TCR_i_reg[20]_0\ <= \^tcr_i_reg[20]_0\;
  \TCR_i_reg[21]_0\ <= \^tcr_i_reg[21]_0\;
  \TCR_i_reg[22]_0\ <= \^tcr_i_reg[22]_0\;
  \TCR_i_reg[23]_0\ <= \^tcr_i_reg[23]_0\;
  \TCR_i_reg[24]_0\ <= \^tcr_i_reg[24]_0\;
  \TCR_i_reg[25]_0\ <= \^tcr_i_reg[25]_0\;
  \TCR_i_reg[26]_0\ <= \^tcr_i_reg[26]_0\;
  \TCR_i_reg[27]_0\ <= \^tcr_i_reg[27]_0\;
  \TCR_i_reg[28]_0\ <= \^tcr_i_reg[28]_0\;
  \TCR_i_reg[29]_0\ <= \^tcr_i_reg[29]_0\;
  \TCR_i_reg[2]_0\ <= \^tcr_i_reg[2]_0\;
  \TCR_i_reg[30]_0\ <= \^tcr_i_reg[30]_0\;
  \TCR_i_reg[31]_0\ <= \^tcr_i_reg[31]_0\;
  \TCR_i_reg[3]_0\ <= \^tcr_i_reg[3]_0\;
  \TCR_i_reg[4]_0\ <= \^tcr_i_reg[4]_0\;
  \TCR_i_reg[5]_0\ <= \^tcr_i_reg[5]_0\;
  \TCR_i_reg[6]_0\ <= \^tcr_i_reg[6]_0\;
  \TCR_i_reg[7]_0\ <= \^tcr_i_reg[7]_0\;
  \TCR_i_reg[8]_0\ <= \^tcr_i_reg[8]_0\;
  \TCR_i_reg[9]_0\ <= \^tcr_i_reg[9]_0\;
\FSM_sequential_tbs_cs[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000CCCCAAAA"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs_reg[0]_i_17_n_0\,
      I1 => \FSM_sequential_tbs_cs_reg[0]_i_18_n_0\,
      I2 => \FSM_sequential_tbs_cs[0]_i_19_n_0\,
      I3 => \FSM_sequential_tbs_cs[0]_i_3_0\(2),
      I4 => \FSM_sequential_tbs_cs[0]_i_3_0\(4),
      I5 => \FSM_sequential_tbs_cs[0]_i_3_0\(3),
      O => \num_reg_reg[2]_0\
    );
\FSM_sequential_tbs_cs[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(20),
      I1 => TRR_TBS_SIG(21),
      I2 => TRR_TBS_SIG(22),
      I3 => TRR_TBS_SIG(23),
      O => \FSM_sequential_tbs_cs[0]_i_11_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(27),
      I1 => TRR_TBS_SIG(26),
      I2 => TRR_TBS_SIG(25),
      I3 => \^q\(0),
      I4 => \FSM_sequential_tbs_cs[0]_i_20_n_0\,
      O => \FSM_sequential_tbs_cs[0]_i_12_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(13),
      I1 => TRR_TBS_SIG(12),
      I2 => TRR_TBS_SIG(11),
      I3 => TRR_TBS_SIG(10),
      I4 => TRR_TBS_SIG(0),
      I5 => TRR_TBS_SIG(1),
      O => \FSM_sequential_tbs_cs[0]_i_13_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => TRR_TBS_SIG(9),
      I1 => TRR_TBS_SIG(11),
      I2 => \FSM_sequential_tbs_cs[0]_i_3_0\(0),
      I3 => \FSM_sequential_tbs_cs[0]_i_3_0\(1),
      I4 => TRR_TBS_SIG(8),
      I5 => TRR_TBS_SIG(10),
      O => \FSM_sequential_tbs_cs[0]_i_14_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => TRR_TBS_SIG(13),
      I1 => TRR_TBS_SIG(15),
      I2 => \FSM_sequential_tbs_cs[0]_i_3_0\(0),
      I3 => \FSM_sequential_tbs_cs[0]_i_3_0\(1),
      I4 => TRR_TBS_SIG(12),
      I5 => TRR_TBS_SIG(14),
      O => \FSM_sequential_tbs_cs[0]_i_15_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => TRR_TBS_SIG(29),
      I1 => TRR_TBS_SIG(31),
      I2 => \FSM_sequential_tbs_cs[0]_i_3_0\(0),
      I3 => \FSM_sequential_tbs_cs[0]_i_3_0\(1),
      I4 => TRR_TBS_SIG(28),
      I5 => TRR_TBS_SIG(30),
      O => \FSM_sequential_tbs_cs[0]_i_19_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_4_n_0\,
      I1 => \FSM_sequential_tbs_cs[0]_i_5_n_0\,
      I2 => TRR_TBS_SIG(15),
      I3 => TRR_TBS_SIG(14),
      I4 => \FSM_sequential_tbs_cs[0]_i_6_n_0\,
      I5 => trigger_next_round_d1,
      O => \TRR_TBS_i_reg[15]_0\
    );
\FSM_sequential_tbs_cs[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(28),
      I1 => TRR_TBS_SIG(29),
      I2 => TRR_TBS_SIG(31),
      I3 => TRR_TBS_SIG(30),
      O => \FSM_sequential_tbs_cs[0]_i_20_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => TRR_TBS_SIG(1),
      I1 => TRR_TBS_SIG(3),
      I2 => \FSM_sequential_tbs_cs[0]_i_3_0\(0),
      I3 => \FSM_sequential_tbs_cs[0]_i_3_0\(1),
      I4 => TRR_TBS_SIG(0),
      I5 => TRR_TBS_SIG(2),
      O => \FSM_sequential_tbs_cs[0]_i_21_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => TRR_TBS_SIG(5),
      I1 => TRR_TBS_SIG(7),
      I2 => \FSM_sequential_tbs_cs[0]_i_3_0\(0),
      I3 => \FSM_sequential_tbs_cs[0]_i_3_0\(1),
      I4 => TRR_TBS_SIG(4),
      I5 => TRR_TBS_SIG(6),
      O => \FSM_sequential_tbs_cs[0]_i_22_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => TRR_TBS_SIG(17),
      I1 => TRR_TBS_SIG(19),
      I2 => \FSM_sequential_tbs_cs[0]_i_3_0\(0),
      I3 => \FSM_sequential_tbs_cs[0]_i_3_0\(1),
      I4 => TRR_TBS_SIG(16),
      I5 => TRR_TBS_SIG(18),
      O => \FSM_sequential_tbs_cs[0]_i_23_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => TRR_TBS_SIG(21),
      I1 => TRR_TBS_SIG(23),
      I2 => \FSM_sequential_tbs_cs[0]_i_3_0\(0),
      I3 => \FSM_sequential_tbs_cs[0]_i_3_0\(1),
      I4 => TRR_TBS_SIG(20),
      I5 => TRR_TBS_SIG(22),
      O => \FSM_sequential_tbs_cs[0]_i_24_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(6),
      I1 => TRR_TBS_SIG(7),
      I2 => TRR_TBS_SIG(8),
      I3 => TRR_TBS_SIG(9),
      O => \FSM_sequential_tbs_cs[0]_i_4_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_11_n_0\,
      I1 => TRR_TBS_SIG(16),
      I2 => TRR_TBS_SIG(17),
      I3 => TRR_TBS_SIG(18),
      I4 => TRR_TBS_SIG(19),
      I5 => \FSM_sequential_tbs_cs[0]_i_12_n_0\,
      O => \FSM_sequential_tbs_cs[0]_i_5_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_13_n_0\,
      I1 => TRR_TBS_SIG(5),
      I2 => TRR_TBS_SIG(4),
      I3 => TRR_TBS_SIG(3),
      I4 => TRR_TBS_SIG(2),
      O => \FSM_sequential_tbs_cs[0]_i_6_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000A0A0C0C00000"
    )
        port map (
      I0 => TRR_TBS_SIG(26),
      I1 => TRR_TBS_SIG(25),
      I2 => \FSM_sequential_tbs_cs[0]_i_3\,
      I3 => TRR_TBS_SIG(27),
      I4 => \FSM_sequential_tbs_cs[0]_i_3_0\(0),
      I5 => \FSM_sequential_tbs_cs[0]_i_3_0\(1),
      O => \TRR_TBS_i_reg[26]_0\
    );
\FSM_sequential_tbs_cs_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_21_n_0\,
      I1 => \FSM_sequential_tbs_cs[0]_i_22_n_0\,
      O => \FSM_sequential_tbs_cs_reg[0]_i_17_n_0\,
      S => \FSM_sequential_tbs_cs[0]_i_3_0\(2)
    );
\FSM_sequential_tbs_cs_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_23_n_0\,
      I1 => \FSM_sequential_tbs_cs[0]_i_24_n_0\,
      O => \FSM_sequential_tbs_cs_reg[0]_i_18_n_0\,
      S => \FSM_sequential_tbs_cs[0]_i_3_0\(2)
    );
\FSM_sequential_tbs_cs_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_14_n_0\,
      I1 => \FSM_sequential_tbs_cs[0]_i_15_n_0\,
      O => \num_reg_reg[2]\,
      S => \FSM_sequential_tbs_cs[0]_i_3_0\(2)
    );
IC_REG_ISR_TXCRS_I_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(22),
      I1 => \^tcr_i_reg[22]_0\,
      I2 => \^d\(22),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(21),
      I4 => \^tcr_i_reg[21]_0\,
      I5 => \^d\(21),
      O => IC_REG_ISR_TXCRS_I_i_10_n_0
    );
IC_REG_ISR_TXCRS_I_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_16_n_0,
      I1 => IC_REG_ISR_TXCRS_I_i_17_n_0,
      I2 => IC_REG_ISR_TXCRS_I_i_18_n_0,
      I3 => \^d\(12),
      I4 => \^tcr_i_reg[12]_0\,
      I5 => IC_REG_ISR_TXCRS_I_i_3_0(12),
      O => IC_REG_ISR_TXCRS_I_i_11_n_0
    );
IC_REG_ISR_TXCRS_I_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_19_n_0,
      I1 => IC_REG_ISR_TXCRS_I_i_3_0(7),
      I2 => \^tcr_i_reg[7]_0\,
      I3 => \^d\(7),
      O => IC_REG_ISR_TXCRS_I_i_12_n_0
    );
IC_REG_ISR_TXCRS_I_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(4),
      I1 => \^tcr_i_reg[4]_0\,
      I2 => \^d\(4),
      I3 => IC_REG_ISR_TXCRS_I_i_20_n_0,
      I4 => IC_REG_ISR_TXCRS_I_i_21_n_0,
      O => IC_REG_ISR_TXCRS_I_i_13_n_0
    );
IC_REG_ISR_TXCRS_I_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(17),
      I1 => \^tcr_i_reg[17]_0\,
      I2 => \^d\(17),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(16),
      I4 => \^tcr_i_reg[16]_0\,
      I5 => \^d\(16),
      O => IC_REG_ISR_TXCRS_I_i_14_n_0
    );
IC_REG_ISR_TXCRS_I_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(19),
      I1 => \^tcr_i_reg[19]_0\,
      I2 => \^d\(19),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(18),
      I4 => \^tcr_i_reg[18]_0\,
      I5 => \^d\(18),
      O => IC_REG_ISR_TXCRS_I_i_15_n_0
    );
IC_REG_ISR_TXCRS_I_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(15),
      I1 => \^tcr_i_reg[15]_0\,
      I2 => \^d\(15),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(14),
      I4 => \^tcr_i_reg[14]_0\,
      I5 => \^d\(14),
      O => IC_REG_ISR_TXCRS_I_i_16_n_0
    );
IC_REG_ISR_TXCRS_I_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(11),
      I1 => \^tcr_i_reg[11]_0\,
      I2 => \^d\(11),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(10),
      I4 => \^tcr_i_reg[10]_0\,
      I5 => \^d\(10),
      O => IC_REG_ISR_TXCRS_I_i_17_n_0
    );
IC_REG_ISR_TXCRS_I_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(9),
      I1 => \^tcr_i_reg[9]_0\,
      I2 => \^d\(9),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(8),
      I4 => \^tcr_i_reg[8]_0\,
      I5 => \^d\(8),
      O => IC_REG_ISR_TXCRS_I_i_18_n_0
    );
IC_REG_ISR_TXCRS_I_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(6),
      I1 => \^tcr_i_reg[6]_0\,
      I2 => \^d\(6),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(5),
      I4 => \^tcr_i_reg[5]_0\,
      I5 => \^d\(5),
      O => IC_REG_ISR_TXCRS_I_i_19_n_0
    );
IC_REG_ISR_TXCRS_I_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_5_n_0,
      I1 => IC_REG_ISR_TXCRS_I_i_6_n_0,
      I2 => IC_REG_ISR_TXCRS_I_i_7_n_0,
      O => \IC_REG_IECRS_I_reg[3]\
    );
IC_REG_ISR_TXCRS_I_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(1),
      I1 => \^tcr_i_reg[1]_0\,
      I2 => \^d\(1),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(0),
      I4 => \^tcr_i_reg[0]_0\,
      I5 => \^d\(0),
      O => IC_REG_ISR_TXCRS_I_i_20_n_0
    );
IC_REG_ISR_TXCRS_I_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(3),
      I1 => \^tcr_i_reg[3]_0\,
      I2 => \^d\(3),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(2),
      I4 => \^tcr_i_reg[2]_0\,
      I5 => \^d\(2),
      O => IC_REG_ISR_TXCRS_I_i_21_n_0
    );
IC_REG_ISR_TXCRS_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_8_n_0,
      I1 => IC_REG_ISR_TXCRS_I_i_9_n_0,
      I2 => IC_REG_ISR_TXCRS_I_i_10_n_0,
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(23),
      I4 => \^tcr_i_reg[23]_0\,
      I5 => \^d\(23),
      O => \IC_REG_IECRS_I_reg[8]\
    );
IC_REG_ISR_TXCRS_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_11_n_0,
      I1 => IC_REG_ISR_TXCRS_I_i_12_n_0,
      I2 => IC_REG_ISR_TXCRS_I_i_13_n_0,
      I3 => \^d\(13),
      I4 => \^tcr_i_reg[13]_0\,
      I5 => IC_REG_ISR_TXCRS_I_i_3_0(13),
      O => \TRR_i_reg[13]_1\
    );
IC_REG_ISR_TXCRS_I_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(28),
      I1 => \^tcr_i_reg[28]_0\,
      I2 => \^d\(28),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(29),
      I4 => \^tcr_i_reg[29]_0\,
      I5 => \^d\(29),
      O => IC_REG_ISR_TXCRS_I_i_5_n_0
    );
IC_REG_ISR_TXCRS_I_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(25),
      I1 => \^tcr_i_reg[25]_0\,
      I2 => \^d\(25),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(24),
      I4 => \^tcr_i_reg[24]_0\,
      I5 => \^d\(24),
      O => IC_REG_ISR_TXCRS_I_i_6_n_0
    );
IC_REG_ISR_TXCRS_I_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(27),
      I1 => \^tcr_i_reg[27]_0\,
      I2 => \^d\(27),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(26),
      I4 => \^tcr_i_reg[26]_0\,
      I5 => \^d\(26),
      O => IC_REG_ISR_TXCRS_I_i_7_n_0
    );
IC_REG_ISR_TXCRS_I_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(30),
      I1 => \^tcr_i_reg[30]_0\,
      I2 => \^d\(30),
      I3 => IC_REG_ISR_TXCRS_I_i_3_0(31),
      I4 => \^tcr_i_reg[31]_0\,
      I5 => \^d\(31),
      O => IC_REG_ISR_TXCRS_I_i_8_n_0
    );
IC_REG_ISR_TXCRS_I_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_0(20),
      I1 => \^tcr_i_reg[20]_0\,
      I2 => \^d\(20),
      I3 => IC_REG_ISR_TXCRS_I_i_14_n_0,
      I4 => IC_REG_ISR_TXCRS_I_i_15_n_0,
      O => IC_REG_ISR_TXCRS_I_i_9_n_0
    );
IC_REG_ISR_TXTRS_I_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_66_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(22),
      I2 => \^d\(22),
      I3 => p_63_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(21),
      I5 => \^d\(21),
      O => IC_REG_ISR_TXTRS_I_i_10_n_0
    );
IC_REG_ISR_TXTRS_I_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_16_n_0,
      I1 => IC_REG_ISR_TXTRS_I_i_17_n_0,
      I2 => IC_REG_ISR_TXTRS_I_i_18_n_0,
      I3 => \^d\(12),
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(12),
      I5 => p_36_in,
      O => IC_REG_ISR_TXTRS_I_i_11_n_0
    );
IC_REG_ISR_TXTRS_I_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_19_n_0,
      I1 => p_21_in481_in,
      I2 => IC_REG_ISR_TXTRS_I_i_3_0(7),
      I3 => \^d\(7),
      O => IC_REG_ISR_TXTRS_I_i_12_n_0
    );
IC_REG_ISR_TXTRS_I_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => p_12_in469_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(4),
      I2 => \^d\(4),
      I3 => IC_REG_ISR_TXTRS_I_i_20_n_0,
      I4 => IC_REG_ISR_TXTRS_I_i_21_n_0,
      O => IC_REG_ISR_TXTRS_I_i_13_n_0
    );
IC_REG_ISR_TXTRS_I_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_51_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(17),
      I2 => \^d\(17),
      I3 => p_48_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(16),
      I5 => \^d\(16),
      O => IC_REG_ISR_TXTRS_I_i_14_n_0
    );
IC_REG_ISR_TXTRS_I_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_57_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(19),
      I2 => \^d\(19),
      I3 => p_54_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(18),
      I5 => \^d\(18),
      O => IC_REG_ISR_TXTRS_I_i_15_n_0
    );
IC_REG_ISR_TXTRS_I_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_45_in509_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(15),
      I2 => \^d\(15),
      I3 => p_42_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(14),
      I5 => \^d\(14),
      O => IC_REG_ISR_TXTRS_I_i_16_n_0
    );
IC_REG_ISR_TXTRS_I_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_33_in497_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(11),
      I2 => \^d\(11),
      I3 => p_30_in493_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(10),
      I5 => \^d\(10),
      O => IC_REG_ISR_TXTRS_I_i_17_n_0
    );
IC_REG_ISR_TXTRS_I_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_27_in489_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(9),
      I2 => \^d\(9),
      I3 => p_24_in485_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(8),
      I5 => \^d\(8),
      O => IC_REG_ISR_TXTRS_I_i_18_n_0
    );
IC_REG_ISR_TXTRS_I_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_18_in477_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(6),
      I2 => \^d\(6),
      I3 => p_15_in473_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(5),
      I5 => \^d\(5),
      O => IC_REG_ISR_TXTRS_I_i_19_n_0
    );
IC_REG_ISR_TXTRS_I_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_5_n_0,
      I1 => IC_REG_ISR_TXTRS_I_i_6_n_0,
      I2 => IC_REG_ISR_TXTRS_I_i_7_n_0,
      O => \TRR_i_D1_reg[28]_0\
    );
IC_REG_ISR_TXTRS_I_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_3_in457_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(1),
      I2 => \^d\(1),
      I3 => \TRR_i_D1_reg_n_0_[0]\,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(0),
      I5 => \^d\(0),
      O => IC_REG_ISR_TXTRS_I_i_20_n_0
    );
IC_REG_ISR_TXTRS_I_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_9_in465_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(3),
      I2 => \^d\(3),
      I3 => p_6_in461_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(2),
      I5 => \^d\(2),
      O => IC_REG_ISR_TXTRS_I_i_21_n_0
    );
IC_REG_ISR_TXTRS_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_8_n_0,
      I1 => IC_REG_ISR_TXTRS_I_i_9_n_0,
      I2 => IC_REG_ISR_TXTRS_I_i_10_n_0,
      I3 => p_69_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(23),
      I5 => \^d\(23),
      O => \TRR_i_D1_reg[23]_0\
    );
IC_REG_ISR_TXTRS_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_11_n_0,
      I1 => IC_REG_ISR_TXTRS_I_i_12_n_0,
      I2 => IC_REG_ISR_TXTRS_I_i_13_n_0,
      I3 => \^d\(13),
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(13),
      I5 => p_39_in503_in,
      O => \TRR_i_reg[13]_0\
    );
IC_REG_ISR_TXTRS_I_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_84_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(28),
      I2 => \^d\(28),
      I3 => p_87_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(29),
      I5 => \^d\(29),
      O => IC_REG_ISR_TXTRS_I_i_5_n_0
    );
IC_REG_ISR_TXTRS_I_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_75_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(25),
      I2 => \^d\(25),
      I3 => p_72_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(24),
      I5 => \^d\(24),
      O => IC_REG_ISR_TXTRS_I_i_6_n_0
    );
IC_REG_ISR_TXTRS_I_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_81_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(27),
      I2 => \^d\(27),
      I3 => p_78_in,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(26),
      I5 => \^d\(26),
      O => IC_REG_ISR_TXTRS_I_i_7_n_0
    );
IC_REG_ISR_TXTRS_I_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => p_90_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(30),
      I2 => \^d\(30),
      I3 => \TRR_i_D1_reg_n_0_[31]\,
      I4 => IC_REG_ISR_TXTRS_I_i_3_0(31),
      I5 => \^d\(31),
      O => IC_REG_ISR_TXTRS_I_i_8_n_0
    );
IC_REG_ISR_TXTRS_I_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => p_60_in,
      I1 => IC_REG_ISR_TXTRS_I_i_3_0(20),
      I2 => \^d\(20),
      I3 => IC_REG_ISR_TXTRS_I_i_14_n_0,
      I4 => IC_REG_ISR_TXTRS_I_i_15_n_0,
      O => IC_REG_ISR_TXTRS_I_i_9_n_0
    );
TBS_RUNNING_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TBS_RUNNING_D1_reg_0,
      Q => \^tbs_running_d1\,
      R => \TRR_i_D1_reg[0]_0\
    );
\TCR_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^d\(0),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[0]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[0]_i_1_n_0\
    );
\TCR_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \^d\(10),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[10]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[10]_i_1_n_0\
    );
\TCR_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \^d\(11),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[11]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[11]_i_1_n_0\
    );
\TCR_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \^d\(12),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[12]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[12]_i_1_n_0\
    );
\TCR_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \^d\(13),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[13]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[13]_i_1_n_0\
    );
\TCR_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EC00"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \^tcr_i_reg[14]_0\,
      I2 => \TCR_i_reg[0]_1\,
      I3 => \^d\(14),
      I4 => \TRR_i_D1_reg[0]_0\,
      O => \TCR_i[14]_i_1_n_0\
    );
\TCR_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \^d\(15),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[15]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[15]_i_1_n_0\
    );
\TCR_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EC00"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \^tcr_i_reg[16]_0\,
      I2 => \TCR_i_reg[0]_1\,
      I3 => \^d\(16),
      I4 => \TRR_i_D1_reg[0]_0\,
      O => \TCR_i[16]_i_1_n_0\
    );
\TCR_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \^d\(17),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[17]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[17]_i_1_n_0\
    );
\TCR_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \^d\(18),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[18]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[18]_i_1_n_0\
    );
\TCR_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \^d\(19),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[19]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[19]_i_1_n_0\
    );
\TCR_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^d\(1),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[1]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[1]_i_1_n_0\
    );
\TCR_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \^d\(20),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[20]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[20]_i_1_n_0\
    );
\TCR_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \^d\(21),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[21]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[21]_i_1_n_0\
    );
\TCR_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \^d\(22),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[22]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[22]_i_1_n_0\
    );
\TCR_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \^d\(23),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[23]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[23]_i_1_n_0\
    );
\TCR_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \^d\(24),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[24]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[24]_i_1_n_0\
    );
\TCR_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \^d\(25),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[25]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[25]_i_1_n_0\
    );
\TCR_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \^d\(26),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[26]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[26]_i_1_n_0\
    );
\TCR_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \^d\(27),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[27]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[27]_i_1_n_0\
    );
\TCR_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \^d\(28),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[28]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[28]_i_1_n_0\
    );
\TCR_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \^d\(29),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[29]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[29]_i_1_n_0\
    );
\TCR_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \^d\(2),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[2]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[2]_i_1_n_0\
    );
\TCR_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \^d\(30),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[30]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[30]_i_1_n_0\
    );
\TCR_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \^d\(31),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[31]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[31]_i_1_n_0\
    );
\TCR_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \^d\(3),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[3]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[3]_i_1_n_0\
    );
\TCR_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^d\(4),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[4]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[4]_i_1_n_0\
    );
\TCR_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \^d\(5),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[5]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[5]_i_1_n_0\
    );
\TCR_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \^d\(6),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[6]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[6]_i_1_n_0\
    );
\TCR_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \^d\(7),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[7]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[7]_i_1_n_0\
    );
\TCR_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \^d\(8),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[8]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[8]_i_1_n_0\
    );
\TCR_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080C00"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \^d\(9),
      I2 => \TRR_i_D1_reg[0]_0\,
      I3 => \^tcr_i_reg[9]_0\,
      I4 => \TCR_i_reg[0]_1\,
      O => \TCR_i[9]_i_1_n_0\
    );
\TCR_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[0]_i_1_n_0\,
      Q => \^tcr_i_reg[0]_0\,
      R => '0'
    );
\TCR_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[10]_i_1_n_0\,
      Q => \^tcr_i_reg[10]_0\,
      R => '0'
    );
\TCR_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[11]_i_1_n_0\,
      Q => \^tcr_i_reg[11]_0\,
      R => '0'
    );
\TCR_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[12]_i_1_n_0\,
      Q => \^tcr_i_reg[12]_0\,
      R => '0'
    );
\TCR_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[13]_i_1_n_0\,
      Q => \^tcr_i_reg[13]_0\,
      R => '0'
    );
\TCR_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[14]_i_1_n_0\,
      Q => \^tcr_i_reg[14]_0\,
      R => '0'
    );
\TCR_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[15]_i_1_n_0\,
      Q => \^tcr_i_reg[15]_0\,
      R => '0'
    );
\TCR_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[16]_i_1_n_0\,
      Q => \^tcr_i_reg[16]_0\,
      R => '0'
    );
\TCR_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[17]_i_1_n_0\,
      Q => \^tcr_i_reg[17]_0\,
      R => '0'
    );
\TCR_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[18]_i_1_n_0\,
      Q => \^tcr_i_reg[18]_0\,
      R => '0'
    );
\TCR_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[19]_i_1_n_0\,
      Q => \^tcr_i_reg[19]_0\,
      R => '0'
    );
\TCR_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[1]_i_1_n_0\,
      Q => \^tcr_i_reg[1]_0\,
      R => '0'
    );
\TCR_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[20]_i_1_n_0\,
      Q => \^tcr_i_reg[20]_0\,
      R => '0'
    );
\TCR_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[21]_i_1_n_0\,
      Q => \^tcr_i_reg[21]_0\,
      R => '0'
    );
\TCR_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[22]_i_1_n_0\,
      Q => \^tcr_i_reg[22]_0\,
      R => '0'
    );
\TCR_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[23]_i_1_n_0\,
      Q => \^tcr_i_reg[23]_0\,
      R => '0'
    );
\TCR_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[24]_i_1_n_0\,
      Q => \^tcr_i_reg[24]_0\,
      R => '0'
    );
\TCR_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[25]_i_1_n_0\,
      Q => \^tcr_i_reg[25]_0\,
      R => '0'
    );
\TCR_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[26]_i_1_n_0\,
      Q => \^tcr_i_reg[26]_0\,
      R => '0'
    );
\TCR_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[27]_i_1_n_0\,
      Q => \^tcr_i_reg[27]_0\,
      R => '0'
    );
\TCR_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[28]_i_1_n_0\,
      Q => \^tcr_i_reg[28]_0\,
      R => '0'
    );
\TCR_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[29]_i_1_n_0\,
      Q => \^tcr_i_reg[29]_0\,
      R => '0'
    );
\TCR_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[2]_i_1_n_0\,
      Q => \^tcr_i_reg[2]_0\,
      R => '0'
    );
\TCR_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[30]_i_1_n_0\,
      Q => \^tcr_i_reg[30]_0\,
      R => '0'
    );
\TCR_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[31]_i_1_n_0\,
      Q => \^tcr_i_reg[31]_0\,
      R => '0'
    );
\TCR_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[3]_i_1_n_0\,
      Q => \^tcr_i_reg[3]_0\,
      R => '0'
    );
\TCR_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[4]_i_1_n_0\,
      Q => \^tcr_i_reg[4]_0\,
      R => '0'
    );
\TCR_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[5]_i_1_n_0\,
      Q => \^tcr_i_reg[5]_0\,
      R => '0'
    );
\TCR_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[6]_i_1_n_0\,
      Q => \^tcr_i_reg[6]_0\,
      R => '0'
    );
\TCR_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[7]_i_1_n_0\,
      Q => \^tcr_i_reg[7]_0\,
      R => '0'
    );
\TCR_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[8]_i_1_n_0\,
      Q => \^tcr_i_reg[8]_0\,
      R => '0'
    );
\TCR_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[9]_i_1_n_0\,
      Q => \^tcr_i_reg[9]_0\,
      R => '0'
    );
TRR_REG_WRITE_PULSE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TRR_REG_WRITE_PULSE0,
      Q => TRR_REG_WRITE_PULSE,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^tbs_running_d1\,
      I1 => TBS_RUNNING_D1_reg_0,
      O => \TRR_TBS_i[31]_i_1_n_0\
    );
\TRR_TBS_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(0),
      Q => TRR_TBS_SIG(0),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(10),
      Q => TRR_TBS_SIG(10),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(11),
      Q => TRR_TBS_SIG(11),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(12),
      Q => TRR_TBS_SIG(12),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(13),
      Q => TRR_TBS_SIG(13),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(14),
      Q => TRR_TBS_SIG(14),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(15),
      Q => TRR_TBS_SIG(15),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(16),
      Q => TRR_TBS_SIG(16),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(17),
      Q => TRR_TBS_SIG(17),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(18),
      Q => TRR_TBS_SIG(18),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(19),
      Q => TRR_TBS_SIG(19),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(1),
      Q => TRR_TBS_SIG(1),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(20),
      Q => TRR_TBS_SIG(20),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(21),
      Q => TRR_TBS_SIG(21),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(22),
      Q => TRR_TBS_SIG(22),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(23),
      Q => TRR_TBS_SIG(23),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(24),
      Q => \^q\(0),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(25),
      Q => TRR_TBS_SIG(25),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(26),
      Q => TRR_TBS_SIG(26),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(27),
      Q => TRR_TBS_SIG(27),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(28),
      Q => TRR_TBS_SIG(28),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(29),
      Q => TRR_TBS_SIG(29),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(2),
      Q => TRR_TBS_SIG(2),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(30),
      Q => TRR_TBS_SIG(30),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(31),
      Q => TRR_TBS_SIG(31),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(3),
      Q => TRR_TBS_SIG(3),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(4),
      Q => TRR_TBS_SIG(4),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(5),
      Q => TRR_TBS_SIG(5),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(6),
      Q => TRR_TBS_SIG(6),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(7),
      Q => TRR_TBS_SIG(7),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(8),
      Q => TRR_TBS_SIG(8),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \TRR_TBS_i[31]_i_1_n_0\,
      D => \TRR_TBS_i_reg[31]_0\(9),
      Q => TRR_TBS_SIG(9),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[0]_2\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(0),
      O => \TRR_i[0]_i_1_n_0\
    );
\TRR_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[10]_0\,
      I3 => \TRR_i_reg[10]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(10),
      O => \TRR_i[10]_i_1_n_0\
    );
\TRR_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[11]_0\,
      I3 => \TRR_i_reg[11]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(11),
      O => \TRR_i[11]_i_1_n_0\
    );
\TRR_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[12]_0\,
      I3 => \TRR_i_reg[12]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(12),
      O => \TRR_i[12]_i_1_n_0\
    );
\TRR_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[13]_2\,
      I3 => \TRR_i_reg[13]_3\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(13),
      O => \TRR_i[13]_i_1_n_0\
    );
\TRR_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[14]_0\,
      I3 => \TRR_i_reg[14]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(14),
      O => \TRR_i[14]_i_1_n_0\
    );
\TRR_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[15]_0\,
      I3 => \TRR_i_reg[15]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(15),
      O => \TRR_i[15]_i_1_n_0\
    );
\TRR_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[16]_0\,
      I3 => \TRR_i_reg[16]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(16),
      O => \TRR_i[16]_i_1_n_0\
    );
\TRR_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[17]_0\,
      I3 => \TRR_i_reg[17]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(17),
      O => \TRR_i[17]_i_1_n_0\
    );
\TRR_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[18]_0\,
      I3 => \TRR_i_reg[18]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(18),
      O => \TRR_i[18]_i_1_n_0\
    );
\TRR_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[19]_0\,
      I3 => \TRR_i_reg[19]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(19),
      O => \TRR_i[19]_i_1_n_0\
    );
\TRR_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[1]_0\,
      I3 => \TRR_i_reg[1]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(1),
      O => \TRR_i[1]_i_1_n_0\
    );
\TRR_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[20]_0\,
      I3 => \TRR_i_reg[20]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(20),
      O => \TRR_i[20]_i_1_n_0\
    );
\TRR_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[21]_0\,
      I3 => \TRR_i_reg[21]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(21),
      O => \TRR_i[21]_i_1_n_0\
    );
\TRR_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[22]_0\,
      I3 => \TRR_i_reg[22]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(22),
      O => \TRR_i[22]_i_1_n_0\
    );
\TRR_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[23]_0\,
      I3 => \TRR_i_reg[23]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(23),
      O => \TRR_i[23]_i_1_n_0\
    );
\TRR_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[24]_0\,
      I3 => \TRR_i_reg[24]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(24),
      O => \TRR_i[24]_i_1_n_0\
    );
\TRR_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[25]_0\,
      I3 => \TRR_i_reg[25]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(25),
      O => \TRR_i[25]_i_1_n_0\
    );
\TRR_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[26]_0\,
      I3 => \TRR_i_reg[26]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(26),
      O => \TRR_i[26]_i_1_n_0\
    );
\TRR_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[27]_0\,
      I3 => \TRR_i_reg[27]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(27),
      O => \TRR_i[27]_i_1_n_0\
    );
\TRR_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[28]_0\,
      I3 => \TRR_i_reg[28]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(28),
      O => \TRR_i[28]_i_1_n_0\
    );
\TRR_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[29]_0\,
      I3 => \TRR_i_reg[29]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(29),
      O => \TRR_i[29]_i_1_n_0\
    );
\TRR_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[2]_0\,
      I3 => \TRR_i_reg[2]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(2),
      O => \TRR_i[2]_i_1_n_0\
    );
\TRR_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[30]_0\,
      I3 => \TRR_i_reg[30]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(30),
      O => \TRR_i[30]_i_1_n_0\
    );
\TRR_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[31]_0\,
      I3 => \TRR_i_reg[31]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(31),
      O => \TRR_i[31]_i_1_n_0\
    );
\TRR_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[3]_0\,
      I3 => \TRR_i_reg[3]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(3),
      O => \TRR_i[3]_i_1_n_0\
    );
\TRR_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[4]_0\,
      I3 => \TRR_i_reg[4]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(4),
      O => \TRR_i[4]_i_1_n_0\
    );
\TRR_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[5]_0\,
      I3 => \TRR_i_reg[5]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(5),
      O => \TRR_i[5]_i_1_n_0\
    );
\TRR_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[6]_0\,
      I3 => \TRR_i_reg[6]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(6),
      O => \TRR_i[6]_i_1_n_0\
    );
\TRR_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[7]_0\,
      I3 => \TRR_i_reg[7]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(7),
      O => \TRR_i[7]_i_1_n_0\
    );
\TRR_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[8]_0\,
      I3 => \TRR_i_reg[8]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(8),
      O => \TRR_i[8]_i_1_n_0\
    );
\TRR_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F22220000"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \TRR_i_reg[0]_0\,
      I2 => \TRR_i_reg[9]_0\,
      I3 => \TRR_i_reg[9]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(9),
      O => \TRR_i[9]_i_1_n_0\
    );
\TRR_i_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => \TRR_i_D1_reg_n_0_[0]\,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(10),
      Q => p_30_in493_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(11),
      Q => p_33_in497_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(12),
      Q => p_36_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(13),
      Q => p_39_in503_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(14),
      Q => p_42_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(15),
      Q => p_45_in509_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(16),
      Q => p_48_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(17),
      Q => p_51_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(18),
      Q => p_54_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(19),
      Q => p_57_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(1),
      Q => p_3_in457_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(20),
      Q => p_60_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(21),
      Q => p_63_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(22),
      Q => p_66_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(23),
      Q => p_69_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(24),
      Q => p_72_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(25),
      Q => p_75_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(26),
      Q => p_78_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(27),
      Q => p_81_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(28),
      Q => p_84_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(29),
      Q => p_87_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(2),
      Q => p_6_in461_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(30),
      Q => p_90_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(31),
      Q => \TRR_i_D1_reg_n_0_[31]\,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(3),
      Q => p_9_in465_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(4),
      Q => p_12_in469_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(5),
      Q => p_15_in473_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(6),
      Q => p_18_in477_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(7),
      Q => p_21_in481_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(8),
      Q => p_24_in485_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(9),
      Q => p_27_in489_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[0]_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\TRR_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[10]_i_1_n_0\,
      Q => \^d\(10),
      R => '0'
    );
\TRR_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[11]_i_1_n_0\,
      Q => \^d\(11),
      R => '0'
    );
\TRR_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[12]_i_1_n_0\,
      Q => \^d\(12),
      R => '0'
    );
\TRR_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[13]_i_1_n_0\,
      Q => \^d\(13),
      R => '0'
    );
\TRR_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[14]_i_1_n_0\,
      Q => \^d\(14),
      R => '0'
    );
\TRR_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[15]_i_1_n_0\,
      Q => \^d\(15),
      R => '0'
    );
\TRR_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[16]_i_1_n_0\,
      Q => \^d\(16),
      R => '0'
    );
\TRR_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[17]_i_1_n_0\,
      Q => \^d\(17),
      R => '0'
    );
\TRR_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[18]_i_1_n_0\,
      Q => \^d\(18),
      R => '0'
    );
\TRR_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[19]_i_1_n_0\,
      Q => \^d\(19),
      R => '0'
    );
\TRR_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[1]_i_1_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\TRR_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[20]_i_1_n_0\,
      Q => \^d\(20),
      R => '0'
    );
\TRR_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[21]_i_1_n_0\,
      Q => \^d\(21),
      R => '0'
    );
\TRR_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[22]_i_1_n_0\,
      Q => \^d\(22),
      R => '0'
    );
\TRR_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[23]_i_1_n_0\,
      Q => \^d\(23),
      R => '0'
    );
\TRR_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[24]_i_1_n_0\,
      Q => \^d\(24),
      R => '0'
    );
\TRR_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[25]_i_1_n_0\,
      Q => \^d\(25),
      R => '0'
    );
\TRR_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[26]_i_1_n_0\,
      Q => \^d\(26),
      R => '0'
    );
\TRR_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[27]_i_1_n_0\,
      Q => \^d\(27),
      R => '0'
    );
\TRR_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[28]_i_1_n_0\,
      Q => \^d\(28),
      R => '0'
    );
\TRR_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[29]_i_1_n_0\,
      Q => \^d\(29),
      R => '0'
    );
\TRR_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[2]_i_1_n_0\,
      Q => \^d\(2),
      R => '0'
    );
\TRR_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[30]_i_1_n_0\,
      Q => \^d\(30),
      R => '0'
    );
\TRR_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[31]_i_1_n_0\,
      Q => \^d\(31),
      R => '0'
    );
\TRR_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[3]_i_1_n_0\,
      Q => \^d\(3),
      R => '0'
    );
\TRR_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[4]_i_1_n_0\,
      Q => \^d\(4),
      R => '0'
    );
\TRR_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[5]_i_1_n_0\,
      Q => \^d\(5),
      R => '0'
    );
\TRR_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[6]_i_1_n_0\,
      Q => \^d\(6),
      R => '0'
    );
\TRR_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[7]_i_1_n_0\,
      Q => \^d\(7),
      R => '0'
    );
\TRR_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[8]_i_1_n_0\,
      Q => \^d\(8),
      R => '0'
    );
\TRR_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[9]_i_1_n_0\,
      Q => \^d\(9),
      R => '0'
    );
trig_pulse_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^tcr_i_reg[5]_0\,
      I1 => \^tcr_i_reg[7]_0\,
      I2 => trig_pulse_2_i_7(0),
      I3 => trig_pulse_2_i_7(1),
      I4 => \^tcr_i_reg[4]_0\,
      I5 => \^tcr_i_reg[6]_0\,
      O => \TCR_i_reg[5]_1\
    );
winning_or_locked_index_cancel_req_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^tcr_i_reg[21]_0\,
      I1 => \^tcr_i_reg[23]_0\,
      I2 => trig_pulse_2_i_7(0),
      I3 => trig_pulse_2_i_7(1),
      I4 => \^tcr_i_reg[20]_0\,
      I5 => \^tcr_i_reg[22]_0\,
      O => \TCR_i_reg[21]_1\
    );
winning_or_locked_index_cancel_req_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^tcr_i_reg[5]_0\,
      I1 => \^tcr_i_reg[7]_0\,
      I2 => winning_or_locked_index_cancel_req_i_19(0),
      I3 => winning_or_locked_index_cancel_req_i_19(1),
      I4 => \^tcr_i_reg[4]_0\,
      I5 => \^tcr_i_reg[6]_0\,
      O => \TCR_i_reg[5]_2\
    );
winning_or_locked_index_cancel_req_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^tcr_i_reg[21]_0\,
      I1 => \^tcr_i_reg[23]_0\,
      I2 => winning_or_locked_index_cancel_req_i_19(0),
      I3 => winning_or_locked_index_cancel_req_i_19(1),
      I4 => \^tcr_i_reg[20]_0\,
      I5 => \^tcr_i_reg[22]_0\,
      O => \TCR_i_reg[21]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh is
  port (
    CANCEL_CONFIRMED_OL_D1_SIG_reg_0 : out STD_LOGIC;
    trig_pulse_2 : out STD_LOGIC;
    trig_pulse_1 : out STD_LOGIC;
    src_in : out STD_LOGIC;
    winning_or_locked_index_cancel_req_reg_0 : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[14]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[15]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[16]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[17]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[18]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[19]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[20]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[21]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[22]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[23]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[24]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[25]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[26]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[27]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[28]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[29]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[30]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[31]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[13]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[12]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[11]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[10]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[9]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[8]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[7]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[6]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[5]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[4]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[3]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[2]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[1]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[14]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[15]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[16]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[17]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[18]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[19]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[20]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[21]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[22]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[23]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[24]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[25]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[26]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[27]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[28]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[29]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[30]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[31]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[13]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[12]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[11]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[10]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[9]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[8]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[7]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[6]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[5]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[4]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[3]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[2]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[1]_1\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[0]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[0]_1\ : out STD_LOGIC;
    \TCR_i_reg[29]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TCR_i_reg[13]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \LOCKED_ID_LOC_I_reg[9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    winning_or_locked_index_cancel_req_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    trig_pulse_20 : in STD_LOGIC;
    BUFFER_LOCKED_D1_reg_0 : in STD_LOGIC;
    index_valid_d1_reg_0 : in STD_LOGIC;
    winning_or_locked_index_cancel_req0 : in STD_LOGIC;
    trig_pulse_1_reg_0 : in STD_LOGIC;
    \TRR_i_reg[14]\ : in STD_LOGIC;
    TRR_i2294_in : in STD_LOGIC;
    winning_or_locked_index_cancel_req_reg_2 : in STD_LOGIC;
    \TRR_i_reg[16]\ : in STD_LOGIC;
    \TRR_i_reg[17]\ : in STD_LOGIC;
    \TRR_i_reg[18]\ : in STD_LOGIC;
    \TRR_i_reg[19]\ : in STD_LOGIC;
    IC_REG_TCR_I : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \TRR_i_reg[0]\ : in STD_LOGIC;
    MSG_DONE_FROM_BSP : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_13_0 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_11_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \exclude_winning_or_locked_req_reg[31]_3\ : in STD_LOGIC;
    \LOCKED_BUFFER_INDEX_I_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \exclude_winning_or_locked_req_reg[15]_2\ : in STD_LOGIC;
    \exclude_winning_or_locked_req_reg[31]_4\ : in STD_LOGIC;
    \LOCKED_ID_LOC_I_reg[9]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh is
  signal BUFFER_IS_READY0 : STD_LOGIC;
  signal BUFFER_LOCKED_D1 : STD_LOGIC;
  signal \^cancel_confirmed_ol_d1_sig_reg_0\ : STD_LOGIC;
  signal \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\ : STD_LOGIC;
  signal \LOCKED_ID_LOC_I[9]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal exclude_winning_or_locked_req : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \exclude_winning_or_locked_req[0]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[10]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[11]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[12]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[13]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[14]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[15]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[16]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[17]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[18]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[19]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[1]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[20]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[21]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[22]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[23]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[24]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[25]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[26]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[27]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[28]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[29]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[2]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[30]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[31]_i_2_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[3]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[4]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[5]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[6]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[7]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[8]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[9]_i_1_n_0\ : STD_LOGIC;
  signal index_valid_d1 : STD_LOGIC;
  signal index_valid_d2 : STD_LOGIC;
  signal index_valid_d3 : STD_LOGIC;
  signal index_valid_d4 : STD_LOGIC;
  signal trig_pulse_10 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_11_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_12_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_13_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_19_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_20_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_21_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_22_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_23_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_24_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_25_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_26_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_28_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_29_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_31_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_32_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_33_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TRR_TBS_i[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \TRR_TBS_i[10]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \TRR_TBS_i[11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \TRR_TBS_i[12]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \TRR_TBS_i[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \TRR_TBS_i[15]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \TRR_TBS_i[16]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \TRR_TBS_i[17]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \TRR_TBS_i[18]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \TRR_TBS_i[19]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \TRR_TBS_i[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \TRR_TBS_i[20]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \TRR_TBS_i[21]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \TRR_TBS_i[22]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \TRR_TBS_i[23]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \TRR_TBS_i[24]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \TRR_TBS_i[25]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \TRR_TBS_i[26]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \TRR_TBS_i[27]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \TRR_TBS_i[28]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \TRR_TBS_i[29]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \TRR_TBS_i[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \TRR_TBS_i[30]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \TRR_TBS_i[31]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \TRR_TBS_i[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \TRR_TBS_i[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \TRR_TBS_i[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \TRR_TBS_i[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \TRR_TBS_i[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \TRR_TBS_i[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \TRR_TBS_i[9]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \TRR_i[0]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \TRR_i[10]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \TRR_i[11]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \TRR_i[12]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \TRR_i[13]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \TRR_i[14]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \TRR_i[15]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \TRR_i[16]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \TRR_i[17]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \TRR_i[18]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \TRR_i[19]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \TRR_i[1]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \TRR_i[20]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \TRR_i[21]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \TRR_i[22]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \TRR_i[23]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \TRR_i[24]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \TRR_i[25]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \TRR_i[26]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \TRR_i[27]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \TRR_i[28]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \TRR_i[29]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \TRR_i[2]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \TRR_i[30]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \TRR_i[31]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \TRR_i[3]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \TRR_i[4]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \TRR_i[5]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \TRR_i[6]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \TRR_i[7]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \TRR_i[8]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \TRR_i[9]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of trig_pulse_1_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of winning_or_locked_index_cancel_req_i_22 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of winning_or_locked_index_cancel_req_i_31 : label is "soft_lutpair130";
begin
  CANCEL_CONFIRMED_OL_D1_SIG_reg_0 <= \^cancel_confirmed_ol_d1_sig_reg_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
BUFFER_IS_READY_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => index_valid_d4,
      I1 => index_valid_d1_reg_0,
      O => BUFFER_IS_READY0
    );
BUFFER_IS_READY_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => BUFFER_IS_READY0,
      Q => src_in,
      R => winning_or_locked_index_cancel_req_reg_1
    );
BUFFER_LOCKED_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BUFFER_LOCKED_D1_reg_0,
      Q => BUFFER_LOCKED_D1,
      R => winning_or_locked_index_cancel_req_reg_1
    );
CANCEL_CONFIRMED_OL_D1_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \out\,
      Q => \^cancel_confirmed_ol_d1_sig_reg_0\,
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      Q => \^q\(0),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      Q => \^q\(1),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      Q => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      Q => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(4),
      Q => \^q\(2),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_LOCKED_D1_reg_0,
      O => \LOCKED_ID_LOC_I[9]_i_1_n_0\
    );
\LOCKED_ID_LOC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_ID_LOC_I_reg[9]_1\(0),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(0),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_ID_LOC_I_reg[9]_1\(1),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(1),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_ID_LOC_I_reg[9]_1\(2),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(2),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_ID_LOC_I_reg[9]_1\(3),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(3),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_ID_LOC_I_reg[9]_1\(4),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(4),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_ID_LOC_I_reg[9]_1\(5),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(5),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_ID_LOC_I_reg[9]_1\(6),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(6),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_ID_LOC_I_reg[9]_1\(7),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(7),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_ID_LOC_I_reg[9]_1\(8),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(8),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\TRR_TBS_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => BUFFER_LOCKED_D1_reg_0,
      I1 => exclude_winning_or_locked_req(0),
      I2 => D(0),
      O => \exclude_winning_or_locked_req_reg[31]_2\(0)
    );
\TRR_TBS_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(10),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(10),
      O => \exclude_winning_or_locked_req_reg[31]_2\(10)
    );
\TRR_TBS_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(11),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(11),
      O => \exclude_winning_or_locked_req_reg[31]_2\(11)
    );
\TRR_TBS_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(12),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(12),
      O => \exclude_winning_or_locked_req_reg[31]_2\(12)
    );
\TRR_TBS_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(13),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(13),
      O => \exclude_winning_or_locked_req_reg[31]_2\(13)
    );
\TRR_TBS_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(14),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(14),
      O => \exclude_winning_or_locked_req_reg[31]_2\(14)
    );
\TRR_TBS_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(15),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(15),
      O => \exclude_winning_or_locked_req_reg[31]_2\(15)
    );
\TRR_TBS_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(16),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(16),
      O => \exclude_winning_or_locked_req_reg[31]_2\(16)
    );
\TRR_TBS_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(17),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(17),
      O => \exclude_winning_or_locked_req_reg[31]_2\(17)
    );
\TRR_TBS_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(18),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(18),
      O => \exclude_winning_or_locked_req_reg[31]_2\(18)
    );
\TRR_TBS_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(19),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(19),
      O => \exclude_winning_or_locked_req_reg[31]_2\(19)
    );
\TRR_TBS_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(1),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(1),
      O => \exclude_winning_or_locked_req_reg[31]_2\(1)
    );
\TRR_TBS_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(20),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(20),
      O => \exclude_winning_or_locked_req_reg[31]_2\(20)
    );
\TRR_TBS_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(21),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(21),
      O => \exclude_winning_or_locked_req_reg[31]_2\(21)
    );
\TRR_TBS_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(22),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(22),
      O => \exclude_winning_or_locked_req_reg[31]_2\(22)
    );
\TRR_TBS_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(23),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(23),
      O => \exclude_winning_or_locked_req_reg[31]_2\(23)
    );
\TRR_TBS_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(24),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(24),
      O => \exclude_winning_or_locked_req_reg[31]_2\(24)
    );
\TRR_TBS_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(25),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(25),
      O => \exclude_winning_or_locked_req_reg[31]_2\(25)
    );
\TRR_TBS_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(26),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(26),
      O => \exclude_winning_or_locked_req_reg[31]_2\(26)
    );
\TRR_TBS_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(27),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(27),
      O => \exclude_winning_or_locked_req_reg[31]_2\(27)
    );
\TRR_TBS_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(28),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(28),
      O => \exclude_winning_or_locked_req_reg[31]_2\(28)
    );
\TRR_TBS_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(29),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(29),
      O => \exclude_winning_or_locked_req_reg[31]_2\(29)
    );
\TRR_TBS_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => BUFFER_LOCKED_D1_reg_0,
      I1 => exclude_winning_or_locked_req(2),
      I2 => D(2),
      O => \exclude_winning_or_locked_req_reg[31]_2\(2)
    );
\TRR_TBS_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(30),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(30),
      O => \exclude_winning_or_locked_req_reg[31]_2\(30)
    );
\TRR_TBS_i[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(31),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(31),
      O => \exclude_winning_or_locked_req_reg[31]_2\(31)
    );
\TRR_TBS_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(3),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(3),
      O => \exclude_winning_or_locked_req_reg[31]_2\(3)
    );
\TRR_TBS_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(4),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(4),
      O => \exclude_winning_or_locked_req_reg[31]_2\(4)
    );
\TRR_TBS_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(5),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(5),
      O => \exclude_winning_or_locked_req_reg[31]_2\(5)
    );
\TRR_TBS_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(6),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(6),
      O => \exclude_winning_or_locked_req_reg[31]_2\(6)
    );
\TRR_TBS_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(7),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(7),
      O => \exclude_winning_or_locked_req_reg[31]_2\(7)
    );
\TRR_TBS_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(8),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(8),
      O => \exclude_winning_or_locked_req_reg[31]_2\(8)
    );
\TRR_TBS_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => exclude_winning_or_locked_req(9),
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => D(9),
      O => \exclude_winning_or_locked_req_reg[31]_2\(9)
    );
\TRR_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(0),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(0),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[0]_0\
    );
\TRR_i[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(0),
      I1 => IC_REG_TCR_I(0),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[0]_1\
    );
\TRR_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(10),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(10),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[10]_1\
    );
\TRR_i[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(10),
      I1 => IC_REG_TCR_I(10),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[10]_0\
    );
\TRR_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(11),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(11),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[11]_1\
    );
\TRR_i[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(11),
      I1 => IC_REG_TCR_I(11),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[11]_0\
    );
\TRR_i[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(12),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(12),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[12]_1\
    );
\TRR_i[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(12),
      I1 => IC_REG_TCR_I(12),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[12]_0\
    );
\TRR_i[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(13),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(13),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[13]_1\
    );
\TRR_i[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(13),
      I1 => IC_REG_TCR_I(13),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[13]_0\
    );
\TRR_i[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(14),
      I2 => MSG_DONE_FROM_BSP,
      I3 => \TRR_i_reg[14]\,
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[14]_1\
    );
\TRR_i[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(14),
      I1 => \TRR_i_reg[14]\,
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[14]_0\
    );
\TRR_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(15),
      I2 => MSG_DONE_FROM_BSP,
      I3 => winning_or_locked_index_cancel_req_reg_2,
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[15]_1\
    );
\TRR_i[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(15),
      I1 => winning_or_locked_index_cancel_req_reg_2,
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[15]_0\
    );
\TRR_i[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(16),
      I2 => MSG_DONE_FROM_BSP,
      I3 => \TRR_i_reg[16]\,
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[16]_1\
    );
\TRR_i[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(16),
      I1 => \TRR_i_reg[16]\,
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[16]_0\
    );
\TRR_i[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(17),
      I2 => MSG_DONE_FROM_BSP,
      I3 => \TRR_i_reg[17]\,
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[17]_1\
    );
\TRR_i[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(17),
      I1 => \TRR_i_reg[17]\,
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[17]_0\
    );
\TRR_i[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(18),
      I2 => MSG_DONE_FROM_BSP,
      I3 => \TRR_i_reg[18]\,
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[18]_1\
    );
\TRR_i[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(18),
      I1 => \TRR_i_reg[18]\,
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[18]_0\
    );
\TRR_i[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(19),
      I2 => MSG_DONE_FROM_BSP,
      I3 => \TRR_i_reg[19]\,
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[19]_1\
    );
\TRR_i[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(19),
      I1 => \TRR_i_reg[19]\,
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[19]_0\
    );
\TRR_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(1),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(1),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[1]_1\
    );
\TRR_i[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(1),
      I1 => IC_REG_TCR_I(1),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[1]_0\
    );
\TRR_i[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(20),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(14),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[20]_1\
    );
\TRR_i[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(20),
      I1 => IC_REG_TCR_I(14),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[20]_0\
    );
\TRR_i[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(21),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(15),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[21]_1\
    );
\TRR_i[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(21),
      I1 => IC_REG_TCR_I(15),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[21]_0\
    );
\TRR_i[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(22),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(16),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[22]_1\
    );
\TRR_i[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(22),
      I1 => IC_REG_TCR_I(16),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[22]_0\
    );
\TRR_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(23),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(17),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[23]_1\
    );
\TRR_i[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(23),
      I1 => IC_REG_TCR_I(17),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[23]_0\
    );
\TRR_i[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(24),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(18),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[24]_1\
    );
\TRR_i[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(24),
      I1 => IC_REG_TCR_I(18),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[24]_0\
    );
\TRR_i[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(25),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(19),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[25]_1\
    );
\TRR_i[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(25),
      I1 => IC_REG_TCR_I(19),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[25]_0\
    );
\TRR_i[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(26),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(20),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[26]_1\
    );
\TRR_i[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(26),
      I1 => IC_REG_TCR_I(20),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[26]_0\
    );
\TRR_i[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(27),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(21),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[27]_1\
    );
\TRR_i[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(27),
      I1 => IC_REG_TCR_I(21),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[27]_0\
    );
\TRR_i[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(28),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(22),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[28]_1\
    );
\TRR_i[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(28),
      I1 => IC_REG_TCR_I(22),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[28]_0\
    );
\TRR_i[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(29),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(23),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[29]_1\
    );
\TRR_i[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(29),
      I1 => IC_REG_TCR_I(23),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[29]_0\
    );
\TRR_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(2),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(2),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[2]_1\
    );
\TRR_i[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(2),
      I1 => IC_REG_TCR_I(2),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[2]_0\
    );
\TRR_i[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(30),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(24),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[30]_1\
    );
\TRR_i[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(30),
      I1 => IC_REG_TCR_I(24),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[30]_0\
    );
\TRR_i[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(31),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(25),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[31]_1\
    );
\TRR_i[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(31),
      I1 => IC_REG_TCR_I(25),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[31]_0\
    );
\TRR_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(3),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(3),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[3]_1\
    );
\TRR_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(3),
      I1 => IC_REG_TCR_I(3),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[3]_0\
    );
\TRR_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(4),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(4),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[4]_1\
    );
\TRR_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(4),
      I1 => IC_REG_TCR_I(4),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[4]_0\
    );
\TRR_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(5),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(5),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[5]_1\
    );
\TRR_i[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(5),
      I1 => IC_REG_TCR_I(5),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[5]_0\
    );
\TRR_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(6),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(6),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[6]_1\
    );
\TRR_i[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(6),
      I1 => IC_REG_TCR_I(6),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[6]_0\
    );
\TRR_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(7),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(7),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[7]_1\
    );
\TRR_i[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(7),
      I1 => IC_REG_TCR_I(7),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[7]_0\
    );
\TRR_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(8),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(8),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[8]_1\
    );
\TRR_i[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(8),
      I1 => IC_REG_TCR_I(8),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[8]_0\
    );
\TRR_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \TRR_i_reg[0]\,
      I1 => exclude_winning_or_locked_req(9),
      I2 => MSG_DONE_FROM_BSP,
      I3 => IC_REG_TCR_I(9),
      I4 => TRR_i2294_in,
      I5 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      O => \exclude_winning_or_locked_req_reg[9]_1\
    );
\TRR_i[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exclude_winning_or_locked_req(9),
      I1 => IC_REG_TCR_I(9),
      I2 => TRR_i2294_in,
      O => \exclude_winning_or_locked_req_reg[9]_0\
    );
\exclude_winning_or_locked_req[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(0),
      O => \exclude_winning_or_locked_req[0]_i_1_n_0\
    );
\exclude_winning_or_locked_req[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(10),
      O => \exclude_winning_or_locked_req[10]_i_1_n_0\
    );
\exclude_winning_or_locked_req[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(11),
      O => \exclude_winning_or_locked_req[11]_i_1_n_0\
    );
\exclude_winning_or_locked_req[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(12),
      O => \exclude_winning_or_locked_req[12]_i_1_n_0\
    );
\exclude_winning_or_locked_req[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(13),
      O => \exclude_winning_or_locked_req[13]_i_1_n_0\
    );
\exclude_winning_or_locked_req[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(14),
      O => \exclude_winning_or_locked_req[14]_i_1_n_0\
    );
\exclude_winning_or_locked_req[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(15),
      O => \exclude_winning_or_locked_req[15]_i_1_n_0\
    );
\exclude_winning_or_locked_req[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(16),
      O => \exclude_winning_or_locked_req[16]_i_1_n_0\
    );
\exclude_winning_or_locked_req[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(17),
      O => \exclude_winning_or_locked_req[17]_i_1_n_0\
    );
\exclude_winning_or_locked_req[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(18),
      O => \exclude_winning_or_locked_req[18]_i_1_n_0\
    );
\exclude_winning_or_locked_req[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(19),
      O => \exclude_winning_or_locked_req[19]_i_1_n_0\
    );
\exclude_winning_or_locked_req[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(1),
      O => \exclude_winning_or_locked_req[1]_i_1_n_0\
    );
\exclude_winning_or_locked_req[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \exclude_winning_or_locked_req_reg[31]_3\,
      I5 => exclude_winning_or_locked_req(20),
      O => \exclude_winning_or_locked_req[20]_i_1_n_0\
    );
\exclude_winning_or_locked_req[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \exclude_winning_or_locked_req_reg[31]_3\,
      I5 => exclude_winning_or_locked_req(21),
      O => \exclude_winning_or_locked_req[21]_i_1_n_0\
    );
\exclude_winning_or_locked_req[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \exclude_winning_or_locked_req_reg[31]_3\,
      I5 => exclude_winning_or_locked_req(22),
      O => \exclude_winning_or_locked_req[22]_i_1_n_0\
    );
\exclude_winning_or_locked_req[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \exclude_winning_or_locked_req_reg[31]_3\,
      I5 => exclude_winning_or_locked_req(23),
      O => \exclude_winning_or_locked_req[23]_i_1_n_0\
    );
\exclude_winning_or_locked_req[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(24),
      O => \exclude_winning_or_locked_req[24]_i_1_n_0\
    );
\exclude_winning_or_locked_req[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(25),
      O => \exclude_winning_or_locked_req[25]_i_1_n_0\
    );
\exclude_winning_or_locked_req[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(26),
      O => \exclude_winning_or_locked_req[26]_i_1_n_0\
    );
\exclude_winning_or_locked_req[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(27),
      O => \exclude_winning_or_locked_req[27]_i_1_n_0\
    );
\exclude_winning_or_locked_req[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(28),
      O => \exclude_winning_or_locked_req[28]_i_1_n_0\
    );
\exclude_winning_or_locked_req[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(29),
      O => \exclude_winning_or_locked_req[29]_i_1_n_0\
    );
\exclude_winning_or_locked_req[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(2),
      O => \exclude_winning_or_locked_req[2]_i_1_n_0\
    );
\exclude_winning_or_locked_req[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(30),
      O => \exclude_winning_or_locked_req[30]_i_1_n_0\
    );
\exclude_winning_or_locked_req[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_3\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(31),
      O => \exclude_winning_or_locked_req[31]_i_2_n_0\
    );
\exclude_winning_or_locked_req[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(3),
      O => \exclude_winning_or_locked_req[3]_i_1_n_0\
    );
\exclude_winning_or_locked_req[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \exclude_winning_or_locked_req_reg[15]_2\,
      I5 => exclude_winning_or_locked_req(4),
      O => \exclude_winning_or_locked_req[4]_i_1_n_0\
    );
\exclude_winning_or_locked_req[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \exclude_winning_or_locked_req_reg[15]_2\,
      I5 => exclude_winning_or_locked_req(5),
      O => \exclude_winning_or_locked_req[5]_i_1_n_0\
    );
\exclude_winning_or_locked_req[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \exclude_winning_or_locked_req_reg[15]_2\,
      I5 => exclude_winning_or_locked_req(6),
      O => \exclude_winning_or_locked_req[6]_i_1_n_0\
    );
\exclude_winning_or_locked_req[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \exclude_winning_or_locked_req_reg[15]_2\,
      I5 => exclude_winning_or_locked_req(7),
      O => \exclude_winning_or_locked_req[7]_i_1_n_0\
    );
\exclude_winning_or_locked_req[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(8),
      O => \exclude_winning_or_locked_req[8]_i_1_n_0\
    );
\exclude_winning_or_locked_req[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_2\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => exclude_winning_or_locked_req(9),
      O => \exclude_winning_or_locked_req[9]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[0]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(0),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[10]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(10),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[11]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(11),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[12]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(12),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[13]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(13),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[14]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(14),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[15]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(15),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[16]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(16),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[17]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(17),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[18]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(18),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[19]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(19),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[1]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(1),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[20]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(20),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[21]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(21),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[22]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(22),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[23]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(23),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[24]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(24),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[25]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(25),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[26]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(26),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[27]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(27),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[28]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(28),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[29]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(29),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[2]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(2),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[30]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(30),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[31]_i_2_n_0\,
      Q => exclude_winning_or_locked_req(31),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[3]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(3),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[4]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(4),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[5]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(5),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[6]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(6),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[7]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(7),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[8]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(8),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
\exclude_winning_or_locked_req_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[9]_i_1_n_0\,
      Q => exclude_winning_or_locked_req(9),
      R => \exclude_winning_or_locked_req_reg[31]_4\
    );
index_valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => index_valid_d1_reg_0,
      Q => index_valid_d1,
      R => winning_or_locked_index_cancel_req_reg_1
    );
index_valid_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => index_valid_d1,
      Q => index_valid_d2,
      R => winning_or_locked_index_cancel_req_reg_1
    );
index_valid_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => index_valid_d2,
      Q => index_valid_d3,
      R => winning_or_locked_index_cancel_req_reg_1
    );
index_valid_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => index_valid_d3,
      Q => index_valid_d4,
      R => winning_or_locked_index_cancel_req_reg_1
    );
trig_pulse_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => BUFFER_LOCKED_D1,
      I1 => BUFFER_LOCKED_D1_reg_0,
      I2 => trig_pulse_1_reg_0,
      O => trig_pulse_10
    );
trig_pulse_1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => trig_pulse_10,
      Q => trig_pulse_1,
      R => winning_or_locked_index_cancel_req_reg_1
    );
trig_pulse_2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => trig_pulse_20,
      Q => trig_pulse_2,
      R => winning_or_locked_index_cancel_req_reg_1
    );
winning_or_locked_index_cancel_req_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_19_n_0,
      I1 => winning_or_locked_index_cancel_req_i_20_n_0,
      I2 => winning_or_locked_index_cancel_req_i_21_n_0,
      I3 => winning_or_locked_index_cancel_req_i_22_n_0,
      I4 => winning_or_locked_index_cancel_req_i_12_n_0,
      I5 => \TRR_i_reg[14]\,
      O => winning_or_locked_index_cancel_req_i_11_n_0
    );
winning_or_locked_index_cancel_req_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      O => winning_or_locked_index_cancel_req_i_12_n_0
    );
winning_or_locked_index_cancel_req_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_23_n_0,
      I1 => winning_or_locked_index_cancel_req_i_24_n_0,
      I2 => winning_or_locked_index_cancel_req_i_25_n_0,
      I3 => winning_or_locked_index_cancel_req_i_22_n_0,
      I4 => winning_or_locked_index_cancel_req_i_12_n_0,
      I5 => IC_REG_TCR_I(24),
      O => winning_or_locked_index_cancel_req_i_13_n_0
    );
winning_or_locked_index_cancel_req_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEABAAABAAABAAA"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_26_n_0,
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => winning_or_locked_index_cancel_req_i_11_0,
      I4 => IC_REG_TCR_I(12),
      I5 => winning_or_locked_index_cancel_req_i_28_n_0,
      O => winning_or_locked_index_cancel_req_i_19_n_0
    );
winning_or_locked_index_cancel_req_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00000008000000"
    )
        port map (
      I0 => IC_REG_TCR_I(11),
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => IC_REG_TCR_I(3),
      O => winning_or_locked_index_cancel_req_i_20_n_0
    );
winning_or_locked_index_cancel_req_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => IC_REG_TCR_I(8),
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => IC_REG_TCR_I(0),
      O => winning_or_locked_index_cancel_req_i_21_n_0
    );
winning_or_locked_index_cancel_req_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => winning_or_locked_index_cancel_req_i_22_n_0
    );
winning_or_locked_index_cancel_req_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEABAAABAAABAAA"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_29_n_0,
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => winning_or_locked_index_cancel_req_i_13_0,
      I4 => IC_REG_TCR_I(22),
      I5 => winning_or_locked_index_cancel_req_i_28_n_0,
      O => winning_or_locked_index_cancel_req_i_23_n_0
    );
winning_or_locked_index_cancel_req_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00000008000000"
    )
        port map (
      I0 => IC_REG_TCR_I(21),
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \TRR_i_reg[19]\,
      O => winning_or_locked_index_cancel_req_i_24_n_0
    );
winning_or_locked_index_cancel_req_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => IC_REG_TCR_I(18),
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \TRR_i_reg[16]\,
      O => winning_or_locked_index_cancel_req_i_25_n_0
    );
winning_or_locked_index_cancel_req_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080008"
    )
        port map (
      I0 => IC_REG_TCR_I(1),
      I1 => winning_or_locked_index_cancel_req_i_31_n_0,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I4 => IC_REG_TCR_I(9),
      I5 => winning_or_locked_index_cancel_req_i_32_n_0,
      O => winning_or_locked_index_cancel_req_i_26_n_0
    );
winning_or_locked_index_cancel_req_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => winning_or_locked_index_cancel_req_i_28_n_0
    );
winning_or_locked_index_cancel_req_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080008"
    )
        port map (
      I0 => \TRR_i_reg[17]\,
      I1 => winning_or_locked_index_cancel_req_i_31_n_0,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I4 => IC_REG_TCR_I(19),
      I5 => winning_or_locked_index_cancel_req_i_33_n_0,
      O => winning_or_locked_index_cancel_req_i_29_n_0
    );
winning_or_locked_index_cancel_req_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => winning_or_locked_index_cancel_req_i_31_n_0
    );
winning_or_locked_index_cancel_req_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000000080000"
    )
        port map (
      I0 => IC_REG_TCR_I(10),
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => IC_REG_TCR_I(2),
      O => winning_or_locked_index_cancel_req_i_32_n_0
    );
winning_or_locked_index_cancel_req_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000000080000"
    )
        port map (
      I0 => IC_REG_TCR_I(20),
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \TRR_i_reg[18]\,
      O => winning_or_locked_index_cancel_req_i_33_n_0
    );
winning_or_locked_index_cancel_req_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEAAAAAAAEAAA"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_11_n_0,
      I1 => IC_REG_TCR_I(13),
      I2 => winning_or_locked_index_cancel_req_i_12_n_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => winning_or_locked_index_cancel_req_reg_2,
      O => \TCR_i_reg[13]\
    );
winning_or_locked_index_cancel_req_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEAAAAAAAEAAA"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_13_n_0,
      I1 => IC_REG_TCR_I(23),
      I2 => winning_or_locked_index_cancel_req_i_12_n_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => IC_REG_TCR_I(25),
      O => \TCR_i_reg[29]\
    );
winning_or_locked_index_cancel_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => winning_or_locked_index_cancel_req0,
      Q => winning_or_locked_index_cancel_req_reg_0,
      R => winning_or_locked_index_cancel_req_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv is
  port (
    CLKM_EN_reg_0 : out STD_LOGIC;
    \CLKD_COUNTER_I_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLKM_EN_reg_1 : out STD_LOGIC;
    CLKM_EN_reg_2 : out STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    \CLKD_COUNTER_I_reg[7]_0\ : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CLKM_EN_reg_3 : in STD_LOGIC;
    CLKM_EN_i_2_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BRS_EN_BTR : in STD_LOGIC;
    FBR_ERR_1TQ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv is
  signal CLKD_CMP_I : STD_LOGIC;
  signal \CLKD_COUNTER_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[0]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[0]_i_3_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[1]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[1]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[2]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[2]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[3]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[3]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[4]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[4]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[5]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[5]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[6]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[6]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[7]_i_1_n_0\ : STD_LOGIC;
  signal CLKD_COUNTER_I_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^clkd_counter_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal CLKM_EN_i_2_n_0 : STD_LOGIC;
  signal CLKM_EN_i_3_n_0 : STD_LOGIC;
  signal CLKM_EN_i_4_n_0 : STD_LOGIC;
  signal CLKM_EN_i_7_n_0 : STD_LOGIC;
  signal CLKM_EN_i_8_n_0 : STD_LOGIC;
  signal CLKM_EN_i_9_n_0 : STD_LOGIC;
  signal \^clkm_en_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_2 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_3 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[0]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[1]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[3]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[4]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[6]_i_2\ : label is "soft_lutpair280";
  attribute EXTRACT_RESET : boolean;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[0]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[1]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[2]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[3]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[4]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[5]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[6]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[7]\ : label is std.standard.false;
  attribute SOFT_HLUTNM of CLKM_EN_i_8 : label is "soft_lutpair280";
begin
  \CLKD_COUNTER_I_reg[1]_0\(1 downto 0) <= \^clkd_counter_i_reg[1]_0\(1 downto 0);
  CLKM_EN_reg_0 <= \^clkm_en_reg_0\;
BRSD_P_ERR_1TQ_FD_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^clkm_en_reg_0\,
      I1 => FBR_ERR_1TQ,
      O => CLKM_EN_reg_2
    );
BRSD_P_ERR_1TQ_FD_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^clkm_en_reg_0\,
      I1 => BRS_EN_BTR,
      O => CLKM_EN_reg_1
    );
\CLKD_COUNTER_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_i_4_n_0,
      I3 => \CLKD_COUNTER_I_reg[7]_0\,
      I4 => dest_arst,
      I5 => \CLKD_COUNTER_I[0]_i_2_n_0\,
      O => \CLKD_COUNTER_I[0]_i_1_n_0\
    );
\CLKD_COUNTER_I[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(0),
      I1 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      I2 => \^clkd_counter_i_reg[1]_0\(1),
      O => \CLKD_COUNTER_I[0]_i_2_n_0\
    );
\CLKD_COUNTER_I[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(3),
      I1 => CLKD_COUNTER_I_reg(5),
      I2 => CLKD_COUNTER_I_reg(7),
      I3 => CLKD_COUNTER_I_reg(6),
      I4 => CLKD_COUNTER_I_reg(4),
      I5 => \^clkd_counter_i_reg[1]_0\(0),
      O => \CLKD_COUNTER_I[0]_i_3_n_0\
    );
\CLKD_COUNTER_I[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_i_4_n_0,
      I3 => \CLKD_COUNTER_I_reg[7]_0\,
      I4 => dest_arst,
      I5 => \CLKD_COUNTER_I[1]_i_2_n_0\,
      O => \CLKD_COUNTER_I[1]_i_1_n_0\
    );
\CLKD_COUNTER_I[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clkd_counter_i_reg[1]_0\(1),
      I1 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      O => \CLKD_COUNTER_I[1]_i_2_n_0\
    );
\CLKD_COUNTER_I[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_i_4_n_0,
      I3 => \CLKD_COUNTER_I_reg[7]_0\,
      I4 => dest_arst,
      I5 => \CLKD_COUNTER_I[2]_i_2_n_0\,
      O => \CLKD_COUNTER_I[2]_i_1_n_0\
    );
\CLKD_COUNTER_I[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^clkd_counter_i_reg[1]_0\(0),
      I1 => CLKD_COUNTER_I_reg(3),
      I2 => CLKD_COUNTER_I_reg(5),
      I3 => CLKD_COUNTER_I_reg(7),
      I4 => CLKD_COUNTER_I_reg(6),
      I5 => CLKD_COUNTER_I_reg(4),
      O => \CLKD_COUNTER_I[2]_i_2_n_0\
    );
\CLKD_COUNTER_I[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_i_4_n_0,
      I3 => \CLKD_COUNTER_I_reg[7]_0\,
      I4 => dest_arst,
      I5 => \CLKD_COUNTER_I[3]_i_2_n_0\,
      O => \CLKD_COUNTER_I[3]_i_1_n_0\
    );
\CLKD_COUNTER_I[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(3),
      I1 => CLKD_COUNTER_I_reg(4),
      I2 => CLKD_COUNTER_I_reg(6),
      I3 => CLKD_COUNTER_I_reg(7),
      I4 => CLKD_COUNTER_I_reg(5),
      O => \CLKD_COUNTER_I[3]_i_2_n_0\
    );
\CLKD_COUNTER_I[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_i_4_n_0,
      I3 => \CLKD_COUNTER_I_reg[7]_0\,
      I4 => dest_arst,
      I5 => \CLKD_COUNTER_I[4]_i_2_n_0\,
      O => \CLKD_COUNTER_I[4]_i_1_n_0\
    );
\CLKD_COUNTER_I[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(4),
      I1 => CLKD_COUNTER_I_reg(5),
      I2 => CLKD_COUNTER_I_reg(7),
      I3 => CLKD_COUNTER_I_reg(6),
      O => \CLKD_COUNTER_I[4]_i_2_n_0\
    );
\CLKD_COUNTER_I[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_i_4_n_0,
      I3 => \CLKD_COUNTER_I_reg[7]_0\,
      I4 => dest_arst,
      I5 => \CLKD_COUNTER_I[5]_i_2_n_0\,
      O => \CLKD_COUNTER_I[5]_i_1_n_0\
    );
\CLKD_COUNTER_I[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(5),
      I1 => CLKD_COUNTER_I_reg(6),
      I2 => CLKD_COUNTER_I_reg(7),
      O => \CLKD_COUNTER_I[5]_i_2_n_0\
    );
\CLKD_COUNTER_I[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_i_4_n_0,
      I3 => \CLKD_COUNTER_I_reg[7]_0\,
      I4 => dest_arst,
      I5 => \CLKD_COUNTER_I[6]_i_2_n_0\,
      O => \CLKD_COUNTER_I[6]_i_1_n_0\
    );
\CLKD_COUNTER_I[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(7),
      I1 => CLKD_COUNTER_I_reg(6),
      O => \CLKD_COUNTER_I[6]_i_2_n_0\
    );
\CLKD_COUNTER_I[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_i_4_n_0,
      I3 => \CLKD_COUNTER_I_reg[7]_0\,
      I4 => dest_arst,
      I5 => CLKD_COUNTER_I_reg(7),
      O => \CLKD_COUNTER_I[7]_i_1_n_0\
    );
\CLKD_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[0]_i_1_n_0\,
      Q => CLKD_COUNTER_I_reg(0),
      R => '0'
    );
\CLKD_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[1]_i_1_n_0\,
      Q => \^clkd_counter_i_reg[1]_0\(1),
      R => '0'
    );
\CLKD_COUNTER_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[2]_i_1_n_0\,
      Q => \^clkd_counter_i_reg[1]_0\(0),
      R => '0'
    );
\CLKD_COUNTER_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[3]_i_1_n_0\,
      Q => CLKD_COUNTER_I_reg(3),
      R => '0'
    );
\CLKD_COUNTER_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[4]_i_1_n_0\,
      Q => CLKD_COUNTER_I_reg(4),
      R => '0'
    );
\CLKD_COUNTER_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[5]_i_1_n_0\,
      Q => CLKD_COUNTER_I_reg(5),
      R => '0'
    );
\CLKD_COUNTER_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[6]_i_1_n_0\,
      Q => CLKD_COUNTER_I_reg(6),
      R => '0'
    );
\CLKD_COUNTER_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[7]_i_1_n_0\,
      Q => CLKD_COUNTER_I_reg(7),
      R => '0'
    );
CLKM_EN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_i_4_n_0,
      I3 => \CLKD_COUNTER_I_reg[7]_0\,
      O => CLKD_CMP_I
    );
CLKM_EN_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => Q(4),
      I1 => CLKM_EN_reg_3,
      I2 => CLKM_EN_i_2_0(4),
      I3 => CLKD_COUNTER_I_reg(3),
      I4 => CLKM_EN_i_7_n_0,
      O => CLKM_EN_i_2_n_0
    );
CLKM_EN_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B847"
    )
        port map (
      I0 => Q(0),
      I1 => CLKM_EN_reg_3,
      I2 => CLKM_EN_i_2_0(0),
      I3 => CLKD_COUNTER_I_reg(7),
      I4 => CLKM_EN_i_8_n_0,
      O => CLKM_EN_i_3_n_0
    );
CLKM_EN_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => Q(2),
      I1 => CLKM_EN_reg_3,
      I2 => CLKM_EN_i_2_0(2),
      I3 => CLKD_COUNTER_I_reg(5),
      I4 => CLKM_EN_i_9_n_0,
      O => CLKM_EN_i_4_n_0
    );
CLKM_EN_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(0),
      I1 => CLKM_EN_i_2_0(5),
      I2 => CLKM_EN_reg_3,
      I3 => Q(5),
      O => CLKM_EN_i_7_n_0
    );
CLKM_EN_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(6),
      I1 => CLKM_EN_i_2_0(1),
      I2 => CLKM_EN_reg_3,
      I3 => Q(1),
      O => CLKM_EN_i_8_n_0
    );
CLKM_EN_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(4),
      I1 => CLKM_EN_i_2_0(3),
      I2 => CLKM_EN_reg_3,
      I3 => Q(3),
      O => CLKM_EN_i_9_n_0
    );
CLKM_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CLKD_CMP_I,
      Q => \^clkm_en_reg_0\,
      R => SYNC_RST_TL
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc is
  port (
    TXING_BRS_EN_BTR_D1 : out STD_LOGIC;
    TDC_SSP_SAMP_PT_reg_0 : out STD_LOGIC;
    TDC_SSP_SAMP_PT_D1 : out STD_LOGIC;
    SSP_RCVD_RXBIT : out STD_LOGIC;
    SSP_BTL_TXBIT_I : out STD_LOGIC;
    \MEM_reg[3]_0\ : out STD_LOGIC;
    RSYNC_OCCR_D_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \arststages_ff_reg[1]\ : out STD_LOGIC;
    TXE_TXING_reg : out STD_LOGIC;
    HSYNC_OCCR_D_reg : out STD_LOGIC;
    \PIPELINED_BITS_reg[1]_0\ : out STD_LOGIC;
    \PIPELINED_BITS_reg[0]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg : out STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG_reg[1]\ : out STD_LOGIC;
    ERR_TXBERR_I_FD_SSP_EN_1_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    TXING_BRS_EN_BTR_D1_reg_0 : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    FAST_TRANSMT_PT_D1_reg_0 : in STD_LOGIC;
    SSP_RCVD_RXBIT_reg_0 : in STD_LOGIC;
    SSP_BTL_TXBIT_I_reg_0 : in STD_LOGIC;
    \BTL_COUNTER_I_REG[5]_i_6\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    HSYNC_FLG_I_reg : in STD_LOGIC;
    HSYNC_FLG_I_reg_0 : in STD_LOGIC;
    RSYNC_FLG_I_i_3_0 : in STD_LOGIC;
    \TDC_COUNTER_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_arst : in STD_LOGIC;
    RSYNC_FLG_I_reg : in STD_LOGIC;
    FIRST_FAST_TRANSMT_PT_FLG_reg_0 : in STD_LOGIC;
    RSYNC_FLG_I_reg_0 : in STD_LOGIC;
    RSYNC_FLG_I_reg_1 : in STD_LOGIC;
    HSYNC_FLG_I_reg_1 : in STD_LOGIC;
    RSYNC_FLG_I_i_3_1 : in STD_LOGIC;
    BRS_EN_BTR : in STD_LOGIC;
    SSP_EN_D1 : in STD_LOGIC;
    SSP_EN : in STD_LOGIC;
    HSYNC_FLG_I_reg_2 : in STD_LOGIC;
    \TDC_COUNTER_reg[6]_1\ : in STD_LOGIC;
    \TDC_COUNTER_reg[6]_2\ : in STD_LOGIC;
    CAN_PHY_RX_I_NEG_FLOP : in STD_LOGIC;
    \MEM_reg[0]_0\ : in STD_LOGIC;
    TDC_TRIG_COND_D1 : in STD_LOGIC;
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\ : in STD_LOGIC;
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_1\ : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X26_carry_i_3 : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[0]\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[0]_0\ : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X26_carry_i_3_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CAN_PHY_TX_POS_FLOP_X27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \BTL_COUNTER_I_REG_reg[0]_1\ : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X26_carry : in STD_LOGIC;
    BTL_COUNTER_I16_carry_i_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SSP_COUNT_DOWN_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PIPELINED_BITS_reg[0]_1\ : in STD_LOGIC;
    \RD_PTR_reg[1]_0\ : in STD_LOGIC;
    \WR_PTR_reg[1]_0\ : in STD_LOGIC;
    ERR_TXBERR_I_FD_SSP_EN_1_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc is
  signal \^brsd_p_err_1tq_fd_reg_1\ : STD_LOGIC;
  signal \^btl_counter_i_reg_reg[1]\ : STD_LOGIC;
  signal ERR_TXBERR_I_FD_SSP_EN_1_i_1_n_0 : STD_LOGIC;
  signal \^err_txberr_i_fd_ssp_en_1_reg_0\ : STD_LOGIC;
  signal FAST_BIT_TIME_IN_CAN_CLK_COUNTS0 : STD_LOGIC;
  signal \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3_n_0\ : STD_LOGIC;
  signal FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal FAST_TRANSMT_PT_D1 : STD_LOGIC;
  signal FIRST_FAST_TRANSMT_PT_FLG : STD_LOGIC;
  signal FIRST_FAST_TRANSMT_PT_FLG_i_1_n_0 : STD_LOGIC;
  signal MEM : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \MEM[0]_i_1_n_0\ : STD_LOGIC;
  signal \MEM[1]_i_1_n_0\ : STD_LOGIC;
  signal \MEM[2]_i_1_n_0\ : STD_LOGIC;
  signal \MEM[3]_i_1_n_0\ : STD_LOGIC;
  signal \PIPELINED_BITS[0]_i_1_n_0\ : STD_LOGIC;
  signal \PIPELINED_BITS[1]_i_1_n_0\ : STD_LOGIC;
  signal \^pipelined_bits_reg[0]_0\ : STD_LOGIC;
  signal \^pipelined_bits_reg[1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_PTR : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RD_PTR[0]_i_1_n_0\ : STD_LOGIC;
  signal \RD_PTR[1]_i_2_n_0\ : STD_LOGIC;
  signal RSYNC_FLG_I_i_4_n_0 : STD_LOGIC;
  signal RSYNC_FLG_I_i_6_n_0 : STD_LOGIC;
  signal \^rsync_occr_d_reg\ : STD_LOGIC;
  signal SECOND_FAST_TRANSMT_PT_FLG : STD_LOGIC;
  signal SECOND_FAST_TRANSMT_PT_FLG_i_1_n_0 : STD_LOGIC;
  signal \^ssp_btl_txbit_i\ : STD_LOGIC;
  signal SSP_COUNT_DOWN1_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \SSP_COUNT_DOWN[1]_i_2_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[1]_i_3_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[3]_i_2_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[3]_i_3_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[3]_i_4_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[5]_i_1_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_10_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_11_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_12_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_2_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_4_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_5_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_6_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_7_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_8_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_9_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[0]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[1]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[2]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[3]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[4]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[5]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[6]\ : STD_LOGIC;
  signal \^ssp_rcvd_rxbit\ : STD_LOGIC;
  signal TDC_COUNTER : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \TDC_COUNTER[1]_i_1_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[2]_i_2_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[3]_i_2_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[4]_i_1_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[4]_i_2_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[6]_i_1_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[6]_i_3_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[6]_i_4_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[6]_i_5_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[6]_i_6_n_0\ : STD_LOGIC;
  signal TDC_COUNTING_START : STD_LOGIC;
  signal TDC_COUNTING_START_D1 : STD_LOGIC;
  signal TDC_SSP_SAMP_PT0 : STD_LOGIC;
  signal \^tdc_ssp_samp_pt_reg_0\ : STD_LOGIC;
  signal \^txing_brs_en_btr_d1\ : STD_LOGIC;
  signal WR_PTR : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \WR_PTR[0]_i_1_n_0\ : STD_LOGIC;
  signal \WR_PTR[1]_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[4]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \PIPELINED_BITS[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \PIPELINED_BITS[1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \RD_PTR[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \RD_PTR[1]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[1]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[5]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_12\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_5\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_7\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_9\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \TDC_COUNTER[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \TDC_COUNTER[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \TDC_COUNTER[2]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \TDC_COUNTER[3]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \TDC_COUNTER[6]_i_5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of TDC_COUNTING_START_D1_i_1 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of TDC_SSP_SAMP_PT_i_1 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \WR_PTR[0]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \WR_PTR[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i__carry_i_7__5\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \i__carry_i_8__5\ : label is "soft_lutpair269";
begin
  BRSD_P_ERR_1TQ_FD_reg_1 <= \^brsd_p_err_1tq_fd_reg_1\;
  \BTL_COUNTER_I_REG_reg[1]\ <= \^btl_counter_i_reg_reg[1]\;
  ERR_TXBERR_I_FD_SSP_EN_1_reg_0 <= \^err_txberr_i_fd_ssp_en_1_reg_0\;
  \PIPELINED_BITS_reg[0]_0\ <= \^pipelined_bits_reg[0]_0\;
  \PIPELINED_BITS_reg[1]_0\ <= \^pipelined_bits_reg[1]_0\;
  Q(6 downto 0) <= \^q\(6 downto 0);
  RSYNC_OCCR_D_reg <= \^rsync_occr_d_reg\;
  SSP_BTL_TXBIT_I <= \^ssp_btl_txbit_i\;
  SSP_RCVD_RXBIT <= \^ssp_rcvd_rxbit\;
  TDC_SSP_SAMP_PT_reg_0 <= \^tdc_ssp_samp_pt_reg_0\;
  TXING_BRS_EN_BTR_D1 <= \^txing_brs_en_btr_d1\;
\BTL_COUNTER_I_REG[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB55AA14"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[0]\,
      I1 => BRS_EN_BTR,
      I2 => \BTL_COUNTER_I_REG_reg[0]_0\,
      I3 => \BTL_COUNTER_I_REG_reg[0]_1\,
      I4 => CAN_PHY_TX_POS_FLOP_X26_carry_i_3_0(0),
      O => \^brsd_p_err_1tq_fd_reg_1\
    );
\BTL_COUNTER_I_REG[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_6\,
      I1 => D(0),
      I2 => HSYNC_FLG_I_reg,
      I3 => HSYNC_FLG_I_reg_0,
      I4 => RSYNC_FLG_I_i_3_0,
      O => \^rsync_occr_d_reg\
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32230220"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_3,
      I1 => \BTL_COUNTER_I_REG_reg[0]\,
      I2 => \BTL_COUNTER_I_REG_reg[0]_0\,
      I3 => BRS_EN_BTR,
      I4 => CAN_PHY_TX_POS_FLOP_X26_carry_i_3_0(2),
      O => BRSD_P_ERR_1TQ_FD_reg
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082008200BE0082"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_3_0(1),
      I1 => \BTL_COUNTER_I_REG_reg[0]_0\,
      I2 => BRS_EN_BTR,
      I3 => \BTL_COUNTER_I_REG_reg[0]\,
      I4 => dest_arst,
      I5 => BTL_COUNTER_I16_carry_i_4(0),
      O => \^btl_counter_i_reg_reg[1]\
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFF080C"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[0]\,
      I1 => \^brsd_p_err_1tq_fd_reg_1\,
      I2 => \BTL_COUNTER_I_REG_reg[0]_1\,
      I3 => CAN_PHY_TX_POS_FLOP_X26_carry,
      I4 => \^btl_counter_i_reg_reg[1]\,
      O => BRSD_P_ERR_1TQ_FD_reg_2(0)
    );
ERR_TXBERR_I_FD_SSP_EN_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEA000000000000"
    )
        port map (
      I0 => \^err_txberr_i_fd_ssp_en_1_reg_0\,
      I1 => ERR_TXBERR_I_FD_SSP_EN_1_reg_1,
      I2 => \^ssp_btl_txbit_i\,
      I3 => \^ssp_rcvd_rxbit\,
      I4 => TXING_BRS_EN_BTR_D1_reg_0,
      I5 => dest_arst,
      O => ERR_TXBERR_I_FD_SSP_EN_1_i_1_n_0
    );
ERR_TXBERR_I_FD_SSP_EN_1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => ERR_TXBERR_I_FD_SSP_EN_1_i_1_n_0,
      Q => \^err_txberr_i_fd_ssp_en_1_reg_0\,
      R => '0'
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      O => p_0_in(0)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      O => p_0_in(1)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      O => p_0_in(2)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      O => p_0_in(3)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      O => p_0_in(4)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(5),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I5 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      O => p_0_in(5)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FIRST_FAST_TRANSMT_PT_FLG,
      I1 => SECOND_FAST_TRANSMT_PT_FLG,
      O => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(6),
      I1 => \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3_n_0\,
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(5),
      O => p_0_in(6)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      O => \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3_n_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(0),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(1),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(2),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(3),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(4),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(5),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(5),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(6),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(6),
      R => \RD_PTR_reg[1]_0\
    );
FAST_TRANSMT_PT_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => FAST_TRANSMT_PT_D1_reg_0,
      Q => FAST_TRANSMT_PT_D1,
      R => SR(0)
    );
FIRST_FAST_TRANSMT_PT_FLG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => FIRST_FAST_TRANSMT_PT_FLG,
      I1 => FAST_TRANSMT_PT_D1,
      I2 => FIRST_FAST_TRANSMT_PT_FLG_reg_0,
      I3 => BRS_EN_BTR,
      I4 => dest_arst,
      O => FIRST_FAST_TRANSMT_PT_FLG_i_1_n_0
    );
FIRST_FAST_TRANSMT_PT_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => FIRST_FAST_TRANSMT_PT_FLG_i_1_n_0,
      Q => FIRST_FAST_TRANSMT_PT_FLG,
      R => '0'
    );
HSYNC_FLG_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => HSYNC_FLG_I_reg_2,
      I1 => D(0),
      I2 => HSYNC_FLG_I_reg,
      I3 => HSYNC_FLG_I_reg_0,
      I4 => HSYNC_FLG_I_reg_1,
      O => HSYNC_OCCR_D_reg
    );
\MEM[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => \WR_PTR_reg[1]_0\,
      I2 => WR_PTR(0),
      I3 => WR_PTR(1),
      I4 => MEM(0),
      O => \MEM[0]_i_1_n_0\
    );
\MEM[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => WR_PTR(0),
      I2 => \WR_PTR_reg[1]_0\,
      I3 => WR_PTR(1),
      I4 => MEM(1),
      O => \MEM[1]_i_1_n_0\
    );
\MEM[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => WR_PTR(0),
      I2 => WR_PTR(1),
      I3 => \WR_PTR_reg[1]_0\,
      I4 => MEM(2),
      O => \MEM[2]_i_1_n_0\
    );
\MEM[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => WR_PTR(0),
      I2 => WR_PTR(1),
      I3 => \WR_PTR_reg[1]_0\,
      I4 => MEM(3),
      O => \MEM[3]_i_1_n_0\
    );
\MEM_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \MEM[0]_i_1_n_0\,
      Q => MEM(0),
      R => SR(0)
    );
\MEM_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \MEM[1]_i_1_n_0\,
      Q => MEM(1),
      R => SR(0)
    );
\MEM_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \MEM[2]_i_1_n_0\,
      Q => MEM(2),
      R => SR(0)
    );
\MEM_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \MEM[3]_i_1_n_0\,
      Q => MEM(3),
      R => SR(0)
    );
\PIPELINED_BITS[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A4DA"
    )
        port map (
      I0 => \^pipelined_bits_reg[0]_0\,
      I1 => \^pipelined_bits_reg[1]_0\,
      I2 => FAST_TRANSMT_PT_D1,
      I3 => \^tdc_ssp_samp_pt_reg_0\,
      I4 => \PIPELINED_BITS_reg[0]_1\,
      O => \PIPELINED_BITS[0]_i_1_n_0\
    );
\PIPELINED_BITS[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD40"
    )
        port map (
      I0 => \^tdc_ssp_samp_pt_reg_0\,
      I1 => FAST_TRANSMT_PT_D1,
      I2 => \^pipelined_bits_reg[0]_0\,
      I3 => \^pipelined_bits_reg[1]_0\,
      I4 => \PIPELINED_BITS_reg[0]_1\,
      O => \PIPELINED_BITS[1]_i_1_n_0\
    );
\PIPELINED_BITS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \PIPELINED_BITS[0]_i_1_n_0\,
      Q => \^pipelined_bits_reg[0]_0\,
      R => '0'
    );
\PIPELINED_BITS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \PIPELINED_BITS[1]_i_1_n_0\,
      Q => \^pipelined_bits_reg[1]_0\,
      R => '0'
    );
\RD_PTR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tdc_ssp_samp_pt_reg_0\,
      I1 => RD_PTR(0),
      O => \RD_PTR[0]_i_1_n_0\
    );
\RD_PTR[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => RD_PTR(0),
      I1 => \^tdc_ssp_samp_pt_reg_0\,
      I2 => RD_PTR(1),
      O => \RD_PTR[1]_i_2_n_0\
    );
\RD_PTR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \RD_PTR[0]_i_1_n_0\,
      Q => RD_PTR(0),
      R => \RD_PTR_reg[1]_0\
    );
\RD_PTR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \RD_PTR[1]_i_2_n_0\,
      Q => RD_PTR(1),
      R => \RD_PTR_reg[1]_0\
    );
RSYNC_FLG_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444FFFFFF44"
    )
        port map (
      I0 => RSYNC_FLG_I_reg,
      I1 => FIRST_FAST_TRANSMT_PT_FLG_reg_0,
      I2 => RSYNC_FLG_I_reg_0,
      I3 => RSYNC_FLG_I_reg_1,
      I4 => RSYNC_FLG_I_i_4_n_0,
      I5 => \^rsync_occr_d_reg\,
      O => TXE_TXING_reg
    );
RSYNC_FLG_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F8FFFFFFFF"
    )
        port map (
      I0 => HSYNC_FLG_I_reg_1,
      I1 => RSYNC_FLG_I_reg_1,
      I2 => RSYNC_FLG_I_i_3_1,
      I3 => RSYNC_FLG_I_i_6_n_0,
      I4 => RSYNC_FLG_I_i_3_0,
      I5 => dest_arst,
      O => RSYNC_FLG_I_i_4_n_0
    );
RSYNC_FLG_I_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0888"
    )
        port map (
      I0 => \^rsync_occr_d_reg\,
      I1 => \^txing_brs_en_btr_d1\,
      I2 => FIRST_FAST_TRANSMT_PT_FLG_reg_0,
      I3 => BRS_EN_BTR,
      I4 => SSP_EN_D1,
      I5 => SSP_EN,
      O => RSYNC_FLG_I_i_6_n_0
    );
SECOND_FAST_TRANSMT_PT_FLG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
        port map (
      I0 => SECOND_FAST_TRANSMT_PT_FLG,
      I1 => FIRST_FAST_TRANSMT_PT_FLG,
      I2 => FAST_TRANSMT_PT_D1,
      I3 => FIRST_FAST_TRANSMT_PT_FLG_reg_0,
      I4 => BRS_EN_BTR,
      I5 => dest_arst,
      O => SECOND_FAST_TRANSMT_PT_FLG_i_1_n_0
    );
SECOND_FAST_TRANSMT_PT_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SECOND_FAST_TRANSMT_PT_FLG_i_1_n_0,
      Q => SECOND_FAST_TRANSMT_PT_FLG,
      R => '0'
    );
SSP_BTL_TXBIT_I0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM(3),
      I1 => MEM(2),
      I2 => RD_PTR(1),
      I3 => MEM(1),
      I4 => RD_PTR(0),
      I5 => MEM(0),
      O => \MEM_reg[3]_0\
    );
SSP_BTL_TXBIT_I_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => SSP_BTL_TXBIT_I_reg_0,
      Q => \^ssp_btl_txbit_i\,
      S => SR(0)
    );
\SSP_COUNT_DOWN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000B0B0BBB0B0B"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I2 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      I3 => FIRST_FAST_TRANSMT_PT_FLG,
      I4 => FAST_TRANSMT_PT_D1,
      I5 => \^q\(0),
      O => SSP_COUNT_DOWN1_in(0)
    );
\SSP_COUNT_DOWN[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959A95AAAA9A95"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[1]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      I3 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I5 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      O => SSP_COUNT_DOWN1_in(1)
    );
\SSP_COUNT_DOWN[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I1 => \SSP_COUNT_DOWN_reg_n_0_[1]\,
      I2 => \^q\(1),
      I3 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I5 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      O => \SSP_COUNT_DOWN[1]_i_2_n_0\
    );
\SSP_COUNT_DOWN[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1,
      I1 => FIRST_FAST_TRANSMT_PT_FLG,
      O => \SSP_COUNT_DOWN[1]_i_3_n_0\
    );
\SSP_COUNT_DOWN[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[3]_i_3_n_0\,
      I1 => \SSP_COUNT_DOWN[3]_i_2_n_0\,
      O => SSP_COUNT_DOWN1_in(2)
    );
\SSP_COUNT_DOWN[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[3]_i_2_n_0\,
      I1 => \SSP_COUNT_DOWN[3]_i_3_n_0\,
      I2 => \SSP_COUNT_DOWN[3]_i_4_n_0\,
      O => SSP_COUNT_DOWN1_in(3)
    );
\SSP_COUNT_DOWN[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047470047"
    )
        port map (
      I0 => \^q\(0),
      I1 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      I2 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I4 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I5 => \SSP_COUNT_DOWN[1]_i_2_n_0\,
      O => \SSP_COUNT_DOWN[3]_i_2_n_0\
    );
\SSP_COUNT_DOWN[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I1 => \SSP_COUNT_DOWN_reg_n_0_[2]\,
      I2 => \^q\(2),
      I3 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I5 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      O => \SSP_COUNT_DOWN[3]_i_3_n_0\
    );
\SSP_COUNT_DOWN[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      I2 => \SSP_COUNT_DOWN_reg_n_0_[3]\,
      I3 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I4 => \^q\(3),
      I5 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      O => \SSP_COUNT_DOWN[3]_i_4_n_0\
    );
\SSP_COUNT_DOWN[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_10_n_0\,
      I1 => \SSP_COUNT_DOWN[6]_i_9_n_0\,
      O => SSP_COUNT_DOWN1_in(4)
    );
\SSP_COUNT_DOWN[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_8_n_0\,
      I1 => \SSP_COUNT_DOWN[6]_i_10_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_9_n_0\,
      O => \SSP_COUNT_DOWN[5]_i_1_n_0\
    );
\SSP_COUNT_DOWN[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I1 => \SSP_COUNT_DOWN_reg_n_0_[4]\,
      I2 => \^q\(4),
      I3 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      I5 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_10_n_0\
    );
\SSP_COUNT_DOWN[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDFDFDDFFFFFFF"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_4_n_0\,
      I1 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      I2 => TXING_BRS_EN_BTR_D1_reg_0,
      I3 => SECOND_FAST_TRANSMT_PT_FLG,
      I4 => FIRST_FAST_TRANSMT_PT_FLG,
      I5 => \SSP_COUNT_DOWN[6]_i_12_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_11_n_0\
    );
\SSP_COUNT_DOWN[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^pipelined_bits_reg[1]_0\,
      I1 => \^pipelined_bits_reg[0]_0\,
      O => \SSP_COUNT_DOWN[6]_i_12_n_0\
    );
\SSP_COUNT_DOWN[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_4_n_0\,
      I1 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      I2 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_2_n_0\
    );
\SSP_COUNT_DOWN[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAE51AEAEAE"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_6_n_0\,
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(6),
      I2 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I3 => \SSP_COUNT_DOWN[6]_i_8_n_0\,
      I4 => \SSP_COUNT_DOWN[6]_i_9_n_0\,
      I5 => \SSP_COUNT_DOWN[6]_i_10_n_0\,
      O => SSP_COUNT_DOWN1_in(6)
    );
\SSP_COUNT_DOWN[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[5]\,
      I1 => \SSP_COUNT_DOWN_reg_n_0_[4]\,
      I2 => \SSP_COUNT_DOWN_reg_n_0_[3]\,
      I3 => \SSP_COUNT_DOWN_reg_n_0_[1]\,
      I4 => \SSP_COUNT_DOWN_reg_n_0_[2]\,
      I5 => \SSP_COUNT_DOWN_reg_n_0_[6]\,
      O => \SSP_COUNT_DOWN[6]_i_4_n_0\
    );
\SSP_COUNT_DOWN[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => FIRST_FAST_TRANSMT_PT_FLG,
      I1 => FAST_TRANSMT_PT_D1,
      I2 => \SSP_COUNT_DOWN[6]_i_11_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_5_n_0\
    );
\SSP_COUNT_DOWN[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1,
      I1 => FIRST_FAST_TRANSMT_PT_FLG,
      I2 => \^q\(6),
      I3 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I4 => \SSP_COUNT_DOWN_reg_n_0_[6]\,
      O => \SSP_COUNT_DOWN[6]_i_6_n_0\
    );
\SSP_COUNT_DOWN[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_11_n_0\,
      I1 => FIRST_FAST_TRANSMT_PT_FLG,
      I2 => FAST_TRANSMT_PT_D1,
      O => \SSP_COUNT_DOWN[6]_i_7_n_0\
    );
\SSP_COUNT_DOWN[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BB0BBB0BBB0B"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(5),
      I2 => \SSP_COUNT_DOWN_reg_n_0_[5]\,
      I3 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I4 => \^q\(5),
      I5 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_8_n_0\
    );
\SSP_COUNT_DOWN[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[3]_i_2_n_0\,
      I1 => \SSP_COUNT_DOWN[3]_i_3_n_0\,
      I2 => \SSP_COUNT_DOWN[3]_i_4_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_9_n_0\
    );
\SSP_COUNT_DOWN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(0),
      Q => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\SSP_COUNT_DOWN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(1),
      Q => \SSP_COUNT_DOWN_reg_n_0_[1]\,
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\SSP_COUNT_DOWN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(2),
      Q => \SSP_COUNT_DOWN_reg_n_0_[2]\,
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\SSP_COUNT_DOWN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(3),
      Q => \SSP_COUNT_DOWN_reg_n_0_[3]\,
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\SSP_COUNT_DOWN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(4),
      Q => \SSP_COUNT_DOWN_reg_n_0_[4]\,
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\SSP_COUNT_DOWN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => \SSP_COUNT_DOWN[5]_i_1_n_0\,
      Q => \SSP_COUNT_DOWN_reg_n_0_[5]\,
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\SSP_COUNT_DOWN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(6),
      Q => \SSP_COUNT_DOWN_reg_n_0_[6]\,
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
SSP_RCVD_RXBIT_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => SSP_RCVD_RXBIT_reg_0,
      Q => \^ssp_rcvd_rxbit\,
      S => SR(0)
    );
\TDC_COUNTER[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55455575"
    )
        port map (
      I0 => \^q\(0),
      I1 => TDC_COUNTING_START_D1,
      I2 => TDC_TRIG_COND_D1,
      I3 => \MEM_reg[0]_0\,
      I4 => \TDC_COUNTER_reg[6]_0\(0),
      O => TDC_COUNTER(0)
    );
\TDC_COUNTER[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \TDC_COUNTER_reg[6]_0\(0),
      I2 => \^q\(1),
      I3 => \TDC_COUNTER[6]_i_3_n_0\,
      I4 => \TDC_COUNTER_reg[6]_0\(1),
      O => \TDC_COUNTER[1]_i_1_n_0\
    );
\TDC_COUNTER[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA03F3F5FA0C0C0"
    )
        port map (
      I0 => \TDC_COUNTER_reg[6]_0\(1),
      I1 => \^q\(1),
      I2 => \TDC_COUNTER[2]_i_2_n_0\,
      I3 => \TDC_COUNTER_reg[6]_0\(2),
      I4 => \TDC_COUNTER[6]_i_3_n_0\,
      I5 => \^q\(2),
      O => TDC_COUNTER(2)
    );
\TDC_COUNTER[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \TDC_COUNTER_reg[6]_0\(0),
      I1 => \MEM_reg[0]_0\,
      I2 => TDC_TRIG_COND_D1,
      I3 => TDC_COUNTING_START_D1,
      I4 => \^q\(0),
      O => \TDC_COUNTER[2]_i_2_n_0\
    );
\TDC_COUNTER[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC05F5F3FC0A0A0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \TDC_COUNTER_reg[6]_0\(2),
      I2 => \TDC_COUNTER[3]_i_2_n_0\,
      I3 => \TDC_COUNTER_reg[6]_0\(3),
      I4 => \TDC_COUNTER[6]_i_3_n_0\,
      I5 => \^q\(3),
      O => TDC_COUNTER(3)
    );
\TDC_COUNTER[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \TDC_COUNTER_reg[6]_0\(0),
      I2 => \^q\(1),
      I3 => \TDC_COUNTER[6]_i_3_n_0\,
      I4 => \TDC_COUNTER_reg[6]_0\(1),
      O => \TDC_COUNTER[3]_i_2_n_0\
    );
\TDC_COUNTER[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F5FA0C0C05FA0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \TDC_COUNTER_reg[6]_0\(3),
      I2 => \TDC_COUNTER[4]_i_2_n_0\,
      I3 => \^q\(4),
      I4 => \TDC_COUNTER[6]_i_3_n_0\,
      I5 => \TDC_COUNTER_reg[6]_0\(4),
      O => \TDC_COUNTER[4]_i_1_n_0\
    );
\TDC_COUNTER[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000C0C0A0000000"
    )
        port map (
      I0 => \TDC_COUNTER_reg[6]_0\(1),
      I1 => \^q\(1),
      I2 => \TDC_COUNTER[2]_i_2_n_0\,
      I3 => \TDC_COUNTER_reg[6]_0\(2),
      I4 => \TDC_COUNTER[6]_i_3_n_0\,
      I5 => \^q\(2),
      O => \TDC_COUNTER[4]_i_2_n_0\
    );
\TDC_COUNTER[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666656666666A66"
    )
        port map (
      I0 => \TDC_COUNTER[6]_i_6_n_0\,
      I1 => \^q\(5),
      I2 => TDC_COUNTING_START_D1,
      I3 => TDC_TRIG_COND_D1,
      I4 => \MEM_reg[0]_0\,
      I5 => \TDC_COUNTER_reg[6]_0\(5),
      O => TDC_COUNTER(5)
    );
\TDC_COUNTER[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFAAAAAAAA"
    )
        port map (
      I0 => \TDC_COUNTER[6]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(4),
      I4 => \TDC_COUNTER[6]_i_4_n_0\,
      I5 => \TDC_COUNTER[6]_i_5_n_0\,
      O => \TDC_COUNTER[6]_i_1_n_0\
    );
\TDC_COUNTER[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A03CCC"
    )
        port map (
      I0 => \TDC_COUNTER_reg[6]_0\(5),
      I1 => \^q\(6),
      I2 => \TDC_COUNTER[6]_i_6_n_0\,
      I3 => \^q\(5),
      I4 => \TDC_COUNTER[6]_i_3_n_0\,
      O => TDC_COUNTER(6)
    );
\TDC_COUNTER[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => TDC_TRIG_COND_D1,
      I2 => TDC_COUNTING_START_D1,
      O => \TDC_COUNTER[6]_i_3_n_0\
    );
\TDC_COUNTER[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \TDC_COUNTER[6]_i_4_n_0\
    );
\TDC_COUNTER[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \TDC_COUNTER_reg[6]_1\,
      I1 => \TDC_COUNTER_reg[6]_2\,
      I2 => CAN_PHY_RX_I_NEG_FLOP,
      I3 => \MEM_reg[0]_0\,
      I4 => TDC_TRIG_COND_D1,
      O => \TDC_COUNTER[6]_i_5_n_0\
    );
\TDC_COUNTER[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0000000A000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \TDC_COUNTER_reg[6]_0\(3),
      I2 => \TDC_COUNTER[4]_i_2_n_0\,
      I3 => \^q\(4),
      I4 => \TDC_COUNTER[6]_i_3_n_0\,
      I5 => \TDC_COUNTER_reg[6]_0\(4),
      O => \TDC_COUNTER[6]_i_6_n_0\
    );
\TDC_COUNTER_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(0),
      Q => \^q\(0),
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\TDC_COUNTER_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => \TDC_COUNTER[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\TDC_COUNTER_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(2),
      Q => \^q\(2),
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\TDC_COUNTER_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(3),
      Q => \^q\(3),
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\TDC_COUNTER_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => \TDC_COUNTER[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\TDC_COUNTER_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(5),
      Q => \^q\(5),
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
\TDC_COUNTER_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(6),
      Q => \^q\(6),
      R => \SSP_COUNT_DOWN_reg[6]_0\(0)
    );
TDC_COUNTING_START_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TDC_TRIG_COND_D1,
      I1 => \MEM_reg[0]_0\,
      O => TDC_COUNTING_START
    );
TDC_COUNTING_START_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TDC_COUNTING_START,
      Q => TDC_COUNTING_START_D1,
      R => SR(0)
    );
TDC_SSP_SAMP_PT_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^tdc_ssp_samp_pt_reg_0\,
      Q => TDC_SSP_SAMP_PT_D1,
      R => SR(0)
    );
TDC_SSP_SAMP_PT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_4_n_0\,
      I1 => \^pipelined_bits_reg[1]_0\,
      I2 => \^pipelined_bits_reg[0]_0\,
      I3 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      O => TDC_SSP_SAMP_PT0
    );
TDC_SSP_SAMP_PT_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TDC_SSP_SAMP_PT0,
      Q => \^tdc_ssp_samp_pt_reg_0\,
      R => SR(0)
    );
TXING_BRS_EN_BTR_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXING_BRS_EN_BTR_D1_reg_0,
      Q => \^txing_brs_en_btr_d1\,
      R => SR(0)
    );
\WR_PTR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_PTR_reg[1]_0\,
      I1 => WR_PTR(0),
      O => \WR_PTR[0]_i_1_n_0\
    );
\WR_PTR[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => WR_PTR(0),
      I1 => \WR_PTR_reg[1]_0\,
      I2 => WR_PTR(1),
      O => \WR_PTR[1]_i_1_n_0\
    );
\WR_PTR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \WR_PTR[0]_i_1_n_0\,
      Q => WR_PTR(0),
      R => \RD_PTR_reg[1]_0\
    );
\WR_PTR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \WR_PTR[1]_i_1_n_0\,
      Q => WR_PTR(1),
      R => \RD_PTR_reg[1]_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006CC6000"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(1),
      I1 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\,
      I2 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(2),
      I3 => dest_arst,
      I4 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_1\,
      I5 => \i__carry_i_7__5_n_0\,
      O => S(0)
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(0),
      I1 => \^brsd_p_err_1tq_fd_reg_1\,
      I2 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\,
      I3 => CAN_PHY_TX_POS_FLOP_X27(1),
      O => DI(0)
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg_1\,
      I1 => dest_arst,
      I2 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(0),
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg_1\,
      I1 => CAN_PHY_TX_POS_FLOP_X27(0),
      I2 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\,
      I3 => CAN_PHY_TX_POS_FLOP_X27(1),
      O => BRSD_P_ERR_1TQ_FD_reg_0(0)
    );
\i__carry_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => dest_arst,
      O => \arststages_ff_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync is
  port (
    \SINGLE_BIT.s_level_out_d2_reg_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    DAR_ENABLED_FS2_D1 : in STD_LOGIC;
    dest_arst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
transmit_mode_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => DAR_ENABLED_FS2_D1,
      I2 => dest_arst,
      O => \SINGLE_BIT.s_level_out_d2_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5 is
  port (
    \out\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    can_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5 : entity is "canfd_v2_0_1_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5 is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d2;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    can_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= s_level_out_bus_d2(5 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ : in STD_LOGIC;
    wr_index_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= s_level_out_bus_d4(5 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_i_reg(0),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    can_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
begin
  D(6 downto 0) <= s_level_out_bus_d2(6 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    can_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
begin
  D(6 downto 0) <= s_level_out_bus_d2(6 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ : in STD_LOGIC;
    wr_index_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
begin
  D(6 downto 0) <= s_level_out_bus_d4(6 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_i_reg(0),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ : in STD_LOGIC;
    wr_index_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
begin
  D(6 downto 0) <= s_level_out_bus_d4(6 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_i_reg(0),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    BSP_IN_EOF : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSP_IN_EOF,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    BSP_IN_IFSPACE : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSP_IN_IFSPACE,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    MSG_ON_CAN_BUS_AXI : in STD_LOGIC;
    MSG_ON_CAN_BUS_OL_D1 : in STD_LOGIC;
    MSG_ON_CAN_BUS_AXI_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
MSG_ON_CAN_BUS_AXI_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00450000"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => MSG_ON_CAN_BUS_OL_D1,
      I3 => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\,
      I4 => MSG_ON_CAN_BUS_AXI_reg,
      O => \SINGLE_BIT.s_level_out_d4_reg_0\
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_ACKER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ESR_ACKER_FS3 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2 : in STD_LOGIC;
    IC_REG_ESR_BERR_FS3 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2_0 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_ISR_ERROR_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_ESR_ACKER_FS3,
      I2 => IC_REG_ISR_ERROR_I_i_2,
      I3 => IC_REG_ESR_BERR_FS3,
      I4 => IC_REG_ISR_ERROR_I_i_2_0,
      I5 => IC_REG_ISR_ERROR_I_i_2_1,
      O => \SINGLE_BIT.s_level_out_d4_reg_0\
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_ACKER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_BERR : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_BERR,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\ is
  port (
    IC_REG_SR_BIDLE_I0 : out STD_LOGIC;
    IC_REG_SR_BBSY_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_BIDLE : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
IC_REG_SR_BBSY_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => \out\,
      O => IC_REG_SR_BBSY_I0
    );
IC_REG_SR_BIDLE_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => \out\,
      O => IC_REG_SR_BIDLE_I0
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_BIDLE,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_BSFR : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_BSFR,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\ is
  port (
    \out\ : out STD_LOGIC;
    E_RST_I_reg : out STD_LOGIC;
    IC_REG_SR_ERRWRN_I0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_BSOFF : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_MSR_SBR_I_reg : in STD_LOGIC;
    IC_REG_ISR_BSOFF_FS3 : in STD_LOGIC;
    IC_REG_SR_ERRWRN_I_reg : in STD_LOGIC;
    IC_REG_SR_ERRWRN_I_reg_0 : in STD_LOGIC;
    \IC_REG_SR_ESTAT_I_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_MSR_SBR_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \SINGLE_BIT.s_level_out_d6_reg_0\,
      I1 => IC_REG_MSR_SBR_I_reg,
      I2 => IC_REG_ISR_BSOFF_FS3,
      I3 => s_level_out_d4,
      O => E_RST_I_reg
    );
IC_REG_SR_ERRWRN_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_ERRWRN_I_reg,
      I2 => IC_REG_SR_ERRWRN_I_reg_0,
      O => IC_REG_SR_ERRWRN_I0
    );
\IC_REG_SR_ESTAT_I[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_ERRWRN_I_reg_0,
      I2 => \IC_REG_SR_ESTAT_I_reg[0]\(0),
      O => D(0)
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_BSOFF,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_CRCER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_CRCER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\ is
  port (
    \out\ : out STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ECR_WEN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg_0 : in STD_LOGIC;
    IC_SYNC_ECR_WEN_FS3 : in STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_SYNC_ECR_ACK_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009600"
    )
        port map (
      I0 => IC_SYNC_ECR_ACK_I_reg_0,
      I1 => IC_SYNC_ECR_WEN_FS3,
      I2 => s_level_out_d4,
      I3 => IC_SYNC_ECR_ACK_I_reg_1,
      I4 => \SINGLE_BIT.s_level_out_d6_reg_0\,
      O => IC_SYNC_ECR_ACK_I_reg
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ECR_WEN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_ERRWRN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_ERRWRN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_ISR_ERROR_I10_out : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_FMER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ESR_FMER_FS3 : in STD_LOGIC;
    IC_REG_ESR_STER_FS3 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg_0 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_ISR_ERROR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => IC_REG_ESR_FMER_FS3,
      I1 => s_level_out_d4,
      I2 => IC_REG_ESR_STER_FS3,
      I3 => IC_REG_ISR_ERROR_I_reg,
      I4 => IC_REG_ISR_ERROR_I_reg_0,
      I5 => IC_REG_ISR_ERROR_I_reg_1,
      O => IC_REG_ISR_ERROR_I10_out
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_FMER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_F_BERR : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ESR_F_BERR_FS3 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2 : in STD_LOGIC;
    IC_REG_ESR_F_STER_FS3 : in STD_LOGIC;
    IC_REG_ESR_CRCER_FS3 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_ISR_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_ESR_F_BERR_FS3,
      I2 => IC_REG_ISR_ERROR_I_i_2,
      I3 => IC_REG_ESR_F_STER_FS3,
      I4 => IC_REG_ESR_CRCER_FS3,
      I5 => IC_REG_ISR_ERROR_I_i_2_0,
      O => \SINGLE_BIT.s_level_out_d4_reg_0\
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_F_BERR,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\ is
  port (
    \out\ : out STD_LOGIC;
    ID_MATCH_EN_FS_D1_reg : out STD_LOGIC;
    ID_MATCH_EN_OL : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    ID_MATCH_EN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ID_MATCH_EN_FS_D1 : in STD_LOGIC;
    RXMNF_SET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\FSM_sequential_imm_cs[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF6"
    )
        port map (
      I0 => ID_MATCH_EN_FS_D1,
      I1 => s_level_out_d4,
      I2 => RXMNF_SET,
      I3 => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\,
      O => ID_MATCH_EN_FS_D1_reg
    );
ID_MATCH_EN_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ID_MATCH_EN_FS_D1,
      I1 => s_level_out_d4,
      O => ID_MATCH_EN_OL
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ID_MATCH_EN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ESR_F_CRCER_FS3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_ISR_ERROR_I_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_ESR_F_CRCER_FS3,
      O => \SINGLE_BIT.s_level_out_d4_reg_0\
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_F_CRCER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_F_FMER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ESR_F_FMER_FS3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_ISR_ERROR_I_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_ESR_F_FMER_FS3,
      O => \SINGLE_BIT.s_level_out_d4_reg_0\
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_F_FMER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_F_STER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_F_STER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_SR_LBACK_I0 : out STD_LOGIC;
    IC_REG_SR_SLEEP_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_LBACK : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_SR_LBACK_I_reg : in STD_LOGIC;
    IC_REG_SR_SLEEP_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_SR_LBACK_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_LBACK_I_reg,
      O => IC_REG_SR_LBACK_I0
    );
IC_REG_SR_SLEEP_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_SLEEP_I_reg,
      I2 => IC_REG_SR_LBACK_I_reg,
      O => IC_REG_SR_SLEEP_I0
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_LBACK,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_F1,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_TXE : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_TXE,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_PEE : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_PEE,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_RXOK : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_RXOK,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_SR_NORMAL_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_SLEEP : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_SR_NORMAL_I_reg : in STD_LOGIC;
    IC_REG_SR_NORMAL_I_reg_0 : in STD_LOGIC;
    IC_REG_SR_SLEEP_FS3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_MSR_SLEEP_I_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_SLEEP_FS3,
      O => \SINGLE_BIT.s_level_out_d4_reg_0\
    );
IC_REG_SR_NORMAL_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_NORMAL_I_reg,
      I2 => IC_REG_SR_NORMAL_I_reg_0,
      O => IC_REG_SR_NORMAL_I0
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_SLEEP,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    MSG_ON_CAN_BUS : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MSG_ON_CAN_BUS,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_STER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_STER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\ is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    TDCV_CNT_REG_WEN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    TDCV_CNT_REG_WEN_FS3 : in STD_LOGIC;
    \IC_REG_SR_TDCV_I_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\IC_REG_SR_TDCV_I[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => TDCV_CNT_REG_WEN_FS3,
      I1 => \IC_REG_SR_TDCV_I_reg[0]\,
      I2 => s_level_out_d4,
      O => E(0)
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TDCV_CNT_REG_WEN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_TSR_WEN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_TSR_WEN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_RSTST : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \IC_REG_SR_ESTAT_I_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_SR_ESTAT_I_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\IC_REG_SR_ESTAT_I[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => \IC_REG_SR_ESTAT_I_reg[1]\(0),
      I2 => \IC_REG_SR_ESTAT_I_reg[1]_0\,
      O => D(0)
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_RSTST,
      Q => s_level_out_d1_cdc_to,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\ : in STD_LOGIC;
    \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
begin
  D(1 downto 0) <= s_level_out_bus_d4(1 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0\(0),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\ is
  port (
    \SINGLE_BIT.s_level_out_d6_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_1\ : in STD_LOGIC;
    IC_SYNC_ISR_ARBLST : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d6_reg_0\ <= s_level_out_d6;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_ARBLST,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\ is
  port (
    \SINGLE_BIT.s_level_out_d6_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_1\ : in STD_LOGIC;
    IC_SYNC_ISR_TXOK : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d6_reg_0\ <= s_level_out_d6;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_TXOK,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "blockram";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 65536;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 11;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 11;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 2;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "blockram";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 65536;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "xpm_memory_sdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 11;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 11;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 2;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "blockram";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 32768;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "xpm_memory_sdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 10;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 10;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 2;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "blockram";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 32768;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "xpm_memory_sdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 10;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 10;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 2;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main is
  port (
    \SINGLE_BIT.s_level_out_d4_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_1\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_2\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_3\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_4\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_5\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_6\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_7\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_8\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_9\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_10\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_11\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_12\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_13\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_14\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_15\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_16\ : out STD_LOGIC;
    IC_IPSIG_WRITE_I_reg_0 : out STD_LOGIC;
    IC_REG_SR_SLEEP_FS3 : out STD_LOGIC;
    IC_REG_MSR_LBACK_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_ABR_I_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    IC_REG_MSR_BRSD_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_DAR_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_DPEE_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_BSOFF_FS3 : out STD_LOGIC;
    IC_SYNC_ECR_WEN_FS3 : out STD_LOGIC;
    IC_REG_ESR_CRCER_FS3 : out STD_LOGIC;
    IC_REG_ESR_FMER_FS3 : out STD_LOGIC;
    IC_REG_ESR_STER_FS3 : out STD_LOGIC;
    IC_REG_ESR_BERR_FS3 : out STD_LOGIC;
    IC_REG_ESR_ACKER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_CRCER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_FMER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_STER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_BERR_FS3 : out STD_LOGIC;
    p_14_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    IC_REG_SR_SNOOP_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_ARBLST_FS3 : out STD_LOGIC;
    IC_REG_ISR_TXOK_FS3 : out STD_LOGIC;
    RXOK_FS3 : out STD_LOGIC;
    IC_SYNC_TSR_WEN_FS3 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3_F1 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3_TXE : out STD_LOGIC;
    IC_REG_SR_BBSY_I : out STD_LOGIC;
    IC_REG_SR_ERRWRN_I : out STD_LOGIC;
    ip2bus_intrevent : out STD_LOGIC;
    IC_REG_SBR_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_SLEEP_reg_0 : out STD_LOGIC;
    IC_REG_SRR_SRST_I_reg_0 : out STD_LOGIC;
    IC_REG_SRR_CEN_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_SBR_I_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_ISR_ARBLST_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TXOK_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_PEE_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_BSFRD_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_RXOK_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_BSOFF_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_SLEEP_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_WKUP_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_RXWM_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TXTRS_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TXCRS_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_I_F1_reg_0 : out STD_LOGIC;
    IC_REG_ISR_RXWM_I_F1_reg_0 : out STD_LOGIC;
    IC_REG_ISR_RXMNF_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_I_TXE_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TXEWM_I_reg_0 : out STD_LOGIC;
    IC_REG_ESR_CRCER_I : out STD_LOGIC;
    IC_REG_ESR_FMER_I : out STD_LOGIC;
    IC_REG_ESR_STER_I : out STD_LOGIC;
    IC_REG_ESR_BERR_I : out STD_LOGIC;
    IC_REG_ESR_ACKER_I : out STD_LOGIC;
    IC_REG_ESR_F_CRCER_I : out STD_LOGIC;
    IC_REG_ESR_F_FMER_I : out STD_LOGIC;
    IC_REG_ESR_F_STER_I : out STD_LOGIC;
    IC_REG_ESR_F_BERR_I : out STD_LOGIC;
    IC_TIMESTAMP_RST_reg_0 : out STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_SLEEP_I_reg_0 : out STD_LOGIC;
    \IC_REG_BRPR_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    IC_REG_MSR_LBACK_I_reg_1 : out STD_LOGIC;
    IC_REG_MSR_SNOOP_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_BRSD_I_reg_1 : out STD_LOGIC;
    IC_REG_MSR_DAR_I_reg_1 : out STD_LOGIC;
    ACK_CR : out STD_LOGIC;
    \TRR_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \IC_REG_IECRS_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \TRR_i_reg[1]\ : out STD_LOGIC;
    \TRR_i_reg[2]\ : out STD_LOGIC;
    \TRR_i_reg[3]\ : out STD_LOGIC;
    \TRR_i_reg[4]\ : out STD_LOGIC;
    \TRR_i_reg[8]\ : out STD_LOGIC;
    \TRR_i_reg[9]\ : out STD_LOGIC;
    \TRR_i_reg[10]\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[15]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[14]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[13]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[12]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[11]_0\ : out STD_LOGIC;
    \IC_REG_TSR_I_reg[9]_0\ : out STD_LOGIC;
    \IC_REG_TSR_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[24]_0\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \IC_REG_F_BRPR_I_reg[20]_0\ : out STD_LOGIC;
    \IC_REG_F_BRPR_I_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \IC_REG_TSR_I_reg[11]_0\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[9]_0\ : out STD_LOGIC;
    \IC_REG_F_BRPR_I_reg[24]_0\ : out STD_LOGIC;
    \IC_REG_N_BTR_TS2_I_reg[0]_0\ : out STD_LOGIC;
    \IC_REG_N_BTR_TS2_I_reg[0]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \IC_REG_N_BTR_SJW_I_reg[1]_0\ : out STD_LOGIC;
    \IC_REG_N_BTR_SJW_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \TCR_i_reg[12]\ : out STD_LOGIC;
    \TCR_i_reg[13]\ : out STD_LOGIC;
    \TCR_i_reg[15]\ : out STD_LOGIC;
    \IC_REG_F_BRPR_I_reg[15]_1\ : out STD_LOGIC;
    \IC_REG_F_BTR_SJW_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \TCR_i_reg[31]\ : out STD_LOGIC;
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    MSG_DONE_FROM_BSP : out STD_LOGIC;
    \num_reg_reg[2]\ : out STD_LOGIC;
    \num_reg_reg[3]\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[5]_0\ : out STD_LOGIC;
    G_RST_SRST_CEN_I0 : out STD_LOGIC;
    IC_REG_ISR_ERROR_I10_out : out STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_17\ : out STD_LOGIC;
    \IC_REG_IFF_EN_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \IC_REG_ECR_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \IC_REG_F_BTR_TS1_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \IC_REG_F_BTR_TS2_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \IC_REG_N_BTR_TS1_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \IC_REG_SR_TDCV_I_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \SINGLE_BIT.s_level_out_d6_reg_1\ : in STD_LOGIC;
    IC_SYNC_SR_RSTST : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_SYNC_SR_PEE : in STD_LOGIC;
    IC_SYNC_SR_BSFR : in STD_LOGIC;
    IC_SYNC_SR_LBACK : in STD_LOGIC;
    IC_SYNC_SR_BIDLE : in STD_LOGIC;
    IC_SYNC_SR_ERRWRN : in STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : in STD_LOGIC;
    IC_SYNC_ESR_F_FMER : in STD_LOGIC;
    IC_SYNC_ESR_F_STER : in STD_LOGIC;
    IC_SYNC_ESR_F_BERR : in STD_LOGIC;
    TDCV_CNT_REG_WEN : in STD_LOGIC;
    IC_SYNC_TSR_WEN : in STD_LOGIC;
    IC_SYNC_ECR_WEN : in STD_LOGIC;
    IC_SYNC_ESR_CRCER : in STD_LOGIC;
    IC_SYNC_ESR_FMER : in STD_LOGIC;
    IC_SYNC_ESR_STER : in STD_LOGIC;
    IC_SYNC_ESR_BERR : in STD_LOGIC;
    IC_SYNC_ESR_ACKER : in STD_LOGIC;
    IC_SYNC_SR_SLEEP : in STD_LOGIC;
    IC_SYNC_ISR_ARBLST : in STD_LOGIC;
    IC_SYNC_ISR_TXOK : in STD_LOGIC;
    IC_SYNC_ISR_RXOK : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_TXE : in STD_LOGIC;
    IC_SYNC_ISR_BSOFF : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IC_REG_SRR_SRST_I_reg_1 : in STD_LOGIC;
    IC_REG_SRR_CEN_I_reg_1 : in STD_LOGIC;
    IC_REG_MSR_SLEEP_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_ARBLST_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_TXOK_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_PEE_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_BSFRD_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_RXOK_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_BSOFF_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_SLEEP_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_WKUP_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_RXWM_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_TXTRS_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_TXCRS_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_F1_reg_1 : in STD_LOGIC;
    IC_REG_ISR_RXWM_I_F1_reg_1 : in STD_LOGIC;
    IC_REG_ISR_RXMNF_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_TXE_reg_1 : in STD_LOGIC;
    IC_REG_ISR_TXEWM_I_reg_1 : in STD_LOGIC;
    IC_REG_ESR_CRCER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_FMER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_STER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_BERR_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_ACKER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_F_CRCER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_F_FMER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_F_STER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_F_BERR_I_reg_0 : in STD_LOGIC;
    IC_TIMESTAMP_RST_reg_1 : in STD_LOGIC;
    IC_REG_MSR_SBR_I_reg_1 : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    Bus2IP_CS : in STD_LOGIC;
    \IC_IPIC_COUNTER_I_reg[1]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[31]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[31]_0\ : in STD_LOGIC;
    \RD_DATA_RET[21]_i_5\ : in STD_LOGIC;
    \RD_DATA_RET[21]_i_5_0\ : in STD_LOGIC;
    IC_REG_TRR_I : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \RD_DATA_RET[9]_i_6\ : in STD_LOGIC;
    \RD_DATA_RET[9]_i_3\ : in STD_LOGIC;
    \RD_DATA_RET[11]_i_5\ : in STD_LOGIC;
    \RD_DATA_RET[9]_i_3_0\ : in STD_LOGIC;
    \RD_DATA_RET[24]_i_7\ : in STD_LOGIC;
    \RD_DATA_RET[24]_i_7_0\ : in STD_LOGIC;
    \RD_DATA_RET[10]_i_3\ : in STD_LOGIC;
    \RD_DATA_RET[10]_i_3_0\ : in STD_LOGIC;
    \RD_DATA_RET[0]_i_3\ : in STD_LOGIC;
    \RD_DATA_RET[0]_i_3_0\ : in STD_LOGIC;
    IC_REG_TCR_I : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E_INTR_reg_0 : in STD_LOGIC;
    MSG_ON_CAN_BUS_AXI : in STD_LOGIC;
    \exclude_winning_or_locked_req_reg[31]\ : in STD_LOGIC;
    CANCEL_BUFFER_OL2TL_D1 : in STD_LOGIC;
    \FSM_sequential_imm_cs[0]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_imm_cs[0]_i_2_0\ : in STD_LOGIC;
    \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_BRPR_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_sync_ecr_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_ECR_I_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \time_stamp_cnt_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IC_REG_TSR_I_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_F_BRPR_I_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_F_BTR_TS1_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_IETRS_I_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_IECRS_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_N_BTR_TS1_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main is
  signal ACKER_2S_CDC_TO_n_1 : STD_LOGIC;
  signal BSOFF_2S_CDC_TO_n_1 : STD_LOGIC;
  signal ECRWEN_2S_CDC_TO_n_1 : STD_LOGIC;
  signal E_INTR0 : STD_LOGIC;
  signal E_INTR_i_10_n_0 : STD_LOGIC;
  signal E_INTR_i_11_n_0 : STD_LOGIC;
  signal E_INTR_i_2_n_0 : STD_LOGIC;
  signal E_INTR_i_3_n_0 : STD_LOGIC;
  signal E_INTR_i_4_n_0 : STD_LOGIC;
  signal E_INTR_i_5_n_0 : STD_LOGIC;
  signal E_INTR_i_6_n_0 : STD_LOGIC;
  signal E_INTR_i_7_n_0 : STD_LOGIC;
  signal E_INTR_i_8_n_0 : STD_LOGIC;
  signal E_INTR_i_9_n_0 : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal F_BERR_2S_CDC_TO_n_1 : STD_LOGIC;
  signal F_CRCER_2S_CDC_TO_n_1 : STD_LOGIC;
  signal F_FMER_2S_CDC_TO_n_1 : STD_LOGIC;
  signal IC_INTR_CLR_FS : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_10_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_11_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_12_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_2_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_3_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_4_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_5_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_6_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_7_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_8_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_9_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_IC : STD_LOGIC;
  signal IC_IPIC_COUNTER_I : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \IC_IPIC_COUNTER_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \IC_IPIC_COUNTER_I[1]_i_1_n_0\ : STD_LOGIC;
  signal IC_IPSIG_WRITE_I0 : STD_LOGIC;
  signal IC_REG_AFR : STD_LOGIC_VECTOR ( 0 to 24 );
  signal \^ic_reg_brpr_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ic_reg_esr_acker_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_acker_i\ : STD_LOGIC;
  signal \^ic_reg_esr_berr_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_berr_i\ : STD_LOGIC;
  signal \^ic_reg_esr_crcer_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_crcer_i\ : STD_LOGIC;
  signal \^ic_reg_esr_fmer_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_fmer_i\ : STD_LOGIC;
  signal \^ic_reg_esr_f_berr_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_f_crcer_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_f_crcer_i\ : STD_LOGIC;
  signal \^ic_reg_esr_f_fmer_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_f_fmer_i\ : STD_LOGIC;
  signal \^ic_reg_esr_f_ster_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_f_ster_i\ : STD_LOGIC;
  signal \^ic_reg_esr_ster_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_ster_i\ : STD_LOGIC;
  signal \^ic_reg_f_brpr_i_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^ic_reg_f_btr_sjw_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ic_reg_iecrs_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ic_reg_isr_arblst_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_bsfrd_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_bsoff_fs3\ : STD_LOGIC;
  signal \^ic_reg_isr_bsoff_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_error_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_msglst_i_f1_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_msglst_i_txe_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_msglst_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_pee_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_rxmnf_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_rxok_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_rxwm_i_f1_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_rxwm_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_sleep_i_reg_0\ : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I2 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_3_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_4_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_6_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_7_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_8_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_9_n_0 : STD_LOGIC;
  signal \^ic_reg_isr_tscnt_oflw_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_txcrs_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_txewm_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_txok_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_txtrs_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_wkup_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_msr_abr_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ic_reg_msr_brsd_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_msr_dar_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_msr_lback_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_msr_sbr_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal IC_REG_MSR_SLEEP0 : STD_LOGIC;
  signal \^ic_reg_n_btr_sjw_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ic_reg_n_btr_ts2_i_reg[0]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal IC_REG_SBR_I0 : STD_LOGIC;
  signal \^ic_reg_srr_cen_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_srr_srst_i_reg_0\ : STD_LOGIC;
  signal IC_REG_SR_BBSY_I0 : STD_LOGIC;
  signal IC_REG_SR_BIDLE_I : STD_LOGIC;
  signal IC_REG_SR_BIDLE_I0 : STD_LOGIC;
  signal IC_REG_SR_ERRWRN_FS2 : STD_LOGIC;
  signal IC_REG_SR_ERRWRN_I0 : STD_LOGIC;
  signal IC_REG_SR_ESTAT_FS2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal IC_REG_SR_ESTAT_I : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal IC_REG_SR_LBACK_FS2 : STD_LOGIC;
  signal IC_REG_SR_LBACK_I : STD_LOGIC;
  signal IC_REG_SR_LBACK_I0 : STD_LOGIC;
  signal IC_REG_SR_NORMAL_I : STD_LOGIC;
  signal IC_REG_SR_NORMAL_I0 : STD_LOGIC;
  signal IC_REG_SR_RSTST_FS2 : STD_LOGIC;
  signal IC_REG_SR_RSTST_I : STD_LOGIC;
  signal \^ic_reg_sr_sleep_fs3\ : STD_LOGIC;
  signal IC_REG_SR_SLEEP_I : STD_LOGIC;
  signal IC_REG_SR_SLEEP_I0 : STD_LOGIC;
  signal IC_REG_SR_SNOOP_I0 : STD_LOGIC;
  signal IC_REG_SR_TDCV_I0 : STD_LOGIC;
  signal IC_REG_TSR_I_D : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^ic_reg_tsr_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^ic_sync_ecr_ack_i_reg_0\ : STD_LOGIC;
  signal \^ic_sync_ecr_wen_fs3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \RD_DATA_RET[21]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_12_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_13_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_12_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_11_n_0\ : STD_LOGIC;
  signal \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\ : STD_LOGIC;
  signal \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\ : STD_LOGIC;
  signal \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[31]\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_0\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_1\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_10\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_11\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_12\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_13\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_14\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_15\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_16\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_2\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_3\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_4\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_5\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_6\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_7\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_8\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_9\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d6_reg\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d6_reg_0\ : STD_LOGIC;
  signal TDCV_CNT_REG_WEN_FS2 : STD_LOGIC;
  signal TDCV_CNT_REG_WEN_FS3 : STD_LOGIC;
  signal ic_reg_sr_tdcv_cdc_tig : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ic_sync_ecr_cdc_tig : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^out\ : STD_LOGIC;
  signal \p_10_in__0\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC_VECTOR ( 22 downto 16 );
  signal \^p_14_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_9_in : STD_LOGIC;
  signal time_stamp_cnt_cdc_tig : STD_LOGIC_VECTOR ( 0 to 15 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IC_IPIC_COUNTER_I[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \IC_IPIC_COUNTER_I[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of IC_IPSIG_WRITE_I_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of IC_REG_MSR_SLEEP_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \RD_DATA_RET[30]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of RD_DATA_i_1 : label is "soft_lutpair6";
begin
  \IC_REG_BRPR_I_reg[0]_0\(7 downto 0) <= \^ic_reg_brpr_i_reg[0]_0\(7 downto 0);
  IC_REG_ESR_ACKER_FS3 <= \^ic_reg_esr_acker_fs3\;
  IC_REG_ESR_ACKER_I <= \^ic_reg_esr_acker_i\;
  IC_REG_ESR_BERR_FS3 <= \^ic_reg_esr_berr_fs3\;
  IC_REG_ESR_BERR_I <= \^ic_reg_esr_berr_i\;
  IC_REG_ESR_CRCER_FS3 <= \^ic_reg_esr_crcer_fs3\;
  IC_REG_ESR_CRCER_I <= \^ic_reg_esr_crcer_i\;
  IC_REG_ESR_FMER_FS3 <= \^ic_reg_esr_fmer_fs3\;
  IC_REG_ESR_FMER_I <= \^ic_reg_esr_fmer_i\;
  IC_REG_ESR_F_BERR_FS3 <= \^ic_reg_esr_f_berr_fs3\;
  IC_REG_ESR_F_CRCER_FS3 <= \^ic_reg_esr_f_crcer_fs3\;
  IC_REG_ESR_F_CRCER_I <= \^ic_reg_esr_f_crcer_i\;
  IC_REG_ESR_F_FMER_FS3 <= \^ic_reg_esr_f_fmer_fs3\;
  IC_REG_ESR_F_FMER_I <= \^ic_reg_esr_f_fmer_i\;
  IC_REG_ESR_F_STER_FS3 <= \^ic_reg_esr_f_ster_fs3\;
  IC_REG_ESR_F_STER_I <= \^ic_reg_esr_f_ster_i\;
  IC_REG_ESR_STER_FS3 <= \^ic_reg_esr_ster_fs3\;
  IC_REG_ESR_STER_I <= \^ic_reg_esr_ster_i\;
  \IC_REG_F_BRPR_I_reg[15]_0\(14 downto 0) <= \^ic_reg_f_brpr_i_reg[15]_0\(14 downto 0);
  \IC_REG_F_BTR_SJW_I_reg[0]_0\(3 downto 0) <= \^ic_reg_f_btr_sjw_i_reg[0]_0\(3 downto 0);
  \IC_REG_IECRS_I_reg[0]_0\(31 downto 0) <= \^ic_reg_iecrs_i_reg[0]_0\(31 downto 0);
  IC_REG_ISR_ARBLST_I_reg_0 <= \^ic_reg_isr_arblst_i_reg_0\;
  IC_REG_ISR_BSFRD_I_reg_0 <= \^ic_reg_isr_bsfrd_i_reg_0\;
  IC_REG_ISR_BSOFF_FS3 <= \^ic_reg_isr_bsoff_fs3\;
  IC_REG_ISR_BSOFF_I_reg_0 <= \^ic_reg_isr_bsoff_i_reg_0\;
  IC_REG_ISR_ERROR_I_reg_0 <= \^ic_reg_isr_error_i_reg_0\;
  IC_REG_ISR_MSGLST_I_F1_reg_0 <= \^ic_reg_isr_msglst_i_f1_reg_0\;
  IC_REG_ISR_MSGLST_I_TXE_reg_0 <= \^ic_reg_isr_msglst_i_txe_reg_0\;
  IC_REG_ISR_MSGLST_I_reg_0 <= \^ic_reg_isr_msglst_i_reg_0\;
  IC_REG_ISR_PEE_I_reg_0 <= \^ic_reg_isr_pee_i_reg_0\;
  IC_REG_ISR_RXMNF_I_reg_0 <= \^ic_reg_isr_rxmnf_i_reg_0\;
  IC_REG_ISR_RXOK_I_reg_0 <= \^ic_reg_isr_rxok_i_reg_0\;
  IC_REG_ISR_RXWM_I_F1_reg_0 <= \^ic_reg_isr_rxwm_i_f1_reg_0\;
  IC_REG_ISR_RXWM_I_reg_0 <= \^ic_reg_isr_rxwm_i_reg_0\;
  IC_REG_ISR_SLEEP_I_reg_0 <= \^ic_reg_isr_sleep_i_reg_0\;
  IC_REG_ISR_TSCNT_OFLW_I_reg_0 <= \^ic_reg_isr_tscnt_oflw_i_reg_0\;
  IC_REG_ISR_TXCRS_I_reg_0 <= \^ic_reg_isr_txcrs_i_reg_0\;
  IC_REG_ISR_TXEWM_I_reg_0 <= \^ic_reg_isr_txewm_i_reg_0\;
  IC_REG_ISR_TXOK_I_reg_0 <= \^ic_reg_isr_txok_i_reg_0\;
  IC_REG_ISR_TXTRS_I_reg_0 <= \^ic_reg_isr_txtrs_i_reg_0\;
  IC_REG_ISR_WKUP_I_reg_0 <= \^ic_reg_isr_wkup_i_reg_0\;
  IC_REG_MSR_ABR_I_reg_0(1 downto 0) <= \^ic_reg_msr_abr_i_reg_0\(1 downto 0);
  IC_REG_MSR_BRSD_I_reg_0 <= \^ic_reg_msr_brsd_i_reg_0\;
  IC_REG_MSR_DAR_I_reg_0 <= \^ic_reg_msr_dar_i_reg_0\;
  IC_REG_MSR_LBACK_I_reg_0 <= \^ic_reg_msr_lback_i_reg_0\;
  IC_REG_MSR_SBR_I_reg_0(0) <= \^ic_reg_msr_sbr_i_reg_0\(0);
  \IC_REG_N_BTR_SJW_I_reg[0]_0\(6 downto 0) <= \^ic_reg_n_btr_sjw_i_reg[0]_0\(6 downto 0);
  \IC_REG_N_BTR_TS2_I_reg[0]_1\(6 downto 0) <= \^ic_reg_n_btr_ts2_i_reg[0]_1\(6 downto 0);
  IC_REG_SRR_CEN_I_reg_0 <= \^ic_reg_srr_cen_i_reg_0\;
  IC_REG_SRR_SRST_I_reg_0 <= \^ic_reg_srr_srst_i_reg_0\;
  IC_REG_SR_SLEEP_FS3 <= \^ic_reg_sr_sleep_fs3\;
  \IC_REG_TSR_I_reg[0]_0\(12 downto 0) <= \^ic_reg_tsr_i_reg[0]_0\(12 downto 0);
  IC_SYNC_ECR_ACK_I_reg_0 <= \^ic_sync_ecr_ack_i_reg_0\;
  IC_SYNC_ECR_WEN_FS3 <= \^ic_sync_ecr_wen_fs3\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(21 downto 0) <= \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(21 downto 0);
  \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(10 downto 0) <= \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(10 downto 0);
  \SINGLE_BIT.s_level_out_d4_reg\ <= \^single_bit.s_level_out_d4_reg\;
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= \^single_bit.s_level_out_d4_reg_0\;
  \SINGLE_BIT.s_level_out_d4_reg_1\ <= \^single_bit.s_level_out_d4_reg_1\;
  \SINGLE_BIT.s_level_out_d4_reg_10\ <= \^single_bit.s_level_out_d4_reg_10\;
  \SINGLE_BIT.s_level_out_d4_reg_11\ <= \^single_bit.s_level_out_d4_reg_11\;
  \SINGLE_BIT.s_level_out_d4_reg_12\ <= \^single_bit.s_level_out_d4_reg_12\;
  \SINGLE_BIT.s_level_out_d4_reg_13\ <= \^single_bit.s_level_out_d4_reg_13\;
  \SINGLE_BIT.s_level_out_d4_reg_14\ <= \^single_bit.s_level_out_d4_reg_14\;
  \SINGLE_BIT.s_level_out_d4_reg_15\ <= \^single_bit.s_level_out_d4_reg_15\;
  \SINGLE_BIT.s_level_out_d4_reg_16\ <= \^single_bit.s_level_out_d4_reg_16\;
  \SINGLE_BIT.s_level_out_d4_reg_2\ <= \^single_bit.s_level_out_d4_reg_2\;
  \SINGLE_BIT.s_level_out_d4_reg_3\ <= \^single_bit.s_level_out_d4_reg_3\;
  \SINGLE_BIT.s_level_out_d4_reg_4\ <= \^single_bit.s_level_out_d4_reg_4\;
  \SINGLE_BIT.s_level_out_d4_reg_5\ <= \^single_bit.s_level_out_d4_reg_5\;
  \SINGLE_BIT.s_level_out_d4_reg_6\ <= \^single_bit.s_level_out_d4_reg_6\;
  \SINGLE_BIT.s_level_out_d4_reg_7\ <= \^single_bit.s_level_out_d4_reg_7\;
  \SINGLE_BIT.s_level_out_d4_reg_8\ <= \^single_bit.s_level_out_d4_reg_8\;
  \SINGLE_BIT.s_level_out_d4_reg_9\ <= \^single_bit.s_level_out_d4_reg_9\;
  \SINGLE_BIT.s_level_out_d6_reg\ <= \^single_bit.s_level_out_d6_reg\;
  \SINGLE_BIT.s_level_out_d6_reg_0\ <= \^single_bit.s_level_out_d6_reg_0\;
  \out\ <= \^out\;
  p_14_in(1 downto 0) <= \^p_14_in\(1 downto 0);
ACKER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\
     port map (
      IC_REG_ESR_ACKER_FS3 => \^ic_reg_esr_acker_fs3\,
      IC_REG_ESR_BERR_FS3 => \^ic_reg_esr_berr_fs3\,
      IC_REG_ISR_ERROR_I_i_2 => \^single_bit.s_level_out_d4_reg_9\,
      IC_REG_ISR_ERROR_I_i_2_0 => F_FMER_2S_CDC_TO_n_1,
      IC_REG_ISR_ERROR_I_i_2_1 => F_CRCER_2S_CDC_TO_n_1,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => ACKER_2S_CDC_TO_n_1,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_10\,
      s_axi_aclk => s_axi_aclk
    );
ARBLST_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\
     port map (
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \^single_bit.s_level_out_d6_reg\,
      \SINGLE_BIT.s_level_out_d6_reg_1\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
BERR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\
     port map (
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_9\,
      s_axi_aclk => s_axi_aclk
    );
BIDLE_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\
     port map (
      IC_REG_SR_BBSY_I0 => IC_REG_SR_BBSY_I0,
      IC_REG_SR_BIDLE_I0 => IC_REG_SR_BIDLE_I0,
      IC_SYNC_SR_BIDLE => IC_SYNC_SR_BIDLE,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => IC_REG_SR_RSTST_FS2,
      s_axi_aclk => s_axi_aclk
    );
BSFR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\
     port map (
      IC_SYNC_SR_BSFR => IC_SYNC_SR_BSFR,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_0\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
BSOFF_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\
     port map (
      D(0) => p_2_out(0),
      E_RST_I_reg => BSOFF_2S_CDC_TO_n_1,
      IC_REG_ISR_BSOFF_FS3 => \^ic_reg_isr_bsoff_fs3\,
      IC_REG_MSR_SBR_I_reg => IC_REG_MSR_SBR_I_reg_1,
      IC_REG_SR_ERRWRN_I0 => IC_REG_SR_ERRWRN_I0,
      IC_REG_SR_ERRWRN_I_reg => IC_REG_SR_ERRWRN_FS2,
      IC_REG_SR_ERRWRN_I_reg_0 => IC_REG_SR_RSTST_FS2,
      \IC_REG_SR_ESTAT_I_reg[0]\(0) => IC_REG_SR_ESTAT_FS2(0),
      IC_SYNC_ISR_BSOFF => IC_SYNC_ISR_BSOFF,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_16\,
      s_axi_aclk => s_axi_aclk
    );
CRCER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\
     port map (
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_6\,
      s_axi_aclk => s_axi_aclk
    );
ECRWEN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\
     port map (
      IC_SYNC_ECR_ACK_I_reg => ECRWEN_2S_CDC_TO_n_1,
      IC_SYNC_ECR_ACK_I_reg_0 => \^ic_sync_ecr_ack_i_reg_0\,
      IC_SYNC_ECR_ACK_I_reg_1 => \^ic_reg_srr_cen_i_reg_0\,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      IC_SYNC_ECR_WEN_FS3 => \^ic_sync_ecr_wen_fs3\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_5\,
      s_axi_aclk => s_axi_aclk
    );
ERRWRN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\
     port map (
      IC_SYNC_SR_ERRWRN => IC_SYNC_SR_ERRWRN,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => IC_REG_SR_ERRWRN_FS2,
      s_axi_aclk => s_axi_aclk
    );
ESTAT_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\
     port map (
      D(1 downto 0) => IC_REG_SR_ESTAT_FS2(1 downto 0),
      \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0\(0) => \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\(0),
      \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
E_INTR_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => E_INTR_i_2_n_0,
      I1 => E_INTR_i_3_n_0,
      I2 => E_INTR_i_4_n_0,
      I3 => E_INTR_i_5_n_0,
      O => E_INTR0
    );
E_INTR_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_isr_arblst_i_reg_0\,
      I1 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[31]\,
      I2 => \^ic_reg_isr_txewm_i_reg_0\,
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(10),
      O => E_INTR_i_10_n_0
    );
E_INTR_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_isr_rxwm_i_f1_reg_0\,
      I1 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(7),
      I2 => \^ic_reg_isr_msglst_i_f1_reg_0\,
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(6),
      O => E_INTR_i_11_n_0
    );
E_INTR_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF088808880888"
    )
        port map (
      I0 => p_18_in,
      I1 => \^ic_reg_isr_txok_i_reg_0\,
      I2 => IC_INTR_CLR_FS,
      I3 => E_INTR_reg_0,
      I4 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\,
      I5 => \^ic_reg_isr_rxok_i_reg_0\,
      O => E_INTR_i_2_n_0
    );
E_INTR_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0EEE0EEE0EEE"
    )
        port map (
      I0 => E_INTR_i_6_n_0,
      I1 => E_INTR_i_7_n_0,
      I2 => IC_INTR_CLR_FS,
      I3 => E_INTR_reg_0,
      I4 => p_17_in,
      I5 => \^ic_reg_isr_pee_i_reg_0\,
      O => E_INTR_i_3_n_0
    );
E_INTR_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF088808880888"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(1),
      I1 => \^ic_reg_isr_msglst_i_reg_0\,
      I2 => IC_INTR_CLR_FS,
      I3 => E_INTR_reg_0,
      I4 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(0),
      I5 => \^ic_reg_isr_tscnt_oflw_i_reg_0\,
      O => E_INTR_i_4_n_0
    );
E_INTR_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF088808880888"
    )
        port map (
      I0 => p_16_in,
      I1 => \^ic_reg_isr_bsfrd_i_reg_0\,
      I2 => IC_INTR_CLR_FS,
      I3 => E_INTR_reg_0,
      I4 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\,
      I5 => \^ic_reg_isr_error_i_reg_0\,
      O => E_INTR_i_5_n_0
    );
E_INTR_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => E_INTR_i_8_n_0,
      I1 => \^ic_reg_isr_sleep_i_reg_0\,
      I2 => p_9_in,
      I3 => \^ic_reg_isr_bsoff_i_reg_0\,
      I4 => \p_10_in__0\,
      I5 => E_INTR_i_9_n_0,
      O => E_INTR_i_6_n_0
    );
E_INTR_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(8),
      I1 => \^ic_reg_isr_rxmnf_i_reg_0\,
      I2 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(9),
      I3 => \^ic_reg_isr_msglst_i_txe_reg_0\,
      I4 => E_INTR_i_10_n_0,
      O => E_INTR_i_7_n_0
    );
E_INTR_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_isr_rxwm_i_reg_0\,
      I1 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(3),
      I2 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(2),
      I3 => \^ic_reg_isr_wkup_i_reg_0\,
      O => E_INTR_i_8_n_0
    );
E_INTR_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(4),
      I1 => \^ic_reg_isr_txtrs_i_reg_0\,
      I2 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(5),
      I3 => \^ic_reg_isr_txcrs_i_reg_0\,
      I4 => E_INTR_i_11_n_0,
      O => E_INTR_i_9_n_0
    );
E_INTR_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => E_INTR0,
      Q => ip2bus_intrevent,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
FMER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\
     port map (
      IC_REG_ESR_FMER_FS3 => \^ic_reg_esr_fmer_fs3\,
      IC_REG_ESR_STER_FS3 => \^ic_reg_esr_ster_fs3\,
      IC_REG_ISR_ERROR_I10_out => IC_REG_ISR_ERROR_I10_out,
      IC_REG_ISR_ERROR_I_reg => \^single_bit.s_level_out_d4_reg_8\,
      IC_REG_ISR_ERROR_I_reg_0 => F_BERR_2S_CDC_TO_n_1,
      IC_REG_ISR_ERROR_I_reg_1 => ACKER_2S_CDC_TO_n_1,
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_7\,
      s_axi_aclk => s_axi_aclk
    );
\FSM_sequential_imm_cs[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(20),
      I1 => IC_REG_AFR(0),
      I2 => \FSM_sequential_imm_cs[0]_i_2\(0),
      I3 => \FSM_sequential_imm_cs[0]_i_2\(1),
      I4 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(19),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(21),
      O => \FSM_sequential_imm_cs[0]_i_13_n_0\
    );
\FSM_sequential_imm_cs[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(1),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(3),
      I2 => \FSM_sequential_imm_cs[0]_i_2\(0),
      I3 => \FSM_sequential_imm_cs[0]_i_2\(1),
      I4 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(0),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(2),
      O => \FSM_sequential_imm_cs[0]_i_14_n_0\
    );
\FSM_sequential_imm_cs[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(5),
      I1 => IC_REG_AFR(24),
      I2 => \FSM_sequential_imm_cs[0]_i_2\(0),
      I3 => \FSM_sequential_imm_cs[0]_i_2\(1),
      I4 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(4),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(6),
      O => \FSM_sequential_imm_cs[0]_i_15_n_0\
    );
\FSM_sequential_imm_cs[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(11),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(13),
      I2 => \FSM_sequential_imm_cs[0]_i_2\(0),
      I3 => \FSM_sequential_imm_cs[0]_i_2\(1),
      I4 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(10),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(12),
      O => \FSM_sequential_imm_cs[0]_i_16_n_0\
    );
\FSM_sequential_imm_cs[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_AFR(10),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(14),
      I2 => \FSM_sequential_imm_cs[0]_i_2\(0),
      I3 => \FSM_sequential_imm_cs[0]_i_2\(1),
      I4 => IC_REG_AFR(11),
      I5 => IC_REG_AFR(9),
      O => \FSM_sequential_imm_cs[0]_i_17_n_0\
    );
\FSM_sequential_imm_cs[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000A0A0C0C00000"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(17),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(16),
      I2 => \FSM_sequential_imm_cs[0]_i_2_0\,
      I3 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(18),
      I4 => \FSM_sequential_imm_cs[0]_i_2\(0),
      I5 => \FSM_sequential_imm_cs[0]_i_2\(1),
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[5]_0\
    );
\FSM_sequential_imm_cs[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CC00AA00CC00AA"
    )
        port map (
      I0 => \FSM_sequential_imm_cs_reg[0]_i_11_n_0\,
      I1 => \FSM_sequential_imm_cs_reg[0]_i_12_n_0\,
      I2 => \FSM_sequential_imm_cs[0]_i_13_n_0\,
      I3 => \FSM_sequential_imm_cs[0]_i_2\(3),
      I4 => \FSM_sequential_imm_cs[0]_i_2\(4),
      I5 => \FSM_sequential_imm_cs[0]_i_2\(2),
      O => \num_reg_reg[3]\
    );
\FSM_sequential_imm_cs[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(8),
      I1 => IC_REG_AFR(20),
      I2 => \FSM_sequential_imm_cs[0]_i_2\(0),
      I3 => \FSM_sequential_imm_cs[0]_i_2\(1),
      I4 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(7),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(9),
      O => \FSM_sequential_imm_cs[0]_i_8_n_0\
    );
\FSM_sequential_imm_cs[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_AFR(18),
      I1 => IC_REG_AFR(16),
      I2 => \FSM_sequential_imm_cs[0]_i_2\(0),
      I3 => \FSM_sequential_imm_cs[0]_i_2\(1),
      I4 => IC_REG_AFR(19),
      I5 => IC_REG_AFR(17),
      O => \FSM_sequential_imm_cs[0]_i_9_n_0\
    );
\FSM_sequential_imm_cs_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_imm_cs[0]_i_14_n_0\,
      I1 => \FSM_sequential_imm_cs[0]_i_15_n_0\,
      O => \FSM_sequential_imm_cs_reg[0]_i_11_n_0\,
      S => \FSM_sequential_imm_cs[0]_i_2\(2)
    );
\FSM_sequential_imm_cs_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_imm_cs[0]_i_16_n_0\,
      I1 => \FSM_sequential_imm_cs[0]_i_17_n_0\,
      O => \FSM_sequential_imm_cs_reg[0]_i_12_n_0\,
      S => \FSM_sequential_imm_cs[0]_i_2\(2)
    );
\FSM_sequential_imm_cs_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_imm_cs[0]_i_8_n_0\,
      I1 => \FSM_sequential_imm_cs[0]_i_9_n_0\,
      O => \num_reg_reg[2]\,
      S => \FSM_sequential_imm_cs[0]_i_2\(2)
    );
F_BERR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\
     port map (
      IC_REG_ESR_CRCER_FS3 => \^ic_reg_esr_crcer_fs3\,
      IC_REG_ESR_F_BERR_FS3 => \^ic_reg_esr_f_berr_fs3\,
      IC_REG_ESR_F_STER_FS3 => \^ic_reg_esr_f_ster_fs3\,
      IC_REG_ISR_ERROR_I_i_2 => \^single_bit.s_level_out_d4_reg_2\,
      IC_REG_ISR_ERROR_I_i_2_0 => \^single_bit.s_level_out_d4_reg_6\,
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => F_BERR_2S_CDC_TO_n_1,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_3\,
      s_axi_aclk => s_axi_aclk
    );
F_CRCER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\
     port map (
      IC_REG_ESR_F_CRCER_FS3 => \^ic_reg_esr_f_crcer_fs3\,
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => F_CRCER_2S_CDC_TO_n_1,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^out\,
      s_axi_aclk => s_axi_aclk
    );
F_FMER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\
     port map (
      IC_REG_ESR_F_FMER_FS3 => \^ic_reg_esr_f_fmer_fs3\,
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => F_FMER_2S_CDC_TO_n_1,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
F_STER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\
     port map (
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_2\,
      s_axi_aclk => s_axi_aclk
    );
G_RST_SRST_CEN_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ic_reg_srr_srst_i_reg_0\,
      I1 => \^ic_reg_srr_cen_i_reg_0\,
      O => G_RST_SRST_CEN_I0
    );
ICRSTST_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\
     port map (
      D(0) => p_2_out(1),
      \IC_REG_SR_ESTAT_I_reg[1]\(0) => IC_REG_SR_ESTAT_FS2(1),
      \IC_REG_SR_ESTAT_I_reg[1]_0\ => \^single_bit.s_level_out_d4_reg_16\,
      IC_SYNC_SR_RSTST => IC_SYNC_SR_RSTST,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => IC_REG_SR_RSTST_FS2,
      s_axi_aclk => s_axi_aclk
    );
IC_INTR_CLR_FS_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => IC_INTR_CLR_FS_i_2_n_0,
      I1 => IC_INTR_CLR_FS_i_3_n_0,
      I2 => s_axi_wdata(15),
      I3 => \^ic_reg_isr_msglst_i_f1_reg_0\,
      I4 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(6),
      O => IC_INTR_CLR_IC
    );
IC_INTR_CLR_FS_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => p_9_in,
      I1 => \^ic_reg_isr_sleep_i_reg_0\,
      I2 => s_axi_wdata(10),
      I3 => \p_10_in__0\,
      I4 => \^ic_reg_isr_bsoff_i_reg_0\,
      I5 => s_axi_wdata(9),
      O => IC_INTR_CLR_FS_i_10_n_0
    );
IC_INTR_CLR_FS_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(1),
      I1 => \^ic_reg_isr_msglst_i_reg_0\,
      I2 => s_axi_wdata(6),
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(0),
      I4 => \^ic_reg_isr_tscnt_oflw_i_reg_0\,
      I5 => s_axi_wdata(5),
      O => IC_INTR_CLR_FS_i_11_n_0
    );
IC_INTR_CLR_FS_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\,
      I1 => \^ic_reg_isr_rxok_i_reg_0\,
      I2 => s_axi_wdata(4),
      I3 => p_16_in,
      I4 => \^ic_reg_isr_bsfrd_i_reg_0\,
      I5 => s_axi_wdata(3),
      O => IC_INTR_CLR_FS_i_12_n_0
    );
IC_INTR_CLR_FS_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => IC_INTR_CLR_FS_i_4_n_0,
      I1 => IC_INTR_CLR_FS_i_5_n_0,
      I2 => IC_INTR_CLR_FS_i_6_n_0,
      I3 => IC_INTR_CLR_FS_i_7_n_0,
      I4 => IC_INTR_CLR_FS_i_8_n_0,
      I5 => IC_INTR_CLR_FS_i_9_n_0,
      O => IC_INTR_CLR_FS_i_2_n_0
    );
IC_INTR_CLR_FS_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => IC_INTR_CLR_FS_i_10_n_0,
      I1 => IC_INTR_CLR_FS_i_11_n_0,
      I2 => IC_INTR_CLR_FS_i_12_n_0,
      I3 => s_axi_wdata(8),
      I4 => \^ic_reg_isr_error_i_reg_0\,
      I5 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\,
      O => IC_INTR_CLR_FS_i_3_n_0
    );
IC_INTR_CLR_FS_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \^ic_reg_isr_msglst_i_txe_reg_0\,
      I2 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(9),
      O => IC_INTR_CLR_FS_i_4_n_0
    );
IC_INTR_CLR_FS_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(8),
      I1 => \^ic_reg_isr_rxmnf_i_reg_0\,
      I2 => s_axi_wdata(17),
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(7),
      I4 => \^ic_reg_isr_rxwm_i_f1_reg_0\,
      I5 => s_axi_wdata(16),
      O => IC_INTR_CLR_FS_i_5_n_0
    );
IC_INTR_CLR_FS_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(5),
      I1 => \^ic_reg_isr_txcrs_i_reg_0\,
      I2 => s_axi_wdata(14),
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(4),
      I4 => \^ic_reg_isr_txtrs_i_reg_0\,
      I5 => s_axi_wdata(13),
      O => IC_INTR_CLR_FS_i_6_n_0
    );
IC_INTR_CLR_FS_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(3),
      I1 => \^ic_reg_isr_rxwm_i_reg_0\,
      I2 => s_axi_wdata(12),
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(2),
      I4 => \^ic_reg_isr_wkup_i_reg_0\,
      I5 => s_axi_wdata(11),
      O => IC_INTR_CLR_FS_i_7_n_0
    );
IC_INTR_CLR_FS_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => p_17_in,
      I1 => \^ic_reg_isr_pee_i_reg_0\,
      I2 => s_axi_wdata(2),
      I3 => p_18_in,
      I4 => \^ic_reg_isr_txok_i_reg_0\,
      I5 => s_axi_wdata(1),
      O => IC_INTR_CLR_FS_i_8_n_0
    );
IC_INTR_CLR_FS_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[31]\,
      I1 => \^ic_reg_isr_arblst_i_reg_0\,
      I2 => s_axi_wdata(0),
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(10),
      I4 => \^ic_reg_isr_txewm_i_reg_0\,
      I5 => s_axi_wdata(31),
      O => IC_INTR_CLR_FS_i_9_n_0
    );
IC_INTR_CLR_FS_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_INTR_CLR_IC,
      Q => IC_INTR_CLR_FS,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_IPIC_COUNTER_I[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => IC_IPIC_COUNTER_I(0),
      I1 => \IC_IPIC_COUNTER_I_reg[1]_0\,
      I2 => \SINGLE_BIT.s_level_out_d6_reg_1\,
      I3 => Bus2IP_CS,
      O => \IC_IPIC_COUNTER_I[0]_i_1_n_0\
    );
\IC_IPIC_COUNTER_I[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00060000"
    )
        port map (
      I0 => IC_IPIC_COUNTER_I(1),
      I1 => IC_IPIC_COUNTER_I(0),
      I2 => \IC_IPIC_COUNTER_I_reg[1]_0\,
      I3 => \SINGLE_BIT.s_level_out_d6_reg_1\,
      I4 => Bus2IP_CS,
      O => \IC_IPIC_COUNTER_I[1]_i_1_n_0\
    );
\IC_IPIC_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IC_IPIC_COUNTER_I[0]_i_1_n_0\,
      Q => IC_IPIC_COUNTER_I(0),
      R => '0'
    );
\IC_IPIC_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IC_IPIC_COUNTER_I[1]_i_1_n_0\,
      Q => IC_IPIC_COUNTER_I(1),
      R => '0'
    );
IC_IPSIG_WRITE_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Bus2IP_RNW,
      I1 => IC_IPIC_COUNTER_I(0),
      I2 => Bus2IP_CS,
      I3 => IC_IPIC_COUNTER_I(1),
      I4 => \IC_IPIC_COUNTER_I_reg[1]_0\,
      O => IC_IPSIG_WRITE_I0
    );
IC_IPSIG_WRITE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_IPSIG_WRITE_I0,
      Q => IC_IPSIG_WRITE_I_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(7),
      Q => \^ic_reg_brpr_i_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(6),
      Q => \^ic_reg_brpr_i_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(5),
      Q => \^ic_reg_brpr_i_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_brpr_i_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => \^ic_reg_brpr_i_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => \^ic_reg_brpr_i_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_brpr_i_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_brpr_i_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_ECR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(0),
      Q => \IC_REG_ECR_I_reg[0]_0\(15),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(10),
      Q => \IC_REG_ECR_I_reg[0]_0\(5),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(11),
      Q => \IC_REG_ECR_I_reg[0]_0\(4),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(12),
      Q => \IC_REG_ECR_I_reg[0]_0\(3),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(13),
      Q => \IC_REG_ECR_I_reg[0]_0\(2),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(14),
      Q => \IC_REG_ECR_I_reg[0]_0\(1),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(15),
      Q => \IC_REG_ECR_I_reg[0]_0\(0),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(1),
      Q => \IC_REG_ECR_I_reg[0]_0\(14),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(2),
      Q => \IC_REG_ECR_I_reg[0]_0\(13),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(3),
      Q => \IC_REG_ECR_I_reg[0]_0\(12),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(4),
      Q => \IC_REG_ECR_I_reg[0]_0\(11),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(5),
      Q => \IC_REG_ECR_I_reg[0]_0\(10),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(6),
      Q => \IC_REG_ECR_I_reg[0]_0\(9),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(7),
      Q => \IC_REG_ECR_I_reg[0]_0\(8),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(8),
      Q => \IC_REG_ECR_I_reg[0]_0\(7),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(9),
      Q => \IC_REG_ECR_I_reg[0]_0\(6),
      R => SR(0)
    );
IC_REG_ESR_ACKER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_10\,
      Q => \^ic_reg_esr_acker_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_ACKER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_ACKER_I_reg_0,
      Q => \^ic_reg_esr_acker_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_BERR_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_9\,
      Q => \^ic_reg_esr_berr_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_BERR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_BERR_I_reg_0,
      Q => \^ic_reg_esr_berr_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_CRCER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_6\,
      Q => \^ic_reg_esr_crcer_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_CRCER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_CRCER_I_reg_0,
      Q => \^ic_reg_esr_crcer_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_FMER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_7\,
      Q => \^ic_reg_esr_fmer_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_FMER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_FMER_I_reg_0,
      Q => \^ic_reg_esr_fmer_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_BERR_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_3\,
      Q => \^ic_reg_esr_f_berr_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_BERR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_F_BERR_I_reg_0,
      Q => IC_REG_ESR_F_BERR_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_CRCER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^out\,
      Q => \^ic_reg_esr_f_crcer_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_CRCER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_F_CRCER_I_reg_0,
      Q => \^ic_reg_esr_f_crcer_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_FMER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_1\,
      Q => \^ic_reg_esr_f_fmer_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_FMER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_F_FMER_I_reg_0,
      Q => \^ic_reg_esr_f_fmer_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_STER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_2\,
      Q => \^ic_reg_esr_f_ster_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_STER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_F_STER_I_reg_0,
      Q => \^ic_reg_esr_f_ster_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_STER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_8\,
      Q => \^ic_reg_esr_ster_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_STER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_STER_I_reg_0,
      Q => \^ic_reg_esr_ster_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(16),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(13),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(12),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(11),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(10),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(9),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(8),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(7),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(6),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(5),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(3),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(2),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_2\(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_f_brpr_i_reg[15]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_SJW_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(19),
      Q => \^ic_reg_f_btr_sjw_i_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_SJW_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(18),
      Q => \^ic_reg_f_btr_sjw_i_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_SJW_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(17),
      Q => \^ic_reg_f_btr_sjw_i_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_SJW_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(16),
      Q => \^ic_reg_f_btr_sjw_i_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS2_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(11),
      Q => \IC_REG_F_BTR_TS2_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS2_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(10),
      Q => \IC_REG_F_BTR_TS2_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS2_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(9),
      Q => \IC_REG_F_BTR_TS2_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS2_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(8),
      Q => \IC_REG_F_BTR_TS2_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(31),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(31),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(21),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(21),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(20),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(20),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(19),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(19),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(18),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(18),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(17),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(17),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(16),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(16),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(15),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(14),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(13),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(12),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(30),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(30),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(11),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(10),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(9),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(8),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(7),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(6),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(5),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(29),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(29),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(28),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(28),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(27),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(27),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(26),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(26),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(25),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(25),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(24),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(24),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(23),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(23),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(22),
      Q => \^ic_reg_iecrs_i_reg[0]_0\(22),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(31),
      Q => \^q\(31),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(21),
      Q => \^q\(21),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(20),
      Q => \^q\(20),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(19),
      Q => \^q\(19),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(18),
      Q => \^q\(18),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(17),
      Q => \^q\(17),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(16),
      Q => \^q\(16),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(15),
      Q => \^q\(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(14),
      Q => \^q\(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(13),
      Q => \^q\(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(12),
      Q => \^q\(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(30),
      Q => \^q\(30),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(29),
      Q => \^q\(29),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(28),
      Q => \^q\(28),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(27),
      Q => \^q\(27),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(26),
      Q => \^q\(26),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(25),
      Q => \^q\(25),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(24),
      Q => \^q\(24),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(23),
      Q => \^q\(23),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_0\(0),
      D => s_axi_wdata(22),
      Q => \^q\(22),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(15),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(14),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(13),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(12),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(11),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(10),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(9),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(8),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_ARBLST_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d6_reg\,
      Q => IC_REG_ISR_ARBLST_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_ARBLST_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_ARBLST_I_reg_1,
      Q => \^ic_reg_isr_arblst_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_BSFRD_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_BSFRD_I_reg_1,
      Q => \^ic_reg_isr_bsfrd_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_BSOFF_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_16\,
      Q => \^ic_reg_isr_bsoff_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_BSOFF_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_BSOFF_I_reg_1,
      Q => \^ic_reg_isr_bsoff_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_ERROR_I_reg_1,
      Q => \^ic_reg_isr_error_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_FS3_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_14\,
      Q => IC_REG_ISR_MSGLST_FS3_F1,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_FS3_TXE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_15\,
      Q => IC_REG_ISR_MSGLST_FS3_TXE,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_13\,
      Q => IC_REG_ISR_MSGLST_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_I_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_MSGLST_I_F1_reg_1,
      Q => \^ic_reg_isr_msglst_i_f1_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_I_TXE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_MSGLST_I_TXE_reg_1,
      Q => \^ic_reg_isr_msglst_i_txe_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_MSGLST_I_reg_1,
      Q => \^ic_reg_isr_msglst_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_PEE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_PEE_I_reg_1,
      Q => \^ic_reg_isr_pee_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXMNF_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_RXMNF_I_reg_1,
      Q => \^ic_reg_isr_rxmnf_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXOK_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_12\,
      Q => RXOK_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXOK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_RXOK_I_reg_1,
      Q => \^ic_reg_isr_rxok_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXWM_I_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_RXWM_I_F1_reg_1,
      Q => \^ic_reg_isr_rxwm_i_f1_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXWM_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_RXWM_I_reg_1,
      Q => \^ic_reg_isr_rxwm_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_SLEEP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_SLEEP_I_reg_1,
      Q => \^ic_reg_isr_sleep_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TSCNT_OFLW_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => IC_REG_ISR_TSCNT_OFLW_I_i_3_n_0,
      I1 => IC_REG_ISR_TSCNT_OFLW_I_i_4_n_0,
      I2 => p_11_in(16),
      I3 => \^ic_reg_tsr_i_reg[0]_0\(0),
      I4 => \^ic_reg_tsr_i_reg[0]_0\(1),
      I5 => IC_REG_ISR_TSCNT_OFLW_I2,
      O => IC_REG_ISR_TSCNT_OFLW_I0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^ic_reg_tsr_i_reg[0]_0\(8),
      I1 => \^ic_reg_tsr_i_reg[0]_0\(9),
      I2 => \^ic_reg_tsr_i_reg[0]_0\(10),
      I3 => \^ic_reg_tsr_i_reg[0]_0\(11),
      I4 => \^ic_reg_tsr_i_reg[0]_0\(12),
      I5 => \^ic_reg_srr_cen_i_reg_0\,
      O => IC_REG_ISR_TSCNT_OFLW_I_i_3_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^ic_reg_tsr_i_reg[0]_0\(2),
      I1 => p_11_in(20),
      I2 => \^ic_reg_tsr_i_reg[0]_0\(3),
      I3 => p_11_in(22),
      I4 => IC_REG_ISR_TSCNT_OFLW_I_i_6_n_0,
      O => IC_REG_ISR_TSCNT_OFLW_I_i_4_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => IC_REG_ISR_TSCNT_OFLW_I_i_7_n_0,
      I1 => IC_REG_TSR_I_D(14),
      I2 => IC_REG_TSR_I_D(15),
      I3 => IC_REG_TSR_I_D(12),
      I4 => IC_REG_TSR_I_D(13),
      I5 => IC_REG_ISR_TSCNT_OFLW_I_i_8_n_0,
      O => IC_REG_ISR_TSCNT_OFLW_I2
    );
IC_REG_ISR_TSCNT_OFLW_I_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ic_reg_tsr_i_reg[0]_0\(7),
      I1 => \^ic_reg_tsr_i_reg[0]_0\(6),
      I2 => \^ic_reg_tsr_i_reg[0]_0\(5),
      I3 => \^ic_reg_tsr_i_reg[0]_0\(4),
      O => IC_REG_ISR_TSCNT_OFLW_I_i_6_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => IC_REG_TSR_I_D(8),
      I1 => IC_REG_TSR_I_D(9),
      I2 => IC_REG_TSR_I_D(10),
      I3 => IC_REG_TSR_I_D(11),
      O => IC_REG_ISR_TSCNT_OFLW_I_i_7_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => IC_REG_TSR_I_D(3),
      I1 => IC_REG_TSR_I_D(2),
      I2 => IC_REG_TSR_I_D(1),
      I3 => IC_REG_TSR_I_D(0),
      I4 => IC_REG_ISR_TSCNT_OFLW_I_i_9_n_0,
      O => IC_REG_ISR_TSCNT_OFLW_I_i_8_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => IC_REG_TSR_I_D(4),
      I1 => IC_REG_TSR_I_D(5),
      I2 => IC_REG_TSR_I_D(6),
      I3 => IC_REG_TSR_I_D(7),
      O => IC_REG_ISR_TSCNT_OFLW_I_i_9_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TSCNT_OFLW_I_reg_1,
      Q => \^ic_reg_isr_tscnt_oflw_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXCRS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TXCRS_I_reg_1,
      Q => \^ic_reg_isr_txcrs_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXEWM_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TXEWM_I_reg_1,
      Q => \^ic_reg_isr_txewm_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXOK_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d6_reg_0\,
      Q => IC_REG_ISR_TXOK_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXOK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TXOK_I_reg_1,
      Q => \^ic_reg_isr_txok_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXTRS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TXTRS_I_reg_1,
      Q => \^ic_reg_isr_txtrs_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_WKUP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_WKUP_I_reg_1,
      Q => \^ic_reg_isr_wkup_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_ABR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => \^ic_reg_msr_abr_i_reg_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_BRSD_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => \^ic_reg_msr_brsd_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_DAR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_msr_dar_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_DPEE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => IC_REG_MSR_DPEE_I_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_LBACK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_msr_lback_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_SBR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSOFF_2S_CDC_TO_n_1,
      Q => \^ic_reg_msr_sbr_i_reg_0\(0),
      R => '0'
    );
IC_REG_MSR_SLEEP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_MSR_SLEEP_I_reg_1,
      Q => \^ic_reg_msr_abr_i_reg_0\(0),
      R => '0'
    );
IC_REG_MSR_SLEEP_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ic_reg_msr_abr_i_reg_0\(0),
      I1 => \^ic_reg_msr_lback_i_reg_0\,
      O => IC_REG_MSR_SLEEP0
    );
IC_REG_MSR_SLEEP_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_MSR_SLEEP0,
      Q => IC_REG_MSR_SLEEP_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_SNOOP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => p_3_in(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(22),
      Q => \^ic_reg_n_btr_sjw_i_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(21),
      Q => \^ic_reg_n_btr_sjw_i_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(20),
      Q => \^ic_reg_n_btr_sjw_i_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(19),
      Q => \^ic_reg_n_btr_sjw_i_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(18),
      Q => \^ic_reg_n_btr_sjw_i_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(17),
      Q => \^ic_reg_n_btr_sjw_i_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(16),
      Q => \^ic_reg_n_btr_sjw_i_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(7),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(6),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(5),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(14),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_1\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(13),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_1\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(12),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_1\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(11),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_1\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(10),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_1\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(9),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_1\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(8),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_1\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SBR_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ic_reg_msr_abr_i_reg_0\(1),
      I1 => \^ic_reg_msr_sbr_i_reg_0\(0),
      O => IC_REG_SBR_I0
    );
IC_REG_SBR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SBR_I0,
      Q => IC_REG_SBR_I_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SRR_CEN_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SRR_CEN_I_reg_1,
      Q => \^ic_reg_srr_cen_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SRR_SRST_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SRR_SRST_I_reg_1,
      Q => \^ic_reg_srr_srst_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_BBSY_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_BBSY_I0,
      Q => IC_REG_SR_BBSY_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_BIDLE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_BIDLE_I0,
      Q => IC_REG_SR_BIDLE_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_BSFR_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_0\,
      Q => \^p_14_in\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_ERRWRN_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_ERRWRN_I0,
      Q => IC_REG_SR_ERRWRN_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_ESTAT_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_2_out(0),
      Q => IC_REG_SR_ESTAT_I(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_ESTAT_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_2_out(1),
      Q => IC_REG_SR_ESTAT_I(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_LBACK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_LBACK_I0,
      Q => IC_REG_SR_LBACK_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_NORMAL_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_NORMAL_I0,
      Q => IC_REG_SR_NORMAL_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_PEE_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg\,
      Q => \^p_14_in\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_RSTST_I_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_RSTST_FS2,
      Q => IC_REG_SR_RSTST_I,
      S => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_SLEEP_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_11\,
      Q => \^ic_reg_sr_sleep_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_SLEEP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_SLEEP_I0,
      Q => IC_REG_SR_SLEEP_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_SNOOP_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ic_reg_msr_lback_i_reg_0\,
      I1 => p_3_in(2),
      I2 => \^ic_reg_msr_abr_i_reg_0\(0),
      O => IC_REG_SR_SNOOP_I0
    );
IC_REG_SR_SNOOP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_SNOOP_I0,
      Q => IC_REG_SR_SNOOP_I_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(0),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(1),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(2),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(3),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(4),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(5),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(6),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(12),
      Q => IC_REG_TSR_I_D(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(3),
      Q => IC_REG_TSR_I_D(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_11_in(20),
      Q => IC_REG_TSR_I_D(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(2),
      Q => IC_REG_TSR_I_D(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(1),
      Q => IC_REG_TSR_I_D(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(0),
      Q => IC_REG_TSR_I_D(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_11_in(16),
      Q => IC_REG_TSR_I_D(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(11),
      Q => IC_REG_TSR_I_D(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(10),
      Q => IC_REG_TSR_I_D(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(9),
      Q => IC_REG_TSR_I_D(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(8),
      Q => IC_REG_TSR_I_D(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(7),
      Q => IC_REG_TSR_I_D(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(6),
      Q => IC_REG_TSR_I_D(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(5),
      Q => IC_REG_TSR_I_D(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(4),
      Q => IC_REG_TSR_I_D(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_11_in(22),
      Q => IC_REG_TSR_I_D(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(0),
      Q => \^ic_reg_tsr_i_reg[0]_0\(12),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(10),
      Q => \^ic_reg_tsr_i_reg[0]_0\(3),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(11),
      Q => p_11_in(20),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(12),
      Q => \^ic_reg_tsr_i_reg[0]_0\(2),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(13),
      Q => \^ic_reg_tsr_i_reg[0]_0\(1),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(14),
      Q => \^ic_reg_tsr_i_reg[0]_0\(0),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(15),
      Q => p_11_in(16),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(1),
      Q => \^ic_reg_tsr_i_reg[0]_0\(11),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(2),
      Q => \^ic_reg_tsr_i_reg[0]_0\(10),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(3),
      Q => \^ic_reg_tsr_i_reg[0]_0\(9),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(4),
      Q => \^ic_reg_tsr_i_reg[0]_0\(8),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(5),
      Q => \^ic_reg_tsr_i_reg[0]_0\(7),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(6),
      Q => \^ic_reg_tsr_i_reg[0]_0\(6),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(7),
      Q => \^ic_reg_tsr_i_reg[0]_0\(5),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(8),
      Q => \^ic_reg_tsr_i_reg[0]_0\(4),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(9),
      Q => p_11_in(22),
      R => SR(0)
    );
IC_SYNC_ECR_ACK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ECRWEN_2S_CDC_TO_n_1,
      Q => \^ic_sync_ecr_ack_i_reg_0\,
      R => '0'
    );
IC_SYNC_ECR_WEN_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_5\,
      Q => \^ic_sync_ecr_wen_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_SYNC_TSR_WEN_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_4\,
      Q => IC_SYNC_TSR_WEN_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_TIMESTAMP_RST_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_TIMESTAMP_RST_reg_1,
      Q => IC_TIMESTAMP_RST_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
LBACK_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\
     port map (
      IC_REG_SR_LBACK_I0 => IC_REG_SR_LBACK_I0,
      IC_REG_SR_LBACK_I_reg => IC_REG_SR_RSTST_FS2,
      IC_REG_SR_SLEEP_I0 => IC_REG_SR_SLEEP_I0,
      IC_REG_SR_SLEEP_I_reg => \^single_bit.s_level_out_d4_reg_11\,
      IC_SYNC_SR_LBACK => IC_SYNC_SR_LBACK,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => IC_REG_SR_LBACK_FS2,
      s_axi_aclk => s_axi_aclk
    );
MSGLST_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\
     port map (
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_13\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
MSGLST_F1_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\
     port map (
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_14\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
MSGLST_TXE_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\
     port map (
      IC_SYNC_ISR_MSGLST_TXE => IC_SYNC_ISR_MSGLST_TXE,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_15\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
PEE_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\
     port map (
      IC_SYNC_SR_PEE => IC_SYNC_SR_PEE,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
\RD_DATA_RET[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_TCR_I(3),
      I1 => IC_REG_AFR(0),
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^q\(31),
      I5 => \^ic_reg_iecrs_i_reg[0]_0\(31),
      O => \TCR_i_reg[31]\
    );
\RD_DATA_RET[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^ic_reg_n_btr_sjw_i_reg[0]_0\(5),
      I1 => IC_REG_AFR(10),
      I2 => \RD_DATA_RET[10]_i_3\,
      I3 => \RD_DATA_RET[10]_i_3_0\,
      O => \IC_REG_N_BTR_SJW_I_reg[1]_0\
    );
\RD_DATA_RET[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_iecrs_i_reg[0]_0\(20),
      I1 => \RD_DATA_RET[9]_i_3\,
      I2 => \^q\(20),
      I3 => \RD_DATA_RET[9]_i_6\,
      O => \IC_REG_IECRS_I_reg[11]_0\
    );
\RD_DATA_RET[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_11_in(20),
      I1 => \RD_DATA_RET[11]_i_5\,
      I2 => IC_REG_AFR(11),
      I3 => \RD_DATA_RET[9]_i_3_0\,
      O => \IC_REG_TSR_I_reg[11]_0\
    );
\RD_DATA_RET[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_iecrs_i_reg[0]_0\(19),
      I1 => \RD_DATA_RET[9]_i_3\,
      I2 => \^q\(19),
      I3 => \RD_DATA_RET[9]_i_6\,
      O => \IC_REG_IECRS_I_reg[12]_0\
    );
\RD_DATA_RET[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_iecrs_i_reg[0]_0\(18),
      I1 => \RD_DATA_RET[9]_i_3\,
      I2 => \^q\(18),
      I3 => \RD_DATA_RET[9]_i_6\,
      O => \IC_REG_IECRS_I_reg[13]_0\
    );
\RD_DATA_RET[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_iecrs_i_reg[0]_0\(17),
      I1 => \RD_DATA_RET[9]_i_3\,
      I2 => \^q\(17),
      I3 => \RD_DATA_RET[9]_i_6\,
      O => \IC_REG_IECRS_I_reg[14]_0\
    );
\RD_DATA_RET[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_iecrs_i_reg[0]_0\(16),
      I1 => \RD_DATA_RET[9]_i_3\,
      I2 => \^q\(16),
      I3 => \RD_DATA_RET[9]_i_6\,
      O => \IC_REG_IECRS_I_reg[15]_0\
    );
\RD_DATA_RET[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^ic_reg_f_brpr_i_reg[15]_0\(14),
      I1 => IC_REG_TRR_I(8),
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => p_11_in(16),
      I5 => \^ic_reg_f_btr_sjw_i_reg[0]_0\(0),
      O => \IC_REG_F_BRPR_I_reg[15]_1\
    );
\RD_DATA_RET[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_TCR_I(2),
      I1 => IC_REG_AFR(16),
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^q\(15),
      I5 => \^ic_reg_iecrs_i_reg[0]_0\(15),
      O => \TCR_i_reg[15]\
    );
\RD_DATA_RET[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts2_i_reg[0]_1\(6),
      I1 => IC_REG_AFR(17),
      I2 => \RD_DATA_RET[10]_i_3\,
      I3 => \RD_DATA_RET[10]_i_3_0\,
      O => \IC_REG_N_BTR_TS2_I_reg[0]_0\
    );
\RD_DATA_RET[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_TCR_I(1),
      I1 => IC_REG_AFR(18),
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^q\(13),
      I5 => \^ic_reg_iecrs_i_reg[0]_0\(13),
      O => \TCR_i_reg[13]\
    );
\RD_DATA_RET[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_TCR_I(0),
      I1 => IC_REG_AFR(19),
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^q\(12),
      I5 => \^ic_reg_iecrs_i_reg[0]_0\(12),
      O => \TCR_i_reg[12]\
    );
\RD_DATA_RET[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_f_brpr_i_reg[15]_0\(11),
      I1 => \RD_DATA_RET[24]_i_7\,
      I2 => IC_REG_AFR(20),
      I3 => \RD_DATA_RET[9]_i_3_0\,
      O => \IC_REG_F_BRPR_I_reg[20]_0\
    );
\RD_DATA_RET[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^p_14_in\(1),
      I1 => p_9_in,
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^ic_reg_esr_f_ster_i\,
      I5 => \^ic_reg_isr_sleep_i_reg_0\,
      O => \RD_DATA_RET[21]_i_10_n_0\
    );
\RD_DATA_RET[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[21]_i_9_n_0\,
      I1 => \RD_DATA_RET[21]_i_5\,
      I2 => \RD_DATA_RET[21]_i_10_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\,
      I4 => IC_REG_TRR_I(7),
      O => \TRR_i_reg[10]\
    );
\RD_DATA_RET[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(10),
      I1 => \RD_DATA_RET[9]_i_6\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(10),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RD_DATA_RET[21]_i_9_n_0\
    );
\RD_DATA_RET[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[22]_i_8_n_0\,
      I1 => \RD_DATA_RET[21]_i_5\,
      I2 => \RD_DATA_RET[22]_i_9_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\,
      I4 => IC_REG_TRR_I(6),
      O => \TRR_i_reg[9]\
    );
\RD_DATA_RET[22]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(9),
      I1 => \RD_DATA_RET[9]_i_6\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(9),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RD_DATA_RET[22]_i_8_n_0\
    );
\RD_DATA_RET[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^p_14_in\(0),
      I1 => \p_10_in__0\,
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^ic_reg_esr_f_fmer_i\,
      I5 => \^ic_reg_isr_bsoff_i_reg_0\,
      O => \RD_DATA_RET[22]_i_9_n_0\
    );
\RD_DATA_RET[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[23]_i_8_n_0\,
      I1 => \RD_DATA_RET[21]_i_5\,
      I2 => \RD_DATA_RET[23]_i_9_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\,
      I4 => IC_REG_TRR_I(5),
      O => \TRR_i_reg[8]\
    );
\RD_DATA_RET[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(8),
      I1 => \RD_DATA_RET[9]_i_6\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(8),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RD_DATA_RET[23]_i_8_n_0\
    );
\RD_DATA_RET[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_SR_ESTAT_I(1),
      I1 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\,
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^ic_reg_esr_f_crcer_i\,
      I5 => \^ic_reg_isr_error_i_reg_0\,
      O => \RD_DATA_RET[23]_i_9_n_0\
    );
\RD_DATA_RET[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => IC_REG_AFR(24),
      I1 => \RD_DATA_RET[9]_i_3_0\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(7),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[24]_0\
    );
\RD_DATA_RET[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_f_brpr_i_reg[15]_0\(7),
      I1 => \RD_DATA_RET[24]_i_7\,
      I2 => IC_REG_SR_ESTAT_I(0),
      I3 => \RD_DATA_RET[24]_i_7_0\,
      O => \IC_REG_F_BRPR_I_reg[24]_0\
    );
\RD_DATA_RET[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_12_n_0\,
      I1 => \RD_DATA_RET[21]_i_5\,
      I2 => \RD_DATA_RET[27]_i_13_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\,
      I4 => IC_REG_TRR_I(4),
      O => \TRR_i_reg[4]\
    );
\RD_DATA_RET[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \RD_DATA_RET[9]_i_6\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(4),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RD_DATA_RET[27]_i_12_n_0\
    );
\RD_DATA_RET[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_SR_BIDLE_I,
      I1 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\,
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^ic_reg_esr_acker_i\,
      I5 => \^ic_reg_isr_rxok_i_reg_0\,
      O => \RD_DATA_RET[27]_i_13_n_0\
    );
\RD_DATA_RET[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_msr_dar_i_reg_0\,
      I1 => \RD_DATA_RET_reg[31]\,
      I2 => \^ic_reg_brpr_i_reg[0]_0\(4),
      I3 => \RD_DATA_RET_reg[31]_0\,
      O => IC_REG_MSR_DAR_I_reg_1
    );
\RD_DATA_RET[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \RD_DATA_RET[9]_i_6\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(3),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RD_DATA_RET[28]_i_10_n_0\
    );
\RD_DATA_RET[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_SR_NORMAL_I,
      I1 => p_16_in,
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^ic_reg_esr_berr_i\,
      I5 => \^ic_reg_isr_bsfrd_i_reg_0\,
      O => \RD_DATA_RET[28]_i_11_n_0\
    );
\RD_DATA_RET[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_msr_brsd_i_reg_0\,
      I1 => \RD_DATA_RET_reg[31]\,
      I2 => \^ic_reg_brpr_i_reg[0]_0\(3),
      I3 => \RD_DATA_RET_reg[31]_0\,
      O => IC_REG_MSR_BRSD_I_reg_1
    );
\RD_DATA_RET[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[28]_i_10_n_0\,
      I1 => \RD_DATA_RET[21]_i_5\,
      I2 => \RD_DATA_RET[28]_i_11_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\,
      I4 => IC_REG_TRR_I(3),
      O => \TRR_i_reg[3]\
    );
\RD_DATA_RET[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \RD_DATA_RET[9]_i_6\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(2),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RD_DATA_RET[29]_i_10_n_0\
    );
\RD_DATA_RET[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_SR_SLEEP_I,
      I1 => p_17_in,
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^ic_reg_esr_ster_i\,
      I5 => \^ic_reg_isr_pee_i_reg_0\,
      O => \RD_DATA_RET[29]_i_11_n_0\
    );
\RD_DATA_RET[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \RD_DATA_RET_reg[31]\,
      I2 => \^ic_reg_brpr_i_reg[0]_0\(2),
      I3 => \RD_DATA_RET_reg[31]_0\,
      O => IC_REG_MSR_SNOOP_I_reg_0
    );
\RD_DATA_RET[29]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[29]_i_10_n_0\,
      I1 => \RD_DATA_RET[21]_i_5\,
      I2 => \RD_DATA_RET[29]_i_11_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\,
      I4 => IC_REG_TRR_I(2),
      O => \TRR_i_reg[2]\
    );
\RD_DATA_RET[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \RD_DATA_RET[9]_i_6\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(1),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RD_DATA_RET[30]_i_11_n_0\
    );
\RD_DATA_RET[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_SR_LBACK_I,
      I1 => p_18_in,
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^ic_reg_esr_fmer_i\,
      I5 => \^ic_reg_isr_txok_i_reg_0\,
      O => \RD_DATA_RET[30]_i_12_n_0\
    );
\RD_DATA_RET[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_msr_lback_i_reg_0\,
      I1 => \RD_DATA_RET_reg[31]\,
      I2 => \^ic_reg_brpr_i_reg[0]_0\(1),
      I3 => \RD_DATA_RET_reg[31]_0\,
      O => IC_REG_MSR_LBACK_I_reg_1
    );
\RD_DATA_RET[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[30]_i_11_n_0\,
      I1 => \RD_DATA_RET[21]_i_5\,
      I2 => \RD_DATA_RET[30]_i_12_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\,
      I4 => IC_REG_TRR_I(1),
      O => \TRR_i_reg[1]\
    );
\RD_DATA_RET[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \RD_DATA_RET[9]_i_6\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(0),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RD_DATA_RET[31]_i_10_n_0\
    );
\RD_DATA_RET[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_SR_RSTST_I,
      I1 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[31]\,
      I2 => \RD_DATA_RET[0]_i_3\,
      I3 => \RD_DATA_RET[0]_i_3_0\,
      I4 => \^ic_reg_esr_crcer_i\,
      I5 => \^ic_reg_isr_arblst_i_reg_0\,
      O => \RD_DATA_RET[31]_i_11_n_0\
    );
\RD_DATA_RET[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ic_reg_msr_abr_i_reg_0\(0),
      I1 => \RD_DATA_RET_reg[31]\,
      I2 => \^ic_reg_brpr_i_reg[0]_0\(0),
      I3 => \RD_DATA_RET_reg[31]_0\,
      O => IC_REG_MSR_SLEEP_I_reg_0
    );
\RD_DATA_RET[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RD_DATA_RET[31]_i_10_n_0\,
      I1 => \RD_DATA_RET[21]_i_5\,
      I2 => \RD_DATA_RET[31]_i_11_n_0\,
      I3 => \RD_DATA_RET[21]_i_5_0\,
      I4 => IC_REG_TRR_I(0),
      O => \TRR_i_reg[0]\
    );
\RD_DATA_RET[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => IC_REG_AFR(9),
      I1 => \RD_DATA_RET[9]_i_3_0\,
      I2 => \^ic_reg_iecrs_i_reg[0]_0\(22),
      I3 => \RD_DATA_RET[9]_i_3\,
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[9]_0\
    );
\RD_DATA_RET[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_11_in(22),
      I1 => \RD_DATA_RET[11]_i_5\,
      I2 => \^q\(22),
      I3 => \RD_DATA_RET[9]_i_6\,
      O => \IC_REG_TSR_I_reg[9]_0\
    );
RD_DATA_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => IC_IPIC_COUNTER_I(0),
      I1 => Bus2IP_CS,
      I2 => IC_IPIC_COUNTER_I(1),
      I3 => \IC_IPIC_COUNTER_I_reg[1]_0\,
      O => ACK_CR
    );
RXOK_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\
     port map (
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_12\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(31),
      Q => IC_REG_AFR(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(21),
      Q => IC_REG_AFR(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(20),
      Q => IC_REG_AFR(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(19),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(18),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(17),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(16),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(15),
      Q => IC_REG_AFR(16),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(14),
      Q => IC_REG_AFR(17),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(13),
      Q => IC_REG_AFR(18),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(12),
      Q => IC_REG_AFR(19),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(30),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(21),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(11),
      Q => IC_REG_AFR(20),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(10),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(9),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(8),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(7),
      Q => IC_REG_AFR(24),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(6),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(5),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(4),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(3),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(2),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(29),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(20),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(1),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(0),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(28),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(19),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(27),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(18),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(26),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(17),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(25),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(16),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(24),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(23),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(22),
      Q => IC_REG_AFR(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(31),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(17),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(16),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(15),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(14),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(13),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(12),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(30),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(11),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(10),
      Q => p_9_in,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(9),
      Q => \p_10_in__0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(8),
      Q => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(6),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(5),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => p_16_in,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => p_17_in,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => p_18_in,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[31]\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
SLEEP_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\
     port map (
      IC_REG_SR_NORMAL_I0 => IC_REG_SR_NORMAL_I0,
      IC_REG_SR_NORMAL_I_reg => IC_REG_SR_LBACK_FS2,
      IC_REG_SR_NORMAL_I_reg_0 => IC_REG_SR_RSTST_FS2,
      IC_REG_SR_SLEEP_FS3 => \^ic_reg_sr_sleep_fs3\,
      IC_SYNC_SR_SLEEP => IC_SYNC_SR_SLEEP,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \SINGLE_BIT.s_level_out_d4_reg_17\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_11\,
      s_axi_aclk => s_axi_aclk
    );
STER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\
     port map (
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_8\,
      s_axi_aclk => s_axi_aclk
    );
TDCVWEN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\
     port map (
      E(0) => IC_REG_SR_TDCV_I0,
      \IC_REG_SR_TDCV_I_reg[0]\ => \^ic_reg_srr_cen_i_reg_0\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      TDCV_CNT_REG_WEN_FS3 => TDCV_CNT_REG_WEN_FS3,
      \out\ => TDCV_CNT_REG_WEN_FS2,
      s_axi_aclk => s_axi_aclk
    );
TDCV_CNT_REG_WEN_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TDCV_CNT_REG_WEN_FS2,
      Q => TDCV_CNT_REG_WEN_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
TSRWEN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\
     port map (
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_4\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
TXOK_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\
     port map (
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \^single_bit.s_level_out_d6_reg_0\,
      \SINGLE_BIT.s_level_out_d6_reg_1\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
\exclude_winning_or_locked_req[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => MSG_ON_CAN_BUS_AXI,
      I1 => \exclude_winning_or_locked_req_reg[31]\,
      I2 => CANCEL_BUFFER_OL2TL_D1,
      I3 => \^ic_reg_srr_cen_i_reg_0\,
      I4 => \^ic_reg_msr_dar_i_reg_0\,
      O => MSG_DONE_FROM_BSP
    );
\ic_reg_sr_tdcv_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(0),
      Q => ic_reg_sr_tdcv_cdc_tig(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(1),
      Q => ic_reg_sr_tdcv_cdc_tig(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(2),
      Q => ic_reg_sr_tdcv_cdc_tig(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(3),
      Q => ic_reg_sr_tdcv_cdc_tig(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(4),
      Q => ic_reg_sr_tdcv_cdc_tig(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(5),
      Q => ic_reg_sr_tdcv_cdc_tig(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(6),
      Q => ic_reg_sr_tdcv_cdc_tig(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(15),
      Q => ic_sync_ecr_cdc_tig(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(5),
      Q => ic_sync_ecr_cdc_tig(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(4),
      Q => ic_sync_ecr_cdc_tig(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(3),
      Q => ic_sync_ecr_cdc_tig(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(2),
      Q => ic_sync_ecr_cdc_tig(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(1),
      Q => ic_sync_ecr_cdc_tig(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(0),
      Q => ic_sync_ecr_cdc_tig(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(14),
      Q => ic_sync_ecr_cdc_tig(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(13),
      Q => ic_sync_ecr_cdc_tig(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(12),
      Q => ic_sync_ecr_cdc_tig(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(11),
      Q => ic_sync_ecr_cdc_tig(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(10),
      Q => ic_sync_ecr_cdc_tig(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(9),
      Q => ic_sync_ecr_cdc_tig(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(8),
      Q => ic_sync_ecr_cdc_tig(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(7),
      Q => ic_sync_ecr_cdc_tig(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(6),
      Q => ic_sync_ecr_cdc_tig(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(15),
      Q => time_stamp_cnt_cdc_tig(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(5),
      Q => time_stamp_cnt_cdc_tig(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(4),
      Q => time_stamp_cnt_cdc_tig(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(3),
      Q => time_stamp_cnt_cdc_tig(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(2),
      Q => time_stamp_cnt_cdc_tig(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(1),
      Q => time_stamp_cnt_cdc_tig(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(0),
      Q => time_stamp_cnt_cdc_tig(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(14),
      Q => time_stamp_cnt_cdc_tig(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(13),
      Q => time_stamp_cnt_cdc_tig(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(12),
      Q => time_stamp_cnt_cdc_tig(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(11),
      Q => time_stamp_cnt_cdc_tig(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(10),
      Q => time_stamp_cnt_cdc_tig(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(9),
      Q => time_stamp_cnt_cdc_tig(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(8),
      Q => time_stamp_cnt_cdc_tig(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(7),
      Q => time_stamp_cnt_cdc_tig(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(6),
      Q => time_stamp_cnt_cdc_tig(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue is
  port (
    dest_arst : out STD_LOGIC;
    \arststages_ff_reg[1]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_1\ : out STD_LOGIC;
    E_RST_I_reg_0 : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    BSP_IN_IFSPACE_OL : out STD_LOGIC;
    ID_MATCH_EN_FS_D1 : out STD_LOGIC;
    E_RST_I_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ID_MATCH_EN_FS_D1_reg_0 : out STD_LOGIC;
    ID_MATCH_EN_OL : out STD_LOGIC;
    E_RST_I_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E_RST_I_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d4_reg_2\ : out STD_LOGIC;
    E_RST_I_reg_4 : out STD_LOGIC;
    can_phy_rx_0 : out STD_LOGIC;
    \arststages_ff_reg[1]_0\ : out STD_LOGIC;
    addr_location_incr_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]_1\ : out STD_LOGIC;
    addr_location_incr_count_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]_2\ : out STD_LOGIC;
    sync_tl_rst_n_d2_reg_0 : out STD_LOGIC;
    \arststages_ff_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_arst : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    BSP_IN_IFSPACE : in STD_LOGIC;
    BSP_IN_EOF : in STD_LOGIC;
    ID_MATCH_EN : in STD_LOGIC;
    MSG_ON_CAN_BUS : in STD_LOGIC;
    IC_REG_SRR_SRST : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    G_RST_SRST_CEN_I0 : in STD_LOGIC;
    RXF_FULL_AXI : in STD_LOGIC;
    RXMNF_SET : in STD_LOGIC;
    RXF_FULL_AXI_1 : in STD_LOGIC;
    RXF_FULL_AXI_2 : in STD_LOGIC;
    IC_REG_SRR_CEN_I : in STD_LOGIC;
    MSG_ON_CAN_BUS_AXI : in STD_LOGIC;
    MSG_ON_CAN_BUS_OL_D1 : in STD_LOGIC;
    \TRR_i_reg[0]\ : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    can_phy_rx : in STD_LOGIC;
    RXE_FDF_I : in STD_LOGIC;
    RXE_RXMSG_INVAL_F1 : in STD_LOGIC;
    TS_RX_WEN_F1 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F0 : in STD_LOGIC;
    TS_RX_WEN : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue is
  signal BSP_IN_IFSPACE_D1 : STD_LOGIC;
  signal BSP_IN_IFSPACE_SYNCED : STD_LOGIC;
  signal \^e_rst_i_reg_0\ : STD_LOGIC;
  signal E_RST_REG : STD_LOGIC;
  signal G_RST_SRST_CEN : STD_LOGIC;
  signal G_RST_SRST_CEN_I : STD_LOGIC;
  signal \^id_match_en_fs_d1\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_0\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_1\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]\ : STD_LOGIC;
  signal \^dest_arst\ : STD_LOGIC;
  signal src_arst0_n_0 : STD_LOGIC;
  signal sync_tl_rst_n_d1 : STD_LOGIC;
  signal sync_tl_rst_n_d2 : STD_LOGIC;
  signal \^syncstages_ff_reg[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CAN_PHY_RX_I_NEG_FLOP_X2_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \FILL_LEVEL[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \FILL_LEVEL[5]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \IC_REG_ECR_I[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of RXE_ESI_I_i_2 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of RXF_FULL_AT_MSG_BOUNDARY_i_2 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \RXF_FULL_AT_MSG_BOUNDARY_i_2__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \TRR_i[31]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \addr_location_incr_count[0]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \locked_id_loc_sig_fs2_d1[0]_i_1\ : label is "soft_lutpair151";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_cdc_async_rst_inst_1 : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_async_rst_inst_1 : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_async_rst_inst_1 : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_cdc_async_rst_inst_1 : label is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_cdc_async_rst_inst_1 : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_async_rst_inst_1 : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_async_rst_inst_1 : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_async_rst_inst_1 : label is "TRUE";
  attribute DEF_VAL of xpm_cdc_async_rst_inst_2 : label is "1'b1";
  attribute DEST_SYNC_FF of xpm_cdc_async_rst_inst_2 : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_async_rst_inst_2 : label is 0;
  attribute INV_DEF_VAL of xpm_cdc_async_rst_inst_2 : label is "1'b0";
  attribute RST_ACTIVE_HIGH of xpm_cdc_async_rst_inst_2 : label is 0;
  attribute VERSION of xpm_cdc_async_rst_inst_2 : label is 0;
  attribute XPM_CDC of xpm_cdc_async_rst_inst_2 : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_cdc_async_rst_inst_2 : label is "TRUE";
begin
  E_RST_I_reg_0 <= \^e_rst_i_reg_0\;
  ID_MATCH_EN_FS_D1 <= \^id_match_en_fs_d1\;
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= \^single_bit.s_level_out_d4_reg_0\;
  \SINGLE_BIT.s_level_out_d4_reg_1\ <= \^single_bit.s_level_out_d4_reg_1\;
  \arststages_ff_reg[1]\ <= \^arststages_ff_reg[1]\;
  dest_arst <= \^dest_arst\;
  \syncstages_ff_reg[3]\ <= \^syncstages_ff_reg[3]\;
BSP_IN_EOF_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\
     port map (
      BSP_IN_EOF => BSP_IN_EOF,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \SINGLE_BIT.s_level_out_d4_reg\,
      s_axi_aclk => s_axi_aclk
    );
BSP_IN_IFSPACE_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\
     port map (
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \out\ => BSP_IN_IFSPACE_SYNCED,
      s_axi_aclk => s_axi_aclk
    );
BSP_IN_IFSPACE_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSP_IN_IFSPACE_SYNCED,
      Q => BSP_IN_IFSPACE_D1,
      R => \^e_rst_i_reg_0\
    );
BSP_IN_IFSPACE_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSP_IN_IFSPACE_D1,
      Q => BSP_IN_IFSPACE_OL,
      R => \^e_rst_i_reg_0\
    );
BTL_COUNTER_I17_carry_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^arststages_ff_reg[1]\,
      I1 => CO(0),
      O => S(0)
    );
CANCEL_CONFIRMED_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\
     port map (
      CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      MSG_ON_CAN_BUS_AXI => MSG_ON_CAN_BUS_AXI,
      MSG_ON_CAN_BUS_AXI_reg => \^single_bit.s_level_out_d4_reg_1\,
      MSG_ON_CAN_BUS_OL_D1 => MSG_ON_CAN_BUS_OL_D1,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \SINGLE_BIT.s_level_out_d4_reg_2\,
      \out\ => \out\,
      s_axi_aclk => s_axi_aclk
    );
CAN_PHY_RX_I_NEG_FLOP_X2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => can_phy_rx,
      I1 => \^arststages_ff_reg[1]\,
      O => can_phy_rx_0
    );
E_RST_I_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => E_RST_REG,
      Q => \^e_rst_i_reg_0\,
      S => \^syncstages_ff_reg[3]\
    );
E_RST_REG_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dest_rst,
      O => \^syncstages_ff_reg[3]\
    );
E_RST_REG_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SRR_SRST,
      Q => E_RST_REG,
      S => \^syncstages_ff_reg[3]\
    );
\FILL_LEVEL[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^e_rst_i_reg_0\,
      I1 => RXF_FULL_AXI,
      O => E_RST_I_reg_1(0)
    );
\FILL_LEVEL[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^e_rst_i_reg_0\,
      I1 => RXF_FULL_AXI_1,
      O => E_RST_I_reg_2(0)
    );
\FILL_LEVEL[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^e_rst_i_reg_0\,
      I1 => RXF_FULL_AXI_2,
      O => E_RST_I_reg_3(0)
    );
G_RST_SRST_CEN_I_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => G_RST_SRST_CEN_I0,
      Q => G_RST_SRST_CEN_I,
      S => \^syncstages_ff_reg[3]\
    );
G_RST_SRST_CEN_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => G_RST_SRST_CEN_I,
      Q => G_RST_SRST_CEN,
      S => \^syncstages_ff_reg[3]\
    );
\IC_REG_ECR_I[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^e_rst_i_reg_0\,
      I1 => IC_REG_SRR_CEN_I,
      O => SR(0)
    );
ID_MATCH_EN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\
     port map (
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_FS_D1 => \^id_match_en_fs_d1\,
      ID_MATCH_EN_FS_D1_reg => ID_MATCH_EN_FS_D1_reg_0,
      ID_MATCH_EN_OL => ID_MATCH_EN_OL,
      RXMNF_SET => RXMNF_SET,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \out\ => \^single_bit.s_level_out_d4_reg_0\,
      s_axi_aclk => s_axi_aclk
    );
ID_MATCH_EN_FS_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_0\,
      Q => \^id_match_en_fs_d1\,
      R => \^e_rst_i_reg_0\
    );
MSG_ON_CAN_BUS_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\
     port map (
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
RXE_ESI_I_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^arststages_ff_reg[1]\,
      I1 => RXE_FDF_I,
      O => \arststages_ff_reg[1]_0\
    );
RXF_FULL_AT_MSG_BOUNDARY_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \^dest_arst\,
      I1 => sync_tl_rst_n_d1,
      I2 => sync_tl_rst_n_d2,
      I3 => RXE_RXMSG_INVAL_F1,
      O => \arststages_ff_reg[1]_1\
    );
\RXF_FULL_AT_MSG_BOUNDARY_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \^dest_arst\,
      I1 => sync_tl_rst_n_d1,
      I2 => sync_tl_rst_n_d2,
      I3 => RXE_RXMSG_INVAL_F0,
      O => \arststages_ff_reg[1]_2\
    );
\TRR_i[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^e_rst_i_reg_0\,
      I1 => \TRR_i_reg[0]\,
      O => E_RST_I_reg_4
    );
\addr_location_incr_count[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sync_tl_rst_n_d2,
      I1 => sync_tl_rst_n_d1,
      I2 => \^dest_arst\,
      O => sync_tl_rst_n_d2_reg_0
    );
\addr_location_incr_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF5D"
    )
        port map (
      I0 => \^dest_arst\,
      I1 => sync_tl_rst_n_d1,
      I2 => sync_tl_rst_n_d2,
      I3 => RXE_RXMSG_INVAL_F1,
      I4 => TS_RX_WEN_F1,
      I5 => RXE_MSGVAL_EARLY_F1,
      O => addr_location_incr_count(0)
    );
\addr_location_incr_count[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF5D"
    )
        port map (
      I0 => \^dest_arst\,
      I1 => sync_tl_rst_n_d1,
      I2 => sync_tl_rst_n_d2,
      I3 => RXE_RXMSG_INVAL_F0,
      I4 => TS_RX_WEN,
      I5 => RXE_MSGVAL_EARLY_F0,
      O => addr_location_incr_count_0(0)
    );
\locked_id_loc_sig_fs2_d1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dest_arst\,
      O => \arststages_ff_reg[1]_3\(0)
    );
src_arst0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => G_RST_SRST_CEN,
      O => src_arst0_n_0
    );
sync_tl_rst_n_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => '1',
      Q => sync_tl_rst_n_d1,
      R => SYNC_RST_TL
    );
sync_tl_rst_n_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => sync_tl_rst_n_d1,
      Q => sync_tl_rst_n_d2,
      R => SYNC_RST_TL
    );
xpm_cdc_async_rst_inst_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\
     port map (
      dest_arst => \^dest_arst\,
      dest_clk => can_clk,
      src_arst => src_arst
    );
xpm_cdc_async_rst_inst_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
     port map (
      dest_arst => \^arststages_ff_reg[1]\,
      dest_clk => can_clk,
      src_arst => src_arst0_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl is
  port (
    RXF_FULL_AXI : out STD_LOGIC;
    RXWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg_0 : out STD_LOGIC;
    \addr_location_incr_count_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg_0 : out STD_LOGIC;
    \addr_location_incr_count_reg[0]_0\ : out STD_LOGIC;
    \RD_INDEX_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \IC_REG_WMR_I2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_index_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_id_loc_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_id_loc_reg[0]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    MATCH_RESULT_TO_BSP0 : out STD_LOGIC;
    \RXE_DATA_STORED_AT_DLC_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    can_clk : in STD_LOGIC;
    addr_location_incr_count : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_INDEX_reg[6]_0\ : in STD_LOGIC;
    \RD_INDEX_reg[6]_1\ : in STD_LOGIC;
    TS_RX_WEN : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg_1 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : in STD_LOGIC;
    \wr_index_i_reg[1]_0\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F0 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    RXE_RXFIFO_WEN : in STD_LOGIC;
    MATCH_RESULT_TO_BSP_reg : in STD_LOGIC;
    MATCH_RESULT_FS2_D1 : in STD_LOGIC;
    MATCH_RESULT_TO_BSP_reg_0 : in STD_LOGIC;
    MATCH_RESULT_TO_BSP_reg_1 : in STD_LOGIC;
    \FILL_LEVEL_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_index_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl is
  signal \FILL_LEVEL[0]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_3_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_4_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_5_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_6_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_3_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_4_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_5_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_6_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_7_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \^ic_reg_wmr_i2_reg[0]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_INDEX0 : STD_LOGIC;
  signal \RD_INDEX[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \RD_INDEX[0]_i_5_n_0\ : STD_LOGIC;
  signal \RD_INDEX[6]_i_1_n_0\ : STD_LOGIC;
  signal \^rd_index_reg[1]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal RXE_DATA_STORED_AT_DLC0 : STD_LOGIC;
  signal \RXF_FULL_AT_MSG_BOUNDARY_i_1__0_n_0\ : STD_LOGIC;
  signal \^rxf_full_at_msg_boundary_reg_0\ : STD_LOGIC;
  signal \^rxf_full_axi\ : STD_LOGIC;
  signal RXF_FULL_AXI0 : STD_LOGIC;
  signal \RXF_FULL_AXI_i_2__0_n_0\ : STD_LOGIC;
  signal \RXF_FULL_AXI_i_3__0_n_0\ : STD_LOGIC;
  signal RXF_FULL_AXI_i_4_n_0 : STD_LOGIC;
  signal RXF_FULL_I0 : STD_LOGIC;
  signal \RXF_FULL_I1__8\ : STD_LOGIC;
  signal \RXF_FULL_I_i_3__0_n_0\ : STD_LOGIC;
  signal \RXF_FULL_I_i_4__0_n_0\ : STD_LOGIC;
  signal \^rxf_full_i_reg_0\ : STD_LOGIC;
  signal RXWM_SET0_carry_i_1_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_2_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_3_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_4_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_5_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_6_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_7_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_n_1 : STD_LOGIC;
  signal RXWM_SET0_carry_n_2 : STD_LOGIC;
  signal RXWM_SET0_carry_n_3 : STD_LOGIC;
  signal RX_ADDR_M_CC : STD_LOGIC_VECTOR ( 3 to 3 );
  signal addr_location_incr_count0 : STD_LOGIC;
  signal \addr_location_incr_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \^addr_location_incr_count_reg[0]_0\ : STD_LOGIC;
  signal \^addr_location_incr_count_reg[1]_0\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_46_n_3\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_47_n_0\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_47_n_1\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_47_n_2\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_47_n_3\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_48_n_0\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_48_n_1\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_48_n_2\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_48_n_3\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_65_n_0\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_66_n_0\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_67_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in38_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal rd_index_gray_reg : STD_LOGIC_VECTOR ( 0 to 6 );
  signal rd_index_gray_reg0 : STD_LOGIC;
  signal rd_index_gray_reg01_out : STD_LOGIC;
  signal rd_index_gray_reg03_out : STD_LOGIC;
  signal rd_index_gray_reg05_out : STD_LOGIC;
  signal rd_index_gray_reg07_out : STD_LOGIC;
  signal rd_index_gray_reg09_out : STD_LOGIC;
  signal rd_index_gray_synced_fs2 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_binary_synced_fs3 : STD_LOGIC_VECTOR ( 2 to 6 );
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_gray_2msb_xor_axi : STD_LOGIC;
  signal wr_index_gray_reg : STD_LOGIC_VECTOR ( 1 to 6 );
  signal wr_index_gray_reg0 : STD_LOGIC;
  signal wr_index_gray_reg012_out : STD_LOGIC;
  signal wr_index_gray_reg014_out : STD_LOGIC;
  signal wr_index_gray_reg016_out : STD_LOGIC;
  signal wr_index_gray_reg018_out : STD_LOGIC;
  signal wr_index_gray_reg020_out : STD_LOGIC;
  signal \wr_index_gray_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal wr_index_gray_synced_fs3 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_i_reg : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \^wr_index_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_index_id_loc[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[0]_i_3_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[0]_i_4_n_0\ : STD_LOGIC;
  signal wr_index_id_loc_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \^wr_index_id_loc_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FILL_LEVEL_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FILL_LEVEL_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_RXWM_SET0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_fifo_rx0.u_rxxpm_1_i_46_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_fifo_rx0.u_rxxpm_1_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_fifo_rx0.u_rxxpm_1_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FILL_LEVEL[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FILL_LEVEL[1]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FILL_LEVEL[2]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \FILL_LEVEL[4]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FILL_LEVEL[5]_i_2__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \FILL_LEVEL[6]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FILL_LEVEL[6]_i_6\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FILL_LEVEL[6]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \RD_INDEX[0]_i_5\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \RD_INDEX[2]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \RD_INDEX[3]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \RD_INDEX[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \RD_INDEX[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \RXF_FULL_AT_MSG_BOUNDARY_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \RXF_FULL_AXI_i_2__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \RXF_FULL_AXI_i_3__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \addr_location_incr_count[1]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \addr_location_incr_count[2]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \addr_location_incr_count[3]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \addr_location_incr_count[4]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \addr_location_incr_count[4]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[1]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[2]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[4]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[5]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[2]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[3]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[4]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[1]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[4]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[5]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wr_index_i[0]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wr_index_i[3]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \wr_index_i[4]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wr_index_i[5]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wr_index_id_loc[0]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \wr_index_id_loc[1]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \wr_index_id_loc[2]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wr_index_id_loc[3]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wr_index_id_loc[5]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \wr_index_id_loc[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \wr_index_id_loc[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wr_index_id_loc[8]_i_1\ : label is "soft_lutpair68";
begin
  \IC_REG_WMR_I2_reg[0]_0\(5 downto 0) <= \^ic_reg_wmr_i2_reg[0]_0\(5 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \RD_INDEX_reg[1]_0\(5 downto 0) <= \^rd_index_reg[1]_0\(5 downto 0);
  RXF_FULL_AT_MSG_BOUNDARY_reg_0 <= \^rxf_full_at_msg_boundary_reg_0\;
  RXF_FULL_AXI <= \^rxf_full_axi\;
  RXF_FULL_I_reg_0 <= \^rxf_full_i_reg_0\;
  \addr_location_incr_count_reg[0]_0\ <= \^addr_location_incr_count_reg[0]_0\;
  \addr_location_incr_count_reg[1]_0\ <= \^addr_location_incr_count_reg[1]_0\;
  \wr_index_i_reg[6]_0\(0) <= \^wr_index_i_reg[6]_0\(0);
  \wr_index_id_loc_reg[9]_0\(0) <= \^wr_index_id_loc_reg[9]_0\(0);
\FILL_LEVEL[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I2 => \FILL_LEVEL[6]_i_3_n_0\,
      I3 => \FILL_LEVEL_reg[3]_i_2_n_7\,
      O => \FILL_LEVEL[0]_i_1_n_0\
    );
\FILL_LEVEL[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\,
      I1 => \FILL_LEVEL[6]_i_3_n_0\,
      I2 => \FILL_LEVEL_reg[3]_i_2_n_6\,
      O => \FILL_LEVEL[1]_i_1__0_n_0\
    );
\FILL_LEVEL[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\,
      I1 => \FILL_LEVEL[6]_i_3_n_0\,
      I2 => \FILL_LEVEL_reg[3]_i_2_n_5\,
      O => \FILL_LEVEL[2]_i_1__0_n_0\
    );
\FILL_LEVEL[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\,
      I1 => \FILL_LEVEL[6]_i_3_n_0\,
      I2 => \FILL_LEVEL_reg[3]_i_2_n_4\,
      O => \FILL_LEVEL[3]_i_1__0_n_0\
    );
\FILL_LEVEL[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      O => \FILL_LEVEL[3]_i_3_n_0\
    );
\FILL_LEVEL[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^rd_index_reg[1]_0\(2),
      O => \FILL_LEVEL[3]_i_4_n_0\
    );
\FILL_LEVEL[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(1),
      O => \FILL_LEVEL[3]_i_5_n_0\
    );
\FILL_LEVEL[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      O => \FILL_LEVEL[3]_i_6_n_0\
    );
\FILL_LEVEL[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\,
      I1 => \FILL_LEVEL[6]_i_3_n_0\,
      I2 => \FILL_LEVEL_reg[6]_i_2_n_7\,
      O => \FILL_LEVEL[4]_i_1__0_n_0\
    );
\FILL_LEVEL[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\,
      I1 => \FILL_LEVEL[6]_i_3_n_0\,
      I2 => \FILL_LEVEL_reg[6]_i_2_n_6\,
      O => \FILL_LEVEL[5]_i_2__0_n_0\
    );
\FILL_LEVEL[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \FILL_LEVEL_reg[6]_i_2_n_1\,
      I1 => \FILL_LEVEL[6]_i_3_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\,
      I3 => \^rxf_full_axi\,
      O => \FILL_LEVEL[6]_i_1_n_0\
    );
\FILL_LEVEL[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2F330B2"
    )
        port map (
      I0 => \FILL_LEVEL[6]_i_6_n_0\,
      I1 => \^rd_index_reg[1]_0\(5),
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I3 => \^rd_index_reg[1]_0\(4),
      I4 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O => \FILL_LEVEL[6]_i_3_n_0\
    );
\FILL_LEVEL[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I1 => \^rd_index_reg[1]_0\(5),
      O => \FILL_LEVEL[6]_i_4_n_0\
    );
\FILL_LEVEL[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I1 => \^rd_index_reg[1]_0\(4),
      O => \FILL_LEVEL[6]_i_5_n_0\
    );
\FILL_LEVEL[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2F330B2"
    )
        port map (
      I0 => \FILL_LEVEL[6]_i_7_n_0\,
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      O => \FILL_LEVEL[6]_i_6_n_0\
    );
\FILL_LEVEL[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4FD"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I3 => \^rd_index_reg[1]_0\(1),
      O => \FILL_LEVEL[6]_i_7_n_0\
    );
\FILL_LEVEL_CMB0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\,
      CO(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1\,
      CO(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2\,
      CO(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      DI(2) => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O(3) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\,
      O(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\,
      O(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\,
      O(0) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__8_n_0\,
      S(1) => \i__carry_i_3__9_n_0\,
      S(0) => \i__carry_i_4__7_n_0\
    );
\FILL_LEVEL_CMB0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2\,
      CO(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O(3) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED\(3),
      O(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\,
      O(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\,
      O(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__0_i_1__3_n_0\,
      S(0) => \i__carry__0_i_2__3_n_0\
    );
\FILL_LEVEL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FILL_LEVEL_reg[3]_i_2_n_0\,
      CO(2) => \FILL_LEVEL_reg[3]_i_2_n_1\,
      CO(1) => \FILL_LEVEL_reg[3]_i_2_n_2\,
      CO(0) => \FILL_LEVEL_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      DI(2) => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O(3) => \FILL_LEVEL_reg[3]_i_2_n_4\,
      O(2) => \FILL_LEVEL_reg[3]_i_2_n_5\,
      O(1) => \FILL_LEVEL_reg[3]_i_2_n_6\,
      O(0) => \FILL_LEVEL_reg[3]_i_2_n_7\,
      S(3) => \FILL_LEVEL[3]_i_3_n_0\,
      S(2) => \FILL_LEVEL[3]_i_4_n_0\,
      S(1) => \FILL_LEVEL[3]_i_5_n_0\,
      S(0) => \FILL_LEVEL[3]_i_6_n_0\
    );
\FILL_LEVEL_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[5]_i_2__0_n_0\,
      Q => \^q\(5),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\FILL_LEVEL_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FILL_LEVEL_reg[3]_i_2_n_0\,
      CO(3) => \NLW_FILL_LEVEL_reg[6]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \FILL_LEVEL_reg[6]_i_2_n_1\,
      CO(1) => \NLW_FILL_LEVEL_reg[6]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \FILL_LEVEL_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O(3 downto 2) => \NLW_FILL_LEVEL_reg[6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \FILL_LEVEL_reg[6]_i_2_n_6\,
      O(0) => \FILL_LEVEL_reg[6]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \FILL_LEVEL[6]_i_4_n_0\,
      S(0) => \FILL_LEVEL[6]_i_5_n_0\
    );
\IC_REG_WMR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(3),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(2),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(1),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(0),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
MATCH_RESULT_TO_BSP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010001F00"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => \^rxf_full_at_msg_boundary_reg_0\,
      I2 => MATCH_RESULT_TO_BSP_reg,
      I3 => MATCH_RESULT_FS2_D1,
      I4 => MATCH_RESULT_TO_BSP_reg_0,
      I5 => MATCH_RESULT_TO_BSP_reg_1,
      O => MATCH_RESULT_TO_BSP0
    );
\RD_INDEX[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \RD_INDEX_reg[6]_0\,
      I1 => \RD_INDEX_reg[6]_1\,
      I2 => \RD_INDEX[0]_i_4__0_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => RD_INDEX0
    );
\RD_INDEX[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \RD_INDEX[0]_i_5_n_0\,
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \^rd_index_reg[1]_0\(4),
      I5 => p_0_in,
      O => \p_0_in__0\(6)
    );
\RD_INDEX[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => \RD_INDEX[0]_i_4__0_n_0\
    );
\RD_INDEX[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      I1 => \^rd_index_reg[1]_0\(1),
      O => \RD_INDEX[0]_i_5_n_0\
    );
\RD_INDEX[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(2),
      I2 => \^rd_index_reg[1]_0\(0),
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(3),
      I5 => \^rd_index_reg[1]_0\(5),
      O => \p_0_in__0\(5)
    );
\RD_INDEX[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(1),
      I2 => \^rd_index_reg[1]_0\(0),
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \^rd_index_reg[1]_0\(4),
      O => \p_0_in__0\(4)
    );
\RD_INDEX[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(2),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \^rd_index_reg[1]_0\(3),
      O => \p_0_in__0\(3)
    );
\RD_INDEX[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(2),
      O => \p_0_in__0\(2)
    );
\RD_INDEX[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      O => \RD_INDEX[6]_i_1_n_0\
    );
\RD_INDEX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__0\(6),
      Q => p_0_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__0\(5),
      Q => \^rd_index_reg[1]_0\(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__0\(4),
      Q => \^rd_index_reg[1]_0\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__0\(3),
      Q => \^rd_index_reg[1]_0\(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__0\(2),
      Q => \^rd_index_reg[1]_0\(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => rd_index_gray_reg0,
      Q => \^rd_index_reg[1]_0\(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \RD_INDEX[6]_i_1_n_0\,
      Q => \^rd_index_reg[1]_0\(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
RD_PTR_2C_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\
     port map (
      D(6) => rd_index_gray_synced_fs2(0),
      D(5) => rd_index_gray_synced_fs2(1),
      D(4) => rd_index_gray_synced_fs2(2),
      D(3) => rd_index_gray_synced_fs2(3),
      D(2) => rd_index_gray_synced_fs2(4),
      D(1) => rd_index_gray_synced_fs2(5),
      D(0) => rd_index_gray_synced_fs2(6),
      Q(6) => rd_index_gray_reg(0),
      Q(5) => rd_index_gray_reg(1),
      Q(4) => rd_index_gray_reg(2),
      Q(3) => rd_index_gray_reg(3),
      Q(2) => rd_index_gray_reg(4),
      Q(1) => rd_index_gray_reg(5),
      Q(0) => rd_index_gray_reg(6),
      SR(0) => SR(0),
      can_clk => can_clk
    );
\RXE_DATA_STORED_AT_DLC[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[2]\,
      I1 => \addr_location_incr_count_reg_n_0_[3]\,
      I2 => \^addr_location_incr_count_reg[0]_0\,
      I3 => \^addr_location_incr_count_reg[1]_0\,
      I4 => \addr_location_incr_count_reg_n_0_[4]\,
      I5 => RXE_RXFIFO_WEN,
      O => RXE_DATA_STORED_AT_DLC0
    );
\RXE_DATA_STORED_AT_DLC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(0),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(0),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(9),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(9),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(8),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(8),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(7),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(7),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(6),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(6),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(5),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(5),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(4),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(4),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(3),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(3),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(2),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(2),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(1),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(1),
      R => SR(0)
    );
\RXF_FULL_AT_MSG_BOUNDARY_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => \^rxf_full_at_msg_boundary_reg_0\,
      I1 => \^rxf_full_i_reg_0\,
      I2 => RXE_RXFIFO_WEN_FD2,
      I3 => RXE_RXFIFO_WEN_FD1,
      I4 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      O => \RXF_FULL_AT_MSG_BOUNDARY_i_1__0_n_0\
    );
RXF_FULL_AT_MSG_BOUNDARY_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \RXF_FULL_AT_MSG_BOUNDARY_i_1__0_n_0\,
      Q => \^rxf_full_at_msg_boundary_reg_0\,
      R => '0'
    );
\RXF_FULL_AXI_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800080000080"
    )
        port map (
      I0 => \RXF_FULL_AXI_i_2__0_n_0\,
      I1 => \RXF_FULL_AXI_i_3__0_n_0\,
      I2 => RXF_FULL_AXI_i_4_n_0,
      I3 => \^rd_index_reg[1]_0\(4),
      I4 => \^rd_index_reg[1]_0\(3),
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      O => RXF_FULL_AXI0
    );
\RXF_FULL_AXI_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => p_0_in32_in,
      I2 => p_0_in,
      I3 => p_1_in,
      O => \RXF_FULL_AXI_i_2__0_n_0\
    );
\RXF_FULL_AXI_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09606009"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => p_2_in,
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \^rd_index_reg[1]_0\(3),
      I4 => p_1_in25_in,
      O => \RXF_FULL_AXI_i_3__0_n_0\
    );
RXF_FULL_AXI_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069690069000069"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => \^rd_index_reg[1]_0\(4),
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(0),
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      O => RXF_FULL_AXI_i_4_n_0
    );
RXF_FULL_AXI_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXF_FULL_AXI0,
      Q => \^rxf_full_axi\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RXF_FULL_I_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824214200000000"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => wr_index_i_reg(0),
      I2 => \wr_index_gray_reg[1]_i_2__0_n_0\,
      I3 => wr_index_i_reg(1),
      I4 => p_0_in38_in,
      I5 => \RXF_FULL_I1__8\,
      O => RXF_FULL_I0
    );
\RXF_FULL_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060900060000090"
    )
        port map (
      I0 => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      I1 => p_1_in13_in,
      I2 => \RXF_FULL_I_i_3__0_n_0\,
      I3 => p_1_in17_in,
      I4 => p_1_in15_in,
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      O => \RXF_FULL_I1__8\
    );
\RXF_FULL_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222882888882282"
    )
        port map (
      I0 => \RXF_FULL_I_i_4__0_n_0\,
      I1 => wr_index_i_reg(3),
      I2 => wr_index_i_reg(5),
      I3 => \wr_index_i_reg[1]_0\,
      I4 => wr_index_i_reg(4),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      O => \RXF_FULL_I_i_3__0_n_0\
    );
\RXF_FULL_I_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006699066600009"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      I2 => RXE_RXMSG_VAL_F0,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(5),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\,
      O => \RXF_FULL_I_i_4__0_n_0\
    );
RXF_FULL_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXF_FULL_I0,
      Q => \^rxf_full_i_reg_0\,
      R => SR(0)
    );
RXWM_SET0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => RXWM_SET0_carry_n_0,
      CO(2) => RXWM_SET0_carry_n_1,
      CO(1) => RXWM_SET0_carry_n_2,
      CO(0) => RXWM_SET0_carry_n_3,
      CYINIT => '0',
      DI(3) => \^q\(6),
      DI(2) => RXWM_SET0_carry_i_1_n_0,
      DI(1) => RXWM_SET0_carry_i_2_n_0,
      DI(0) => RXWM_SET0_carry_i_3_n_0,
      O(3 downto 0) => NLW_RXWM_SET0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => RXWM_SET0_carry_i_4_n_0,
      S(2) => RXWM_SET0_carry_i_5_n_0,
      S(1) => RXWM_SET0_carry_i_6_n_0,
      S(0) => RXWM_SET0_carry_i_7_n_0
    );
RXWM_SET0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^ic_reg_wmr_i2_reg[0]_0\(5),
      I2 => \^q\(4),
      I3 => \^ic_reg_wmr_i2_reg[0]_0\(4),
      O => RXWM_SET0_carry_i_1_n_0
    );
RXWM_SET0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^ic_reg_wmr_i2_reg[0]_0\(3),
      I2 => \^q\(2),
      I3 => \^ic_reg_wmr_i2_reg[0]_0\(2),
      O => RXWM_SET0_carry_i_2_n_0
    );
RXWM_SET0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^ic_reg_wmr_i2_reg[0]_0\(1),
      I2 => \^q\(0),
      I3 => \^ic_reg_wmr_i2_reg[0]_0\(0),
      O => RXWM_SET0_carry_i_3_n_0
    );
RXWM_SET0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => RXWM_SET0_carry_i_4_n_0
    );
RXWM_SET0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[0]_0\(5),
      I1 => \^q\(5),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(4),
      I3 => \^q\(4),
      O => RXWM_SET0_carry_i_5_n_0
    );
RXWM_SET0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[0]_0\(3),
      I1 => \^q\(3),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(2),
      I3 => \^q\(2),
      O => RXWM_SET0_carry_i_6_n_0
    );
RXWM_SET0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[0]_0\(1),
      I1 => \^q\(1),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(0),
      I3 => \^q\(0),
      O => RXWM_SET0_carry_i_7_n_0
    );
RXWM_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXWM_SET0_carry_n_0,
      Q => RXWM_SET,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
WR_PTR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\
     port map (
      D(6) => wr_index_gray_synced_fs3(0),
      D(5) => wr_index_gray_synced_fs3(1),
      D(4) => wr_index_gray_synced_fs3(2),
      D(3) => wr_index_gray_synced_fs3(3),
      D(2) => wr_index_gray_synced_fs3(4),
      D(1) => wr_index_gray_synced_fs3(5),
      D(0) => wr_index_gray_synced_fs3(6),
      \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      Q(5) => wr_index_gray_reg(1),
      Q(4) => wr_index_gray_reg(2),
      Q(3) => wr_index_gray_reg(3),
      Q(2) => wr_index_gray_reg(4),
      Q(1) => wr_index_gray_reg(5),
      Q(0) => wr_index_gray_reg(6),
      s_axi_aclk => s_axi_aclk,
      wr_index_i_reg(0) => wr_index_i_reg(0)
    );
\addr_location_incr_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005154"
    )
        port map (
      I0 => TS_RX_WEN,
      I1 => addr_location_incr_count0,
      I2 => RXE_MSGVAL_EARLY_F0,
      I3 => \^addr_location_incr_count_reg[0]_0\,
      I4 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      O => \addr_location_incr_count[0]_i_1_n_0\
    );
\addr_location_incr_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^addr_location_incr_count_reg[0]_0\,
      I1 => \^addr_location_incr_count_reg[1]_0\,
      O => \addr_location_incr_count[1]_i_1__0_n_0\
    );
\addr_location_incr_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^addr_location_incr_count_reg[1]_0\,
      I1 => \^addr_location_incr_count_reg[0]_0\,
      I2 => \addr_location_incr_count_reg_n_0_[2]\,
      O => \addr_location_incr_count[2]_i_1__0_n_0\
    );
\addr_location_incr_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[2]\,
      I1 => \^addr_location_incr_count_reg[0]_0\,
      I2 => \^addr_location_incr_count_reg[1]_0\,
      I3 => \addr_location_incr_count_reg_n_0_[3]\,
      O => \addr_location_incr_count[3]_i_1__0_n_0\
    );
\addr_location_incr_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => \addr_location_incr_count[4]_i_4_n_0\,
      I1 => \addr_location_incr_count_reg_n_0_[4]\,
      I2 => \^addr_location_incr_count_reg[1]_0\,
      I3 => \^addr_location_incr_count_reg[0]_0\,
      I4 => \addr_location_incr_count_reg_n_0_[3]\,
      I5 => \addr_location_incr_count_reg_n_0_[2]\,
      O => addr_location_incr_count0
    );
\addr_location_incr_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[3]\,
      I1 => \^addr_location_incr_count_reg[1]_0\,
      I2 => \^addr_location_incr_count_reg[0]_0\,
      I3 => \addr_location_incr_count_reg_n_0_[2]\,
      I4 => \addr_location_incr_count_reg_n_0_[4]\,
      O => \addr_location_incr_count[4]_i_3_n_0\
    );
\addr_location_incr_count[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => RXE_RXFIFO_WEN_FD1,
      I2 => RXE_RXFIFO_WEN_FD2,
      I3 => \^rxf_full_at_msg_boundary_reg_0\,
      O => \addr_location_incr_count[4]_i_4_n_0\
    );
\addr_location_incr_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \addr_location_incr_count[0]_i_1_n_0\,
      Q => \^addr_location_incr_count_reg[0]_0\,
      R => '0'
    );
\addr_location_incr_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[1]_i_1__0_n_0\,
      Q => \^addr_location_incr_count_reg[1]_0\,
      R => addr_location_incr_count(0)
    );
\addr_location_incr_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[2]_i_1__0_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[2]\,
      R => addr_location_incr_count(0)
    );
\addr_location_incr_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[3]_i_1__0_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[3]\,
      R => addr_location_incr_count(0)
    );
\addr_location_incr_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[4]_i_3_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[4]\,
      R => addr_location_incr_count(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_fifo_rx0.u_rxxpm_1_i_47_n_0\,
      CO(3 downto 1) => \NLW_gen_fifo_rx0.u_rxxpm_1_i_46_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_fifo_rx0.u_rxxpm_1_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gen_fifo_rx0.u_rxxpm_1_i_46_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \wr_index_id_loc_reg[0]_0\(8 downto 7),
      S(3 downto 2) => B"00",
      S(1) => wr_index_id_loc_reg(0),
      S(0) => wr_index_id_loc_reg(1)
    );
\gen_fifo_rx0.u_rxxpm_1_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_fifo_rx0.u_rxxpm_1_i_48_n_0\,
      CO(3) => \gen_fifo_rx0.u_rxxpm_1_i_47_n_0\,
      CO(2) => \gen_fifo_rx0.u_rxxpm_1_i_47_n_1\,
      CO(1) => \gen_fifo_rx0.u_rxxpm_1_i_47_n_2\,
      CO(0) => \gen_fifo_rx0.u_rxxpm_1_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \wr_index_id_loc_reg[0]_0\(6 downto 3),
      S(3) => wr_index_id_loc_reg(2),
      S(2) => wr_index_id_loc_reg(3),
      S(1) => wr_index_id_loc_reg(4),
      S(0) => wr_index_id_loc_reg(5)
    );
\gen_fifo_rx0.u_rxxpm_1_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_fifo_rx0.u_rxxpm_1_i_48_n_0\,
      CO(2) => \gen_fifo_rx0.u_rxxpm_1_i_48_n_1\,
      CO(1) => \gen_fifo_rx0.u_rxxpm_1_i_48_n_2\,
      CO(0) => \gen_fifo_rx0.u_rxxpm_1_i_48_n_3\,
      CYINIT => '0',
      DI(3) => wr_index_id_loc_reg(6),
      DI(2) => wr_index_id_loc_reg(7),
      DI(1) => wr_index_id_loc_reg(8),
      DI(0) => \^wr_index_id_loc_reg[9]_0\(0),
      O(3 downto 1) => \wr_index_id_loc_reg[0]_0\(2 downto 0),
      O(0) => \NLW_gen_fifo_rx0.u_rxxpm_1_i_48_O_UNCONNECTED\(0),
      S(3) => \gen_fifo_rx0.u_rxxpm_1_i_65_n_0\,
      S(2) => \gen_fifo_rx0.u_rxxpm_1_i_66_n_0\,
      S(1) => \gen_fifo_rx0.u_rxxpm_1_i_67_n_0\,
      S(0) => RX_ADDR_M_CC(3)
    );
\gen_fifo_rx0.u_rxxpm_1_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(6),
      I1 => \addr_location_incr_count_reg_n_0_[4]\,
      O => \gen_fifo_rx0.u_rxxpm_1_i_65_n_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(7),
      I1 => \addr_location_incr_count_reg_n_0_[3]\,
      O => \gen_fifo_rx0.u_rxxpm_1_i_66_n_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(8),
      I1 => \addr_location_incr_count_reg_n_0_[2]\,
      O => \gen_fifo_rx0.u_rxxpm_1_i_67_n_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      I1 => \^addr_location_incr_count_reg[1]_0\,
      O => RX_ADDR_M_CC(3)
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I1 => \^rd_index_reg[1]_0\(5),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I1 => \^rd_index_reg[1]_0\(4),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^rd_index_reg[1]_0\(2),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(1),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      O => \i__carry_i_4__7_n_0\
    );
\rd_index_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => p_0_in,
      O => rd_index_gray_reg09_out
    );
\rd_index_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(5),
      O => rd_index_gray_reg07_out
    );
\rd_index_gray_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(4),
      O => rd_index_gray_reg05_out
    );
\rd_index_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(2),
      O => rd_index_gray_reg03_out
    );
\rd_index_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => \^rd_index_reg[1]_0\(2),
      O => rd_index_gray_reg01_out
    );
\rd_index_gray_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      I1 => \^rd_index_reg[1]_0\(1),
      O => rd_index_gray_reg0
    );
\rd_index_gray_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => rd_index_gray_reg(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg09_out,
      Q => rd_index_gray_reg(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg07_out,
      Q => rd_index_gray_reg(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg05_out,
      Q => rd_index_gray_reg(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg03_out,
      Q => rd_index_gray_reg(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg01_out,
      Q => rd_index_gray_reg(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg0,
      Q => rd_index_gray_reg(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_synced_fs2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(0),
      Q => p_0_in0_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(1),
      Q => p_0_in38_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(2),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(3),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(4),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(5),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(6),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\,
      R => SR(0)
    );
\wr_index_binary_synced_fs3_d1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in32_in,
      I1 => p_1_in,
      O => wr_index_gray_2msb_xor_axi
    );
\wr_index_binary_synced_fs3_d1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => p_0_in32_in,
      O => wr_index_binary_synced_fs3(2)
    );
\wr_index_binary_synced_fs3_d1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => p_0_in32_in,
      O => wr_index_binary_synced_fs3(3)
    );
\wr_index_binary_synced_fs3_d1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in25_in,
      I1 => p_0_in32_in,
      I2 => p_1_in,
      I3 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      O => wr_index_binary_synced_fs3(4)
    );
\wr_index_binary_synced_fs3_d1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => p_0_in32_in,
      I4 => p_2_in,
      I5 => p_1_in25_in,
      O => wr_index_binary_synced_fs3(5)
    );
\wr_index_binary_synced_fs3_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => wr_index_gray_2msb_xor_axi,
      I3 => p_1_in25_in,
      I4 => p_2_in,
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      O => wr_index_binary_synced_fs3(6)
    );
\wr_index_binary_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_2msb_xor_axi,
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(2),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(3),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(4),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(5),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(6),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => wr_index_i_reg(0),
      I1 => \wr_index_gray_reg[1]_i_2__0_n_0\,
      I2 => wr_index_i_reg(1),
      O => wr_index_gray_reg020_out
    );
\wr_index_gray_reg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(5),
      I2 => RXE_RXMSG_VAL_F0,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(4),
      I5 => wr_index_i_reg(3),
      O => \wr_index_gray_reg[1]_i_2__0_n_0\
    );
\wr_index_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in15_in,
      I1 => p_1_in17_in,
      O => wr_index_gray_reg018_out
    );
\wr_index_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(3),
      I2 => wr_index_i_reg(4),
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => RXE_RXMSG_VAL_F0,
      I5 => wr_index_i_reg(5),
      O => wr_index_gray_reg016_out
    );
\wr_index_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55556AAA"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(5),
      I2 => RXE_RXMSG_VAL_F0,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(4),
      O => wr_index_gray_reg014_out
    );
\wr_index_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => RXE_RXMSG_VAL_F0,
      I3 => wr_index_i_reg(5),
      O => wr_index_gray_reg012_out
    );
\wr_index_gray_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => RXE_RXMSG_VAL_F0,
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => wr_index_i_reg(5),
      O => wr_index_gray_reg0
    );
\wr_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg020_out,
      Q => wr_index_gray_reg(1),
      R => SR(0)
    );
\wr_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg018_out,
      Q => wr_index_gray_reg(2),
      R => SR(0)
    );
\wr_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg016_out,
      Q => wr_index_gray_reg(3),
      R => SR(0)
    );
\wr_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg014_out,
      Q => wr_index_gray_reg(4),
      R => SR(0)
    );
\wr_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg012_out,
      Q => wr_index_gray_reg(5),
      R => SR(0)
    );
\wr_index_gray_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg0,
      Q => wr_index_gray_reg(6),
      R => SR(0)
    );
\wr_index_gray_synced_fs3_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(0),
      Q => p_1_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(1),
      Q => p_0_in32_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(2),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(3),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(4),
      Q => p_1_in25_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(5),
      Q => p_2_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(6),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_i[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => wr_index_i_reg(1),
      I1 => \wr_index_gray_reg[1]_i_2__0_n_0\,
      I2 => wr_index_i_reg(0),
      O => p_1_in1_in
    );
\wr_index_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(4),
      I2 => \wr_index_i_reg[1]_0\,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(2),
      I5 => wr_index_i_reg(1),
      O => p_1_in17_in
    );
\wr_index_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => RXE_RXMSG_VAL_F0,
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => wr_index_i_reg(4),
      I4 => wr_index_i_reg(3),
      I5 => wr_index_i_reg(2),
      O => p_1_in15_in
    );
\wr_index_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => RXE_RXMSG_VAL_F0,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(3),
      O => p_1_in13_in
    );
\wr_index_i[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => RXE_RXMSG_VAL_F0,
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => wr_index_i_reg(4),
      O => p_1_in11_in
    );
\wr_index_i[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wr_index_i_reg[6]_0\(0),
      I1 => RXE_RXMSG_VAL_F0,
      I2 => wr_index_i_reg(5),
      O => p_1_in10_in
    );
\wr_index_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in1_in,
      Q => wr_index_i_reg(0),
      R => SR(0)
    );
\wr_index_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in17_in,
      Q => wr_index_i_reg(1),
      R => SR(0)
    );
\wr_index_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in15_in,
      Q => wr_index_i_reg(2),
      R => SR(0)
    );
\wr_index_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in13_in,
      Q => wr_index_i_reg(3),
      R => SR(0)
    );
\wr_index_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => wr_index_i_reg(4),
      R => SR(0)
    );
\wr_index_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in10_in,
      Q => wr_index_i_reg(5),
      R => SR(0)
    );
\wr_index_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \wr_index_i_reg[6]_1\(0),
      Q => \^wr_index_i_reg[6]_0\(0),
      R => SR(0)
    );
\wr_index_id_loc[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => wr_index_i_reg(5),
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => \wr_index_id_loc[0]_i_3_n_0\,
      I4 => dest_arst,
      O => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_id_loc_reg(1),
      I1 => \wr_index_id_loc[0]_i_4_n_0\,
      I2 => wr_index_id_loc_reg(3),
      I3 => wr_index_id_loc_reg(2),
      I4 => wr_index_id_loc_reg(0),
      O => \p_0_in__4\(10)
    );
\wr_index_id_loc[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXE_RXMSG_VAL_F0,
      I1 => wr_index_i_reg(1),
      I2 => wr_index_i_reg(2),
      I3 => wr_index_i_reg(3),
      O => \wr_index_id_loc[0]_i_3_n_0\
    );
\wr_index_id_loc[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888800000000"
    )
        port map (
      I0 => wr_index_id_loc_reg(4),
      I1 => wr_index_id_loc_reg(6),
      I2 => wr_index_id_loc_reg(7),
      I3 => wr_index_id_loc_reg(8),
      I4 => \^wr_index_id_loc_reg[9]_0\(0),
      I5 => wr_index_id_loc_reg(5),
      O => \wr_index_id_loc[0]_i_4_n_0\
    );
\wr_index_id_loc[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_index_id_loc_reg(2),
      I1 => wr_index_id_loc_reg(3),
      I2 => \wr_index_id_loc[0]_i_4_n_0\,
      I3 => wr_index_id_loc_reg(1),
      O => \p_0_in__4\(9)
    );
\wr_index_id_loc[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_index_id_loc[0]_i_4_n_0\,
      I1 => wr_index_id_loc_reg(3),
      I2 => wr_index_id_loc_reg(2),
      O => \p_0_in__4\(8)
    );
\wr_index_id_loc[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_index_id_loc[0]_i_4_n_0\,
      I1 => wr_index_id_loc_reg(3),
      O => \p_0_in__4\(7)
    );
\wr_index_id_loc[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFEAAA0000"
    )
        port map (
      I0 => wr_index_id_loc_reg(6),
      I1 => wr_index_id_loc_reg(7),
      I2 => wr_index_id_loc_reg(8),
      I3 => \^wr_index_id_loc_reg[9]_0\(0),
      I4 => wr_index_id_loc_reg(5),
      I5 => wr_index_id_loc_reg(4),
      O => \p_0_in__4\(6)
    );
\wr_index_id_loc[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFF80"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(7),
      I3 => wr_index_id_loc_reg(6),
      I4 => wr_index_id_loc_reg(5),
      O => \p_0_in__4\(5)
    );
\wr_index_id_loc[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => wr_index_id_loc_reg(7),
      I1 => wr_index_id_loc_reg(8),
      I2 => \^wr_index_id_loc_reg[9]_0\(0),
      I3 => wr_index_id_loc_reg(6),
      O => \p_0_in__4\(4)
    );
\wr_index_id_loc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(7),
      O => \p_0_in__4\(3)
    );
\wr_index_id_loc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      I1 => wr_index_id_loc_reg(8),
      O => \p_0_in__4\(2)
    );
\wr_index_id_loc[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      O => \p_0_in__4\(1)
    );
\wr_index_id_loc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(10),
      Q => wr_index_id_loc_reg(0),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(9),
      Q => wr_index_id_loc_reg(1),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(8),
      Q => wr_index_id_loc_reg(2),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(7),
      Q => wr_index_id_loc_reg(3),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(6),
      Q => wr_index_id_loc_reg(4),
      S => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(5),
      Q => wr_index_id_loc_reg(5),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(4),
      Q => wr_index_id_loc_reg(6),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(3),
      Q => wr_index_id_loc_reg(7),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(2),
      Q => wr_index_id_loc_reg(8),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(1),
      Q => \^wr_index_id_loc_reg[9]_0\(0),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\ is
  port (
    RXF_FULL_AXI_0 : out STD_LOGIC;
    RXWM_SET_F1 : out STD_LOGIC;
    RXF_FULL_I_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg_0 : out STD_LOGIC;
    \addr_location_incr_count_reg[0]_0\ : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[2]_0\ : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[1]_0\ : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[0]_0\ : out STD_LOGIC;
    \RD_INDEX_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \IC_REG_WMR_I2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_index_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_ADDR_M_CC_F1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \IC_REG_RXFP_I2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    can_clk : in STD_LOGIC;
    addr_location_incr_count_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET[18]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_DATA_RET[20]_i_7\ : in STD_LOGIC;
    \RD_DATA_RET[20]_i_7_0\ : in STD_LOGIC;
    \RD_DATA_RET[18]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_DATA_RET[18]_i_4_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_INDEX_reg[6]_0\ : in STD_LOGIC;
    \RD_INDEX_reg[6]_1\ : in STD_LOGIC;
    TS_RX_WEN_F1 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg_1 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : in STD_LOGIC;
    \wr_index_i_reg[1]_0\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F1 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    RXE_RXFIFO_WEN : in STD_LOGIC;
    \FILL_LEVEL_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_index_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\ : entity is "canfd_v2_0_1_can_rxmsg_fifo_cntl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\ is
  signal \FILL_LEVEL[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_4\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_7\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_2__0_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_2__0_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_2__0_n_7\ : STD_LOGIC;
  signal \^ic_reg_wmr_i2_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal IC_REG_WMR_I_F1 : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_INDEX0 : STD_LOGIC;
  signal \RD_INDEX[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \RD_INDEX[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \RD_INDEX[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rd_index_reg[1]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal RXE_DATA_STORED_AT_DLC0 : STD_LOGIC;
  signal RXF_FULL_AT_MSG_BOUNDARY_i_1_n_0 : STD_LOGIC;
  signal \^rxf_full_at_msg_boundary_reg_0\ : STD_LOGIC;
  signal RXF_FULL_AXI0 : STD_LOGIC;
  signal \^rxf_full_axi_0\ : STD_LOGIC;
  signal \RXF_FULL_AXI_i_2__1_n_0\ : STD_LOGIC;
  signal \RXF_FULL_AXI_i_3__1_n_0\ : STD_LOGIC;
  signal \RXF_FULL_AXI_i_4__0_n_0\ : STD_LOGIC;
  signal RXF_FULL_I0 : STD_LOGIC;
  signal \RXF_FULL_I1__8\ : STD_LOGIC;
  signal \RXF_FULL_I_i_3__1_n_0\ : STD_LOGIC;
  signal \RXF_FULL_I_i_4__1_n_0\ : STD_LOGIC;
  signal \^rxf_full_i_reg_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal RXWM_SET0_carry_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_n_1 : STD_LOGIC;
  signal RXWM_SET0_carry_n_2 : STD_LOGIC;
  signal RXWM_SET0_carry_n_3 : STD_LOGIC;
  signal addr_location_incr_count0 : STD_LOGIC;
  signal \addr_location_incr_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \^addr_location_incr_count_reg[0]_0\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_2_n_3\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_38_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_39_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_3_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_3_n_1\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_3_n_2\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_3_n_3\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_40_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_41_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_4_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_4_n_1\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_4_n_2\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_4_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in38_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal rd_index_gray_reg0 : STD_LOGIC;
  signal rd_index_gray_reg01_out : STD_LOGIC;
  signal rd_index_gray_reg03_out : STD_LOGIC;
  signal rd_index_gray_reg05_out : STD_LOGIC;
  signal rd_index_gray_reg07_out : STD_LOGIC;
  signal rd_index_gray_reg09_out : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal rd_index_gray_synced_fs2 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_binary_synced_fs3 : STD_LOGIC_VECTOR ( 2 to 6 );
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_gray_2msb_xor_axi : STD_LOGIC;
  signal wr_index_gray_reg0 : STD_LOGIC;
  signal wr_index_gray_reg012_out : STD_LOGIC;
  signal wr_index_gray_reg014_out : STD_LOGIC;
  signal wr_index_gray_reg016_out : STD_LOGIC;
  signal wr_index_gray_reg018_out : STD_LOGIC;
  signal wr_index_gray_reg020_out : STD_LOGIC;
  signal \wr_index_gray_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_gray_synced_fs3 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_i_reg : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \^wr_index_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_index_id_loc[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wr_index_id_loc_reg : STD_LOGIC_VECTOR ( 0 to 9 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FILL_LEVEL_reg[6]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FILL_LEVEL_reg[6]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_RXWM_SET0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_rx1.u_rxxpm_2_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_rx1.u_rxxpm_2_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_rx1.u_rxxpm_2_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FILL_LEVEL[0]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FILL_LEVEL[1]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FILL_LEVEL[3]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FILL_LEVEL[4]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FILL_LEVEL[5]_i_2__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FILL_LEVEL[6]_i_3__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FILL_LEVEL[6]_i_6__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FILL_LEVEL[6]_i_7__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \RD_INDEX[0]_i_5__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \RD_INDEX[2]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \RD_INDEX[3]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \RD_INDEX[4]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \RD_INDEX[6]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of RXF_FULL_AT_MSG_BOUNDARY_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \RXF_FULL_AXI_i_2__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \RXF_FULL_AXI_i_3__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addr_location_incr_count[1]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addr_location_incr_count[2]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addr_location_incr_count[3]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addr_location_incr_count[4]_i_3__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addr_location_incr_count[4]_i_4__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[1]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[2]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[4]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[5]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[6]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[1]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[2]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[3]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[4]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[1]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[4]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[5]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[6]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wr_index_i[0]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wr_index_i[3]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wr_index_i[4]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \wr_index_i[5]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wr_index_id_loc[0]_i_2__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_index_id_loc[1]_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_index_id_loc[2]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wr_index_id_loc[3]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wr_index_id_loc[5]_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wr_index_id_loc[6]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wr_index_id_loc[7]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wr_index_id_loc[8]_i_1__0\ : label is "soft_lutpair45";
begin
  \IC_REG_WMR_I2_reg[3]_0\(2 downto 0) <= \^ic_reg_wmr_i2_reg[3]_0\(2 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \RD_INDEX_reg[1]_0\(5 downto 0) <= \^rd_index_reg[1]_0\(5 downto 0);
  RXF_FULL_AT_MSG_BOUNDARY_reg_0 <= \^rxf_full_at_msg_boundary_reg_0\;
  RXF_FULL_AXI_0 <= \^rxf_full_axi_0\;
  RXF_FULL_I_reg_0 <= \^rxf_full_i_reg_0\;
  \addr_location_incr_count_reg[0]_0\ <= \^addr_location_incr_count_reg[0]_0\;
  \wr_index_i_reg[6]_0\(0) <= \^wr_index_i_reg[6]_0\(0);
\FILL_LEVEL[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I2 => \FILL_LEVEL[6]_i_3__0_n_0\,
      I3 => \FILL_LEVEL_reg[3]_i_2__0_n_7\,
      O => \FILL_LEVEL[0]_i_1__0_n_0\
    );
\FILL_LEVEL[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\,
      I1 => \FILL_LEVEL[6]_i_3__0_n_0\,
      I2 => \FILL_LEVEL_reg[3]_i_2__0_n_6\,
      O => \FILL_LEVEL[1]_i_1__1_n_0\
    );
\FILL_LEVEL[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\,
      I1 => \FILL_LEVEL[6]_i_3__0_n_0\,
      I2 => \FILL_LEVEL_reg[3]_i_2__0_n_5\,
      O => \FILL_LEVEL[2]_i_1__1_n_0\
    );
\FILL_LEVEL[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\,
      I1 => \FILL_LEVEL[6]_i_3__0_n_0\,
      I2 => \FILL_LEVEL_reg[3]_i_2__0_n_4\,
      O => \FILL_LEVEL[3]_i_1__1_n_0\
    );
\FILL_LEVEL[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      O => \FILL_LEVEL[3]_i_3__0_n_0\
    );
\FILL_LEVEL[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^rd_index_reg[1]_0\(2),
      O => \FILL_LEVEL[3]_i_4__0_n_0\
    );
\FILL_LEVEL[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(1),
      O => \FILL_LEVEL[3]_i_5__0_n_0\
    );
\FILL_LEVEL[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      O => \FILL_LEVEL[3]_i_6__0_n_0\
    );
\FILL_LEVEL[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\,
      I1 => \FILL_LEVEL[6]_i_3__0_n_0\,
      I2 => \FILL_LEVEL_reg[6]_i_2__0_n_7\,
      O => \FILL_LEVEL[4]_i_1__1_n_0\
    );
\FILL_LEVEL[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\,
      I1 => \FILL_LEVEL[6]_i_3__0_n_0\,
      I2 => \FILL_LEVEL_reg[6]_i_2__0_n_6\,
      O => \FILL_LEVEL[5]_i_2__1_n_0\
    );
\FILL_LEVEL[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \FILL_LEVEL_reg[6]_i_2__0_n_1\,
      I1 => \FILL_LEVEL[6]_i_3__0_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\,
      I3 => \^rxf_full_axi_0\,
      O => \FILL_LEVEL[6]_i_1_n_0\
    );
\FILL_LEVEL[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2F330B2"
    )
        port map (
      I0 => \FILL_LEVEL[6]_i_6__0_n_0\,
      I1 => \^rd_index_reg[1]_0\(5),
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I3 => \^rd_index_reg[1]_0\(4),
      I4 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O => \FILL_LEVEL[6]_i_3__0_n_0\
    );
\FILL_LEVEL[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I1 => \^rd_index_reg[1]_0\(5),
      O => \FILL_LEVEL[6]_i_4__0_n_0\
    );
\FILL_LEVEL[6]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I1 => \^rd_index_reg[1]_0\(4),
      O => \FILL_LEVEL[6]_i_5__0_n_0\
    );
\FILL_LEVEL[6]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2F330B2"
    )
        port map (
      I0 => \FILL_LEVEL[6]_i_7__0_n_0\,
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      O => \FILL_LEVEL[6]_i_6__0_n_0\
    );
\FILL_LEVEL[6]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4FD"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I3 => \^rd_index_reg[1]_0\(1),
      O => \FILL_LEVEL[6]_i_7__0_n_0\
    );
\FILL_LEVEL_CMB0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\,
      CO(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1\,
      CO(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2\,
      CO(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      DI(2) => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O(3) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\,
      O(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\,
      O(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\,
      O(0) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__8_n_0\,
      S(2) => \i__carry_i_2__7_n_0\,
      S(1) => \i__carry_i_3__8_n_0\,
      S(0) => \i__carry_i_4__8_n_0\
    );
\FILL_LEVEL_CMB0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2\,
      CO(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O(3) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED\(3),
      O(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\,
      O(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\,
      O(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__0_i_1__2_n_0\,
      S(0) => \i__carry__0_i_2__2_n_0\
    );
\FILL_LEVEL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FILL_LEVEL_reg[3]_i_2__0_n_0\,
      CO(2) => \FILL_LEVEL_reg[3]_i_2__0_n_1\,
      CO(1) => \FILL_LEVEL_reg[3]_i_2__0_n_2\,
      CO(0) => \FILL_LEVEL_reg[3]_i_2__0_n_3\,
      CYINIT => '1',
      DI(3) => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      DI(2) => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O(3) => \FILL_LEVEL_reg[3]_i_2__0_n_4\,
      O(2) => \FILL_LEVEL_reg[3]_i_2__0_n_5\,
      O(1) => \FILL_LEVEL_reg[3]_i_2__0_n_6\,
      O(0) => \FILL_LEVEL_reg[3]_i_2__0_n_7\,
      S(3) => \FILL_LEVEL[3]_i_3__0_n_0\,
      S(2) => \FILL_LEVEL[3]_i_4__0_n_0\,
      S(1) => \FILL_LEVEL[3]_i_5__0_n_0\,
      S(0) => \FILL_LEVEL[3]_i_6__0_n_0\
    );
\FILL_LEVEL_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[5]_i_2__1_n_0\,
      Q => \^q\(5),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\FILL_LEVEL_reg[6]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FILL_LEVEL_reg[3]_i_2__0_n_0\,
      CO(3) => \NLW_FILL_LEVEL_reg[6]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \FILL_LEVEL_reg[6]_i_2__0_n_1\,
      CO(1) => \NLW_FILL_LEVEL_reg[6]_i_2__0_CO_UNCONNECTED\(1),
      CO(0) => \FILL_LEVEL_reg[6]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O(3 downto 2) => \NLW_FILL_LEVEL_reg[6]_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \FILL_LEVEL_reg[6]_i_2__0_n_6\,
      O(0) => \FILL_LEVEL_reg[6]_i_2__0_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \FILL_LEVEL[6]_i_4__0_n_0\,
      S(0) => \FILL_LEVEL[6]_i_5__0_n_0\
    );
\IC_REG_RXFP_I2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(10),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(4),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_RXFP_I2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(9),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(3),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_RXFP_I2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(8),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(2),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_RXFP_I2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(1),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_RXFP_I2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(0),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => IC_REG_WMR_I_F1(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => IC_REG_WMR_I_F1(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => IC_REG_WMR_I_F1(2),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => \^ic_reg_wmr_i2_reg[3]_0\(2),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_wmr_i2_reg[3]_0\(1),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_wmr_i2_reg[3]_0\(0),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_DATA_RET[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_WMR_I_F1(0),
      I1 => \RD_DATA_RET[18]_i_4\(2),
      I2 => \RD_DATA_RET[20]_i_7\,
      I3 => \RD_DATA_RET[20]_i_7_0\,
      I4 => \RD_DATA_RET[18]_i_4_0\(2),
      I5 => \RD_DATA_RET[18]_i_4_1\(2),
      O => \IC_REG_WMR_I2_reg[0]_0\
    );
\RD_DATA_RET[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_WMR_I_F1(1),
      I1 => \RD_DATA_RET[18]_i_4\(1),
      I2 => \RD_DATA_RET[20]_i_7\,
      I3 => \RD_DATA_RET[20]_i_7_0\,
      I4 => \RD_DATA_RET[18]_i_4_0\(1),
      I5 => \RD_DATA_RET[18]_i_4_1\(1),
      O => \IC_REG_WMR_I2_reg[1]_0\
    );
\RD_DATA_RET[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => IC_REG_WMR_I_F1(2),
      I1 => \RD_DATA_RET[18]_i_4\(0),
      I2 => \RD_DATA_RET[20]_i_7\,
      I3 => \RD_DATA_RET[20]_i_7_0\,
      I4 => \RD_DATA_RET[18]_i_4_0\(0),
      I5 => \RD_DATA_RET[18]_i_4_1\(0),
      O => \IC_REG_WMR_I2_reg[2]_0\
    );
\RD_INDEX[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \RD_INDEX_reg[6]_0\,
      I1 => \RD_INDEX_reg[6]_1\,
      I2 => \RD_INDEX[0]_i_4__1_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => RD_INDEX0
    );
\RD_INDEX[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \RD_INDEX[0]_i_5__0_n_0\,
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \^rd_index_reg[1]_0\(4),
      I5 => p_0_in,
      O => \p_0_in__1\(6)
    );
\RD_INDEX[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => \RD_INDEX[0]_i_4__1_n_0\
    );
\RD_INDEX[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      I1 => \^rd_index_reg[1]_0\(1),
      O => \RD_INDEX[0]_i_5__0_n_0\
    );
\RD_INDEX[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(2),
      I2 => \^rd_index_reg[1]_0\(0),
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(3),
      I5 => \^rd_index_reg[1]_0\(5),
      O => \p_0_in__1\(5)
    );
\RD_INDEX[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(1),
      I2 => \^rd_index_reg[1]_0\(0),
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \^rd_index_reg[1]_0\(4),
      O => \p_0_in__1\(4)
    );
\RD_INDEX[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(2),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \^rd_index_reg[1]_0\(3),
      O => \p_0_in__1\(3)
    );
\RD_INDEX[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(2),
      O => \p_0_in__1\(2)
    );
\RD_INDEX[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      O => \RD_INDEX[6]_i_1__0_n_0\
    );
\RD_INDEX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__1\(6),
      Q => p_0_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__1\(5),
      Q => \^rd_index_reg[1]_0\(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__1\(4),
      Q => \^rd_index_reg[1]_0\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__1\(3),
      Q => \^rd_index_reg[1]_0\(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__1\(2),
      Q => \^rd_index_reg[1]_0\(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => rd_index_gray_reg0,
      Q => \^rd_index_reg[1]_0\(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \RD_INDEX[6]_i_1__0_n_0\,
      Q => \^rd_index_reg[1]_0\(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
RD_PTR_2C_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\
     port map (
      D(6) => rd_index_gray_synced_fs2(0),
      D(5) => rd_index_gray_synced_fs2(1),
      D(4) => rd_index_gray_synced_fs2(2),
      D(3) => rd_index_gray_synced_fs2(3),
      D(2) => rd_index_gray_synced_fs2(4),
      D(1) => rd_index_gray_synced_fs2(5),
      D(0) => rd_index_gray_synced_fs2(6),
      Q(6) => \rd_index_gray_reg_reg_n_0_[0]\,
      Q(5) => \rd_index_gray_reg_reg_n_0_[1]\,
      Q(4) => \rd_index_gray_reg_reg_n_0_[2]\,
      Q(3) => \rd_index_gray_reg_reg_n_0_[3]\,
      Q(2) => \rd_index_gray_reg_reg_n_0_[4]\,
      Q(1) => \rd_index_gray_reg_reg_n_0_[5]\,
      Q(0) => \rd_index_gray_reg_reg_n_0_[6]\,
      SR(0) => SR(0),
      can_clk => can_clk
    );
\RXE_DATA_STORED_AT_DLC[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[2]\,
      I1 => \addr_location_incr_count_reg_n_0_[3]\,
      I2 => \^addr_location_incr_count_reg[0]_0\,
      I3 => \addr_location_incr_count_reg_n_0_[1]\,
      I4 => \addr_location_incr_count_reg_n_0_[4]\,
      I5 => RXE_RXFIFO_WEN,
      O => RXE_DATA_STORED_AT_DLC0
    );
\RXE_DATA_STORED_AT_DLC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(0),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(0),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(9),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(9),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(8),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(8),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(7),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(7),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(6),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(6),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(5),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(5),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(4),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(4),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(3),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(3),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(2),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(2),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(1),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(1),
      R => SR(0)
    );
RXF_FULL_AT_MSG_BOUNDARY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => \^rxf_full_at_msg_boundary_reg_0\,
      I1 => \^rxf_full_i_reg_0\,
      I2 => RXE_RXFIFO_WEN_FD2,
      I3 => RXE_RXFIFO_WEN_FD1,
      I4 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      O => RXF_FULL_AT_MSG_BOUNDARY_i_1_n_0
    );
RXF_FULL_AT_MSG_BOUNDARY_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXF_FULL_AT_MSG_BOUNDARY_i_1_n_0,
      Q => \^rxf_full_at_msg_boundary_reg_0\,
      R => '0'
    );
\RXF_FULL_AXI_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800080000080"
    )
        port map (
      I0 => \RXF_FULL_AXI_i_2__1_n_0\,
      I1 => \RXF_FULL_AXI_i_3__1_n_0\,
      I2 => \RXF_FULL_AXI_i_4__0_n_0\,
      I3 => \^rd_index_reg[1]_0\(4),
      I4 => \^rd_index_reg[1]_0\(3),
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      O => RXF_FULL_AXI0
    );
\RXF_FULL_AXI_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => p_0_in32_in,
      I2 => p_0_in,
      I3 => p_1_in,
      O => \RXF_FULL_AXI_i_2__1_n_0\
    );
\RXF_FULL_AXI_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09606009"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => p_2_in,
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \^rd_index_reg[1]_0\(3),
      I4 => p_1_in25_in,
      O => \RXF_FULL_AXI_i_3__1_n_0\
    );
\RXF_FULL_AXI_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069690069000069"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => \^rd_index_reg[1]_0\(4),
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(0),
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      O => \RXF_FULL_AXI_i_4__0_n_0\
    );
RXF_FULL_AXI_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXF_FULL_AXI0,
      Q => \^rxf_full_axi_0\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RXF_FULL_I_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824214200000000"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => wr_index_i_reg(0),
      I2 => \wr_index_gray_reg[1]_i_2__1_n_0\,
      I3 => wr_index_i_reg(1),
      I4 => p_0_in38_in,
      I5 => \RXF_FULL_I1__8\,
      O => RXF_FULL_I0
    );
\RXF_FULL_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060900060000090"
    )
        port map (
      I0 => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      I1 => p_1_in13_in,
      I2 => \RXF_FULL_I_i_3__1_n_0\,
      I3 => p_1_in17_in,
      I4 => p_1_in15_in,
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      O => \RXF_FULL_I1__8\
    );
\RXF_FULL_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222882888882282"
    )
        port map (
      I0 => \RXF_FULL_I_i_4__1_n_0\,
      I1 => wr_index_i_reg(3),
      I2 => wr_index_i_reg(5),
      I3 => \wr_index_i_reg[1]_0\,
      I4 => wr_index_i_reg(4),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      O => \RXF_FULL_I_i_3__1_n_0\
    );
\RXF_FULL_I_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006699066600009"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      I2 => RXE_RXMSG_VAL_F1,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(5),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\,
      O => \RXF_FULL_I_i_4__1_n_0\
    );
RXF_FULL_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXF_FULL_I0,
      Q => \^rxf_full_i_reg_0\,
      R => SR(0)
    );
RXWM_SET0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => RXWM_SET0_carry_n_0,
      CO(2) => RXWM_SET0_carry_n_1,
      CO(1) => RXWM_SET0_carry_n_2,
      CO(0) => RXWM_SET0_carry_n_3,
      CYINIT => '0',
      DI(3) => \^q\(6),
      DI(2) => \RXWM_SET0_carry_i_1__0_n_0\,
      DI(1) => \RXWM_SET0_carry_i_2__0_n_0\,
      DI(0) => \RXWM_SET0_carry_i_3__0_n_0\,
      O(3 downto 0) => NLW_RXWM_SET0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \RXWM_SET0_carry_i_4__0_n_0\,
      S(2) => \RXWM_SET0_carry_i_5__0_n_0\,
      S(1) => \RXWM_SET0_carry_i_6__0_n_0\,
      S(0) => \RXWM_SET0_carry_i_7__0_n_0\
    );
\RXWM_SET0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(5),
      I1 => IC_REG_WMR_I_F1(0),
      I2 => \^q\(4),
      I3 => IC_REG_WMR_I_F1(1),
      O => \RXWM_SET0_carry_i_1__0_n_0\
    );
\RXWM_SET0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(3),
      I1 => IC_REG_WMR_I_F1(2),
      I2 => \^q\(2),
      I3 => \^ic_reg_wmr_i2_reg[3]_0\(2),
      O => \RXWM_SET0_carry_i_2__0_n_0\
    );
\RXWM_SET0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^ic_reg_wmr_i2_reg[3]_0\(1),
      I2 => \^q\(0),
      I3 => \^ic_reg_wmr_i2_reg[3]_0\(0),
      O => \RXWM_SET0_carry_i_3__0_n_0\
    );
\RXWM_SET0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \RXWM_SET0_carry_i_4__0_n_0\
    );
\RXWM_SET0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => IC_REG_WMR_I_F1(0),
      I1 => \^q\(5),
      I2 => IC_REG_WMR_I_F1(1),
      I3 => \^q\(4),
      O => \RXWM_SET0_carry_i_5__0_n_0\
    );
\RXWM_SET0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => IC_REG_WMR_I_F1(2),
      I1 => \^q\(3),
      I2 => \^ic_reg_wmr_i2_reg[3]_0\(2),
      I3 => \^q\(2),
      O => \RXWM_SET0_carry_i_6__0_n_0\
    );
\RXWM_SET0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[3]_0\(1),
      I1 => \^q\(1),
      I2 => \^ic_reg_wmr_i2_reg[3]_0\(0),
      I3 => \^q\(0),
      O => \RXWM_SET0_carry_i_7__0_n_0\
    );
RXWM_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXWM_SET0_carry_n_0,
      Q => RXWM_SET_F1,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
WR_PTR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\
     port map (
      D(6) => wr_index_gray_synced_fs3(0),
      D(5) => wr_index_gray_synced_fs3(1),
      D(4) => wr_index_gray_synced_fs3(2),
      D(3) => wr_index_gray_synced_fs3(3),
      D(2) => wr_index_gray_synced_fs3(4),
      D(1) => wr_index_gray_synced_fs3(5),
      D(0) => wr_index_gray_synced_fs3(6),
      \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      Q(5) => \wr_index_gray_reg_reg_n_0_[1]\,
      Q(4) => \wr_index_gray_reg_reg_n_0_[2]\,
      Q(3) => \wr_index_gray_reg_reg_n_0_[3]\,
      Q(2) => \wr_index_gray_reg_reg_n_0_[4]\,
      Q(1) => \wr_index_gray_reg_reg_n_0_[5]\,
      Q(0) => \wr_index_gray_reg_reg_n_0_[6]\,
      s_axi_aclk => s_axi_aclk,
      wr_index_i_reg(0) => wr_index_i_reg(0)
    );
\addr_location_incr_count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005154"
    )
        port map (
      I0 => TS_RX_WEN_F1,
      I1 => addr_location_incr_count0,
      I2 => RXE_MSGVAL_EARLY_F1,
      I3 => \^addr_location_incr_count_reg[0]_0\,
      I4 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      O => \addr_location_incr_count[0]_i_1__0_n_0\
    );
\addr_location_incr_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^addr_location_incr_count_reg[0]_0\,
      I1 => \addr_location_incr_count_reg_n_0_[1]\,
      O => \addr_location_incr_count[1]_i_1__1_n_0\
    );
\addr_location_incr_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[1]\,
      I1 => \^addr_location_incr_count_reg[0]_0\,
      I2 => \addr_location_incr_count_reg_n_0_[2]\,
      O => \addr_location_incr_count[2]_i_1__1_n_0\
    );
\addr_location_incr_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[2]\,
      I1 => \^addr_location_incr_count_reg[0]_0\,
      I2 => \addr_location_incr_count_reg_n_0_[1]\,
      I3 => \addr_location_incr_count_reg_n_0_[3]\,
      O => \addr_location_incr_count[3]_i_1__1_n_0\
    );
\addr_location_incr_count[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => \addr_location_incr_count[4]_i_4__0_n_0\,
      I1 => \addr_location_incr_count_reg_n_0_[4]\,
      I2 => \addr_location_incr_count_reg_n_0_[1]\,
      I3 => \^addr_location_incr_count_reg[0]_0\,
      I4 => \addr_location_incr_count_reg_n_0_[3]\,
      I5 => \addr_location_incr_count_reg_n_0_[2]\,
      O => addr_location_incr_count0
    );
\addr_location_incr_count[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[3]\,
      I1 => \addr_location_incr_count_reg_n_0_[1]\,
      I2 => \^addr_location_incr_count_reg[0]_0\,
      I3 => \addr_location_incr_count_reg_n_0_[2]\,
      I4 => \addr_location_incr_count_reg_n_0_[4]\,
      O => \addr_location_incr_count[4]_i_3__0_n_0\
    );
\addr_location_incr_count[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => RXE_RXFIFO_WEN_FD1,
      I2 => RXE_RXFIFO_WEN_FD2,
      I3 => \^rxf_full_at_msg_boundary_reg_0\,
      O => \addr_location_incr_count[4]_i_4__0_n_0\
    );
\addr_location_incr_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \addr_location_incr_count[0]_i_1__0_n_0\,
      Q => \^addr_location_incr_count_reg[0]_0\,
      R => '0'
    );
\addr_location_incr_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[1]_i_1__1_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[1]\,
      R => addr_location_incr_count_2(0)
    );
\addr_location_incr_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[2]_i_1__1_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[2]\,
      R => addr_location_incr_count_2(0)
    );
\addr_location_incr_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[3]_i_1__1_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[3]\,
      R => addr_location_incr_count_2(0)
    );
\addr_location_incr_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[4]_i_3__0_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[4]\,
      R => addr_location_incr_count_2(0)
    );
\gen_rx1.u_rxxpm_2_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_rx1.u_rxxpm_2_i_3_n_0\,
      CO(3 downto 1) => \NLW_gen_rx1.u_rxxpm_2_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_rx1.u_rxxpm_2_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gen_rx1.u_rxxpm_2_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => RX_ADDR_M_CC_F1(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => wr_index_id_loc_reg(0),
      S(0) => wr_index_id_loc_reg(1)
    );
\gen_rx1.u_rxxpm_2_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_rx1.u_rxxpm_2_i_4_n_0\,
      CO(3) => \gen_rx1.u_rxxpm_2_i_3_n_0\,
      CO(2) => \gen_rx1.u_rxxpm_2_i_3_n_1\,
      CO(1) => \gen_rx1.u_rxxpm_2_i_3_n_2\,
      CO(0) => \gen_rx1.u_rxxpm_2_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RX_ADDR_M_CC_F1(7 downto 4),
      S(3) => wr_index_id_loc_reg(2),
      S(2) => wr_index_id_loc_reg(3),
      S(1) => wr_index_id_loc_reg(4),
      S(0) => wr_index_id_loc_reg(5)
    );
\gen_rx1.u_rxxpm_2_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(6),
      I1 => \addr_location_incr_count_reg_n_0_[4]\,
      O => \gen_rx1.u_rxxpm_2_i_38_n_0\
    );
\gen_rx1.u_rxxpm_2_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(7),
      I1 => \addr_location_incr_count_reg_n_0_[3]\,
      O => \gen_rx1.u_rxxpm_2_i_39_n_0\
    );
\gen_rx1.u_rxxpm_2_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_rx1.u_rxxpm_2_i_4_n_0\,
      CO(2) => \gen_rx1.u_rxxpm_2_i_4_n_1\,
      CO(1) => \gen_rx1.u_rxxpm_2_i_4_n_2\,
      CO(0) => \gen_rx1.u_rxxpm_2_i_4_n_3\,
      CYINIT => '0',
      DI(3) => wr_index_id_loc_reg(6),
      DI(2) => wr_index_id_loc_reg(7),
      DI(1) => wr_index_id_loc_reg(8),
      DI(0) => wr_index_id_loc_reg(9),
      O(3 downto 1) => RX_ADDR_M_CC_F1(3 downto 1),
      O(0) => \NLW_gen_rx1.u_rxxpm_2_i_4_O_UNCONNECTED\(0),
      S(3) => \gen_rx1.u_rxxpm_2_i_38_n_0\,
      S(2) => \gen_rx1.u_rxxpm_2_i_39_n_0\,
      S(1) => \gen_rx1.u_rxxpm_2_i_40_n_0\,
      S(0) => \gen_rx1.u_rxxpm_2_i_41_n_0\
    );
\gen_rx1.u_rxxpm_2_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(8),
      I1 => \addr_location_incr_count_reg_n_0_[2]\,
      O => \gen_rx1.u_rxxpm_2_i_40_n_0\
    );
\gen_rx1.u_rxxpm_2_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => \addr_location_incr_count_reg_n_0_[1]\,
      O => \gen_rx1.u_rxxpm_2_i_41_n_0\
    );
\gen_rx1.u_rxxpm_2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => \addr_location_incr_count_reg_n_0_[1]\,
      O => RX_ADDR_M_CC_F1(0)
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I1 => \^rd_index_reg[1]_0\(5),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I1 => \^rd_index_reg[1]_0\(4),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^rd_index_reg[1]_0\(2),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(1),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      O => \i__carry_i_4__8_n_0\
    );
\rd_index_gray_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => p_0_in,
      O => rd_index_gray_reg09_out
    );
\rd_index_gray_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(5),
      O => rd_index_gray_reg07_out
    );
\rd_index_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(4),
      O => rd_index_gray_reg05_out
    );
\rd_index_gray_reg[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(2),
      O => rd_index_gray_reg03_out
    );
\rd_index_gray_reg[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => \^rd_index_reg[1]_0\(2),
      O => rd_index_gray_reg01_out
    );
\rd_index_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      I1 => \^rd_index_reg[1]_0\(1),
      O => rd_index_gray_reg0
    );
\rd_index_gray_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => \rd_index_gray_reg_reg_n_0_[0]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg09_out,
      Q => \rd_index_gray_reg_reg_n_0_[1]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg07_out,
      Q => \rd_index_gray_reg_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg05_out,
      Q => \rd_index_gray_reg_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg03_out,
      Q => \rd_index_gray_reg_reg_n_0_[4]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg01_out,
      Q => \rd_index_gray_reg_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg0,
      Q => \rd_index_gray_reg_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_synced_fs2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(0),
      Q => p_0_in0_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(1),
      Q => p_0_in38_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(2),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(3),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(4),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(5),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(6),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\,
      R => SR(0)
    );
\wr_index_binary_synced_fs3_d1[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in32_in,
      I1 => p_1_in,
      O => wr_index_gray_2msb_xor_axi
    );
\wr_index_binary_synced_fs3_d1[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => p_0_in32_in,
      O => wr_index_binary_synced_fs3(2)
    );
\wr_index_binary_synced_fs3_d1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => p_0_in32_in,
      O => wr_index_binary_synced_fs3(3)
    );
\wr_index_binary_synced_fs3_d1[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in25_in,
      I1 => p_0_in32_in,
      I2 => p_1_in,
      I3 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      O => wr_index_binary_synced_fs3(4)
    );
\wr_index_binary_synced_fs3_d1[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => p_0_in32_in,
      I4 => p_2_in,
      I5 => p_1_in25_in,
      O => wr_index_binary_synced_fs3(5)
    );
\wr_index_binary_synced_fs3_d1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => wr_index_gray_2msb_xor_axi,
      I3 => p_1_in25_in,
      I4 => p_2_in,
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      O => wr_index_binary_synced_fs3(6)
    );
\wr_index_binary_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_2msb_xor_axi,
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(2),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(3),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(4),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(5),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(6),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_reg[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => wr_index_i_reg(0),
      I1 => \wr_index_gray_reg[1]_i_2__1_n_0\,
      I2 => wr_index_i_reg(1),
      O => wr_index_gray_reg020_out
    );
\wr_index_gray_reg[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(5),
      I2 => RXE_RXMSG_VAL_F1,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(4),
      I5 => wr_index_i_reg(3),
      O => \wr_index_gray_reg[1]_i_2__1_n_0\
    );
\wr_index_gray_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in15_in,
      I1 => p_1_in17_in,
      O => wr_index_gray_reg018_out
    );
\wr_index_gray_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(3),
      I2 => wr_index_i_reg(4),
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => RXE_RXMSG_VAL_F1,
      I5 => wr_index_i_reg(5),
      O => wr_index_gray_reg016_out
    );
\wr_index_gray_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55556AAA"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(5),
      I2 => RXE_RXMSG_VAL_F1,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(4),
      O => wr_index_gray_reg014_out
    );
\wr_index_gray_reg[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => RXE_RXMSG_VAL_F1,
      I3 => wr_index_i_reg(5),
      O => wr_index_gray_reg012_out
    );
\wr_index_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => RXE_RXMSG_VAL_F1,
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => wr_index_i_reg(5),
      O => wr_index_gray_reg0
    );
\wr_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg020_out,
      Q => \wr_index_gray_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg018_out,
      Q => \wr_index_gray_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg016_out,
      Q => \wr_index_gray_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg014_out,
      Q => \wr_index_gray_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg012_out,
      Q => \wr_index_gray_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg0,
      Q => \wr_index_gray_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\wr_index_gray_synced_fs3_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(0),
      Q => p_1_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(1),
      Q => p_0_in32_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(2),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(3),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(4),
      Q => p_1_in25_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(5),
      Q => p_2_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(6),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_i[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => wr_index_i_reg(1),
      I1 => \wr_index_gray_reg[1]_i_2__1_n_0\,
      I2 => wr_index_i_reg(0),
      O => p_1_in1_in
    );
\wr_index_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(4),
      I2 => \wr_index_i_reg[1]_0\,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(2),
      I5 => wr_index_i_reg(1),
      O => p_1_in17_in
    );
\wr_index_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => RXE_RXMSG_VAL_F1,
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => wr_index_i_reg(4),
      I4 => wr_index_i_reg(3),
      I5 => wr_index_i_reg(2),
      O => p_1_in15_in
    );
\wr_index_i[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => RXE_RXMSG_VAL_F1,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(3),
      O => p_1_in13_in
    );
\wr_index_i[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => RXE_RXMSG_VAL_F1,
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => wr_index_i_reg(4),
      O => p_1_in11_in
    );
\wr_index_i[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wr_index_i_reg[6]_0\(0),
      I1 => RXE_RXMSG_VAL_F1,
      I2 => wr_index_i_reg(5),
      O => p_1_in10_in
    );
\wr_index_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in1_in,
      Q => wr_index_i_reg(0),
      R => SR(0)
    );
\wr_index_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in17_in,
      Q => wr_index_i_reg(1),
      R => SR(0)
    );
\wr_index_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in15_in,
      Q => wr_index_i_reg(2),
      R => SR(0)
    );
\wr_index_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in13_in,
      Q => wr_index_i_reg(3),
      R => SR(0)
    );
\wr_index_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => wr_index_i_reg(4),
      R => SR(0)
    );
\wr_index_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in10_in,
      Q => wr_index_i_reg(5),
      R => SR(0)
    );
\wr_index_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \wr_index_i_reg[6]_1\(0),
      Q => \^wr_index_i_reg[6]_0\(0),
      R => SR(0)
    );
\wr_index_id_loc[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => wr_index_i_reg(5),
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => \wr_index_id_loc[0]_i_3__0_n_0\,
      I4 => dest_arst,
      O => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_id_loc_reg(1),
      I1 => \wr_index_id_loc[0]_i_4__0_n_0\,
      I2 => wr_index_id_loc_reg(3),
      I3 => wr_index_id_loc_reg(2),
      I4 => wr_index_id_loc_reg(0),
      O => \p_0_in__5\(10)
    );
\wr_index_id_loc[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXE_RXMSG_VAL_F1,
      I1 => wr_index_i_reg(1),
      I2 => wr_index_i_reg(2),
      I3 => wr_index_i_reg(3),
      O => \wr_index_id_loc[0]_i_3__0_n_0\
    );
\wr_index_id_loc[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888800000000"
    )
        port map (
      I0 => wr_index_id_loc_reg(4),
      I1 => wr_index_id_loc_reg(6),
      I2 => wr_index_id_loc_reg(7),
      I3 => wr_index_id_loc_reg(8),
      I4 => wr_index_id_loc_reg(9),
      I5 => wr_index_id_loc_reg(5),
      O => \wr_index_id_loc[0]_i_4__0_n_0\
    );
\wr_index_id_loc[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_index_id_loc_reg(2),
      I1 => wr_index_id_loc_reg(3),
      I2 => \wr_index_id_loc[0]_i_4__0_n_0\,
      I3 => wr_index_id_loc_reg(1),
      O => \p_0_in__5\(9)
    );
\wr_index_id_loc[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_index_id_loc[0]_i_4__0_n_0\,
      I1 => wr_index_id_loc_reg(3),
      I2 => wr_index_id_loc_reg(2),
      O => \p_0_in__5\(8)
    );
\wr_index_id_loc[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_index_id_loc[0]_i_4__0_n_0\,
      I1 => wr_index_id_loc_reg(3),
      O => \p_0_in__5\(7)
    );
\wr_index_id_loc[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFEAAA0000"
    )
        port map (
      I0 => wr_index_id_loc_reg(6),
      I1 => wr_index_id_loc_reg(7),
      I2 => wr_index_id_loc_reg(8),
      I3 => wr_index_id_loc_reg(9),
      I4 => wr_index_id_loc_reg(5),
      I5 => wr_index_id_loc_reg(4),
      O => \p_0_in__5\(6)
    );
\wr_index_id_loc[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFF80"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(7),
      I3 => wr_index_id_loc_reg(6),
      I4 => wr_index_id_loc_reg(5),
      O => \p_0_in__5\(5)
    );
\wr_index_id_loc[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => wr_index_id_loc_reg(7),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(9),
      I3 => wr_index_id_loc_reg(6),
      O => \p_0_in__5\(4)
    );
\wr_index_id_loc[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(7),
      O => \p_0_in__5\(3)
    );
\wr_index_id_loc[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => wr_index_id_loc_reg(8),
      O => \p_0_in__5\(2)
    );
\wr_index_id_loc[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      O => \p_0_in__5\(1)
    );
\wr_index_id_loc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(10),
      Q => wr_index_id_loc_reg(0),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(9),
      Q => wr_index_id_loc_reg(1),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(8),
      Q => wr_index_id_loc_reg(2),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(7),
      Q => wr_index_id_loc_reg(3),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(6),
      Q => wr_index_id_loc_reg(4),
      S => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(5),
      Q => wr_index_id_loc_reg(5),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(4),
      Q => wr_index_id_loc_reg(6),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(3),
      Q => wr_index_id_loc_reg(7),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(2),
      Q => wr_index_id_loc_reg(8),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(1),
      Q => wr_index_id_loc_reg(9),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp is
  port (
    MATCH_RESULT_FS2_D1 : out STD_LOGIC;
    MATCH_RESULT_1_D1 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : out STD_LOGIC;
    TS_RX_WEN_F1_reg_0 : out STD_LOGIC;
    TS_COUNTER_SW_RST_D1 : out STD_LOGIC;
    RXE_RXMSG_VAL_F1 : out STD_LOGIC;
    MATCH_RESULT_0_D1 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F1 : out STD_LOGIC;
    RXE_RXMSG_VAL_F0 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F0 : out STD_LOGIC;
    MATCH_RESULT_TO_BSP : out STD_LOGIC;
    TS_COUNTER_SW_RST_D2 : out STD_LOGIC;
    CLKM_EN_D1 : out STD_LOGIC;
    TS_RX_WEN : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    IC_SYNC_ISR_MSGLST_F1 : out STD_LOGIC;
    IC_SYNC_ISR_MSGLST : out STD_LOGIC;
    IC_SYNC_TSR_WEN : out STD_LOGIC;
    RXE_RXMSG_VAL_F0_reg_0 : out STD_LOGIC;
    RXE_RXMSG_VAL_F0_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_RXMSG_VAL_F1_reg_0 : out STD_LOGIC;
    RXE_RXMSG_VAL_F1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    TS_RX_WDATA_F1 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \MATCHED_FILTER_INDEX_FS2_D1_reg[0]_0\ : out STD_LOGIC;
    \syncstages_ff_reg[0][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    can_clk : in STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F10 : in STD_LOGIC;
    IC_TIMESTAMP_RST_P : in STD_LOGIC;
    RXE_RXMSG_VAL_F10 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F10 : in STD_LOGIC;
    RXE_RXMSG_VAL_F00 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F00 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F00 : in STD_LOGIC;
    MATCH_RESULT_TO_BSP0 : in STD_LOGIC;
    \CLKD_COUNTER_I_reg[3]_0\ : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1_reg_0 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg_0 : in STD_LOGIC;
    TIME_STAMP_CNT_REG_WEN_reg_0 : in STD_LOGIC;
    \wr_index_i_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \TIME_STAMP_CNT_CAPTURE_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp is
  signal CLKD_CMP_I : STD_LOGIC;
  signal CLKD_COUNTER_I_reg : STD_LOGIC_VECTOR ( 0 to 3 );
  signal CLKM_EN : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MATCHED_FILTER_INDEX_FS2 : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^matched_filter_index_fs2_d1_reg[0]_0\ : STD_LOGIC;
  signal MATCH_RESULT_0 : STD_LOGIC;
  signal MATCH_RESULT_1 : STD_LOGIC;
  signal MATCH_RESULT_1_D1_i_3_n_0 : STD_LOGIC;
  signal MATCH_RESULT_FS2 : STD_LOGIC;
  signal \^match_result_fs2_d1\ : STD_LOGIC;
  signal \^rxe_msgval_early_f0\ : STD_LOGIC;
  signal \^rxe_msgval_early_f1\ : STD_LOGIC;
  signal \^rxe_rxmsg_val_f0\ : STD_LOGIC;
  signal \^rxe_rxmsg_val_f1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT[15]_i_3_n_0\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^ts_counter_sw_rst_d1\ : STD_LOGIC;
  signal TS_RX_REN_D1_I : STD_LOGIC;
  signal TS_RX_REN_D1_I_F1 : STD_LOGIC;
  signal TS_RX_REN_I_F1_reg_n_0 : STD_LOGIC;
  signal TS_RX_REN_I_reg_n_0 : STD_LOGIC;
  signal \^ts_rx_wdata_f1\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^ts_rx_wen_f1_reg_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIME_STAMP_CNT_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[0]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[1]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[2]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[3]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of MATCH_RESULT_0_D1_i_1 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of MATCH_RESULT_1_D1_i_1 : label is "soft_lutpair284";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is "TRUE";
  attribute SOFT_HLUTNM of \wr_index_i[1]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \wr_index_i[1]_i_2__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \wr_index_i[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \wr_index_i[6]_i_1__0\ : label is "soft_lutpair285";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  \MATCHED_FILTER_INDEX_FS2_D1_reg[0]_0\ <= \^matched_filter_index_fs2_d1_reg[0]_0\;
  MATCH_RESULT_FS2_D1 <= \^match_result_fs2_d1\;
  RXE_MSGVAL_EARLY_F0 <= \^rxe_msgval_early_f0\;
  RXE_MSGVAL_EARLY_F1 <= \^rxe_msgval_early_f1\;
  RXE_RXMSG_VAL_F0 <= \^rxe_rxmsg_val_f0\;
  RXE_RXMSG_VAL_F1 <= \^rxe_rxmsg_val_f1\;
  TS_COUNTER_SW_RST_D1 <= \^ts_counter_sw_rst_d1\;
  TS_RX_WDATA_F1(20 downto 0) <= \^ts_rx_wdata_f1\(20 downto 0);
  TS_RX_WEN_F1_reg_0 <= \^ts_rx_wen_f1_reg_0\;
\CLKD_COUNTER_I[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(0),
      I1 => CLKD_COUNTER_I_reg(3),
      I2 => CLKD_COUNTER_I_reg(2),
      I3 => CLKD_COUNTER_I_reg(1),
      O => \p_0_in__0\(3)
    );
\CLKD_COUNTER_I[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(1),
      I1 => CLKD_COUNTER_I_reg(2),
      I2 => CLKD_COUNTER_I_reg(3),
      O => \p_0_in__0\(2)
    );
\CLKD_COUNTER_I[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(3),
      I1 => CLKD_COUNTER_I_reg(2),
      O => \p_0_in__0\(1)
    );
\CLKD_COUNTER_I[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(3),
      O => \p_0_in__0\(0)
    );
\CLKD_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => CLKD_COUNTER_I_reg(0),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\CLKD_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => CLKD_COUNTER_I_reg(1),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\CLKD_COUNTER_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => CLKD_COUNTER_I_reg(2),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\CLKD_COUNTER_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => CLKD_COUNTER_I_reg(3),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
CLKM_EN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CLKM_EN,
      Q => CLKM_EN_D1,
      R => SYNC_RST_TL
    );
\CLKM_EN_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(0),
      I1 => CLKD_COUNTER_I_reg(3),
      I2 => CLKD_COUNTER_I_reg(2),
      I3 => CLKD_COUNTER_I_reg(1),
      O => CLKD_CMP_I
    );
CLKM_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CLKD_CMP_I,
      Q => CLKM_EN,
      R => SYNC_RST_TL
    );
IC_SYNC_ISR_MSGLST_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_F1_reg_0,
      Q => IC_SYNC_ISR_MSGLST_F1,
      R => SYNC_RST_TL
    );
IC_SYNC_ISR_MSGLST_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_reg_0,
      Q => IC_SYNC_ISR_MSGLST,
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(0),
      Q => \^ts_rx_wdata_f1\(20),
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(1),
      Q => \^ts_rx_wdata_f1\(19),
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(2),
      Q => \^ts_rx_wdata_f1\(18),
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(3),
      Q => \^ts_rx_wdata_f1\(17),
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(4),
      Q => \^ts_rx_wdata_f1\(16),
      R => SYNC_RST_TL
    );
MATCH_RESULT_0_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^match_result_fs2_d1\,
      I1 => \^matched_filter_index_fs2_d1_reg[0]_0\,
      O => MATCH_RESULT_0
    );
MATCH_RESULT_0_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCH_RESULT_0,
      Q => MATCH_RESULT_0_D1,
      R => SYNC_RST_TL
    );
MATCH_RESULT_1_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^match_result_fs2_d1\,
      I1 => \^matched_filter_index_fs2_d1_reg[0]_0\,
      O => MATCH_RESULT_1
    );
MATCH_RESULT_1_D1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DD4D"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(20),
      I1 => Q(4),
      I2 => \^ts_rx_wdata_f1\(19),
      I3 => Q(3),
      I4 => MATCH_RESULT_1_D1_i_3_n_0,
      O => \^matched_filter_index_fs2_d1_reg[0]_0\
    );
MATCH_RESULT_1_D1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2B2BB22B222B2"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(18),
      I1 => Q(2),
      I2 => \^ts_rx_wdata_f1\(17),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^ts_rx_wdata_f1\(16),
      O => MATCH_RESULT_1_D1_i_3_n_0
    );
MATCH_RESULT_1_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCH_RESULT_1,
      Q => MATCH_RESULT_1_D1,
      R => SYNC_RST_TL
    );
MATCH_RESULT_FS2_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCH_RESULT_FS2,
      Q => \^match_result_fs2_d1\,
      R => SYNC_RST_TL
    );
MATCH_RESULT_TO_BSP_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCH_RESULT_TO_BSP0,
      Q => MATCH_RESULT_TO_BSP,
      R => SYNC_RST_TL
    );
RXE_MSGVAL_EARLY_F0_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_MSGVAL_EARLY_F00,
      Q => \^rxe_msgval_early_f0\,
      R => SYNC_RST_TL
    );
RXE_MSGVAL_EARLY_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_MSGVAL_EARLY_F10,
      Q => \^rxe_msgval_early_f1\,
      R => SYNC_RST_TL
    );
RXE_RXMSG_INVAL_F0_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RXMSG_INVAL_F00,
      Q => RXE_RXMSG_INVAL_F0,
      R => SYNC_RST_TL
    );
RXE_RXMSG_INVAL_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RXMSG_INVAL_F10,
      Q => RXE_RXMSG_INVAL_F1,
      R => SYNC_RST_TL
    );
RXE_RXMSG_VAL_F0_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RXMSG_VAL_F00,
      Q => \^rxe_rxmsg_val_f0\,
      R => SYNC_RST_TL
    );
RXE_RXMSG_VAL_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RXMSG_VAL_F10,
      Q => \^rxe_rxmsg_val_f1\,
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \TIME_STAMP_CNT[15]_i_3_n_0\
    );
\TIME_STAMP_CNT_CAPTURE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(15),
      Q => \^ts_rx_wdata_f1\(15),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(5),
      Q => \^ts_rx_wdata_f1\(5),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(4),
      Q => \^ts_rx_wdata_f1\(4),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(3),
      Q => \^ts_rx_wdata_f1\(3),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(2),
      Q => \^ts_rx_wdata_f1\(2),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(1),
      Q => \^ts_rx_wdata_f1\(1),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(0),
      Q => \^ts_rx_wdata_f1\(0),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(14),
      Q => \^ts_rx_wdata_f1\(14),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(13),
      Q => \^ts_rx_wdata_f1\(13),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(12),
      Q => \^ts_rx_wdata_f1\(12),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(11),
      Q => \^ts_rx_wdata_f1\(11),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(10),
      Q => \^ts_rx_wdata_f1\(10),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(9),
      Q => \^ts_rx_wdata_f1\(9),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(8),
      Q => \^ts_rx_wdata_f1\(8),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(7),
      Q => \^ts_rx_wdata_f1\(7),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(6),
      Q => \^ts_rx_wdata_f1\(6),
      R => SYNC_RST_TL
    );
TIME_STAMP_CNT_REG_WEN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TIME_STAMP_CNT_REG_WEN_reg_0,
      Q => IC_SYNC_TSR_WEN,
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[3]_i_1_n_4\,
      Q => \^d\(15),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[11]_i_1_n_6\,
      Q => \^d\(5),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[11]_i_1_n_7\,
      Q => \^d\(4),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIME_STAMP_CNT_reg[15]_i_2_n_0\,
      CO(3) => \TIME_STAMP_CNT_reg[11]_i_1_n_0\,
      CO(2) => \TIME_STAMP_CNT_reg[11]_i_1_n_1\,
      CO(1) => \TIME_STAMP_CNT_reg[11]_i_1_n_2\,
      CO(0) => \TIME_STAMP_CNT_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIME_STAMP_CNT_reg[11]_i_1_n_4\,
      O(2) => \TIME_STAMP_CNT_reg[11]_i_1_n_5\,
      O(1) => \TIME_STAMP_CNT_reg[11]_i_1_n_6\,
      O(0) => \TIME_STAMP_CNT_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\TIME_STAMP_CNT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[15]_i_2_n_4\,
      Q => \^d\(3),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[15]_i_2_n_5\,
      Q => \^d\(2),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[15]_i_2_n_6\,
      Q => \^d\(1),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[15]_i_2_n_7\,
      Q => \^d\(0),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TIME_STAMP_CNT_reg[15]_i_2_n_0\,
      CO(2) => \TIME_STAMP_CNT_reg[15]_i_2_n_1\,
      CO(1) => \TIME_STAMP_CNT_reg[15]_i_2_n_2\,
      CO(0) => \TIME_STAMP_CNT_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \TIME_STAMP_CNT_reg[15]_i_2_n_4\,
      O(2) => \TIME_STAMP_CNT_reg[15]_i_2_n_5\,
      O(1) => \TIME_STAMP_CNT_reg[15]_i_2_n_6\,
      O(0) => \TIME_STAMP_CNT_reg[15]_i_2_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \TIME_STAMP_CNT[15]_i_3_n_0\
    );
\TIME_STAMP_CNT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[3]_i_1_n_5\,
      Q => \^d\(14),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[3]_i_1_n_6\,
      Q => \^d\(13),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[3]_i_1_n_7\,
      Q => \^d\(12),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIME_STAMP_CNT_reg[7]_i_1_n_0\,
      CO(3) => \NLW_TIME_STAMP_CNT_reg[3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \TIME_STAMP_CNT_reg[3]_i_1_n_1\,
      CO(1) => \TIME_STAMP_CNT_reg[3]_i_1_n_2\,
      CO(0) => \TIME_STAMP_CNT_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIME_STAMP_CNT_reg[3]_i_1_n_4\,
      O(2) => \TIME_STAMP_CNT_reg[3]_i_1_n_5\,
      O(1) => \TIME_STAMP_CNT_reg[3]_i_1_n_6\,
      O(0) => \TIME_STAMP_CNT_reg[3]_i_1_n_7\,
      S(3 downto 0) => \^d\(15 downto 12)
    );
\TIME_STAMP_CNT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[7]_i_1_n_4\,
      Q => \^d\(11),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[7]_i_1_n_5\,
      Q => \^d\(10),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[7]_i_1_n_6\,
      Q => \^d\(9),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[7]_i_1_n_7\,
      Q => \^d\(8),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIME_STAMP_CNT_reg[11]_i_1_n_0\,
      CO(3) => \TIME_STAMP_CNT_reg[7]_i_1_n_0\,
      CO(2) => \TIME_STAMP_CNT_reg[7]_i_1_n_1\,
      CO(1) => \TIME_STAMP_CNT_reg[7]_i_1_n_2\,
      CO(0) => \TIME_STAMP_CNT_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIME_STAMP_CNT_reg[7]_i_1_n_4\,
      O(2) => \TIME_STAMP_CNT_reg[7]_i_1_n_5\,
      O(1) => \TIME_STAMP_CNT_reg[7]_i_1_n_6\,
      O(0) => \TIME_STAMP_CNT_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\TIME_STAMP_CNT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[11]_i_1_n_4\,
      Q => \^d\(7),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[11]_i_1_n_5\,
      Q => \^d\(6),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
TS_COUNTER_SW_RST_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_TIMESTAMP_RST_P,
      Q => \^ts_counter_sw_rst_d1\,
      R => SYNC_RST_TL
    );
TS_COUNTER_SW_RST_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^ts_counter_sw_rst_d1\,
      Q => TS_COUNTER_SW_RST_D2,
      R => SYNC_RST_TL
    );
TS_RX_REN_D1_I_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TS_RX_REN_I_F1_reg_n_0,
      Q => TS_RX_REN_D1_I_F1,
      R => SYNC_RST_TL
    );
TS_RX_REN_D1_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TS_RX_REN_I_reg_n_0,
      Q => TS_RX_REN_D1_I,
      R => SYNC_RST_TL
    );
TS_RX_REN_I_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^rxe_msgval_early_f1\,
      Q => TS_RX_REN_I_F1_reg_n_0,
      R => SYNC_RST_TL
    );
TS_RX_REN_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^rxe_msgval_early_f0\,
      Q => TS_RX_REN_I_reg_n_0,
      R => SYNC_RST_TL
    );
TS_RX_WEN_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TS_RX_REN_D1_I_F1,
      Q => \^ts_rx_wen_f1_reg_0\,
      R => SYNC_RST_TL
    );
TS_RX_WEN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TS_RX_REN_D1_I,
      Q => TS_RX_WEN,
      R => SYNC_RST_TL
    );
\XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => can_clk,
      dest_out(4) => MATCHED_FILTER_INDEX_FS2(0),
      dest_out(3) => MATCHED_FILTER_INDEX_FS2(1),
      dest_out(2) => MATCHED_FILTER_INDEX_FS2(2),
      dest_out(1) => MATCHED_FILTER_INDEX_FS2(3),
      dest_out(0) => MATCHED_FILTER_INDEX_FS2(4),
      src_clk => '0',
      src_in(4 downto 0) => \syncstages_ff_reg[0][4]\(4 downto 0)
    );
\XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\
     port map (
      dest_clk => can_clk,
      dest_out => MATCH_RESULT_FS2,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]\
    );
\gen_rx1.u_rxxpm_2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(6),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(11),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(19)
    );
\gen_rx1.u_rxxpm_2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(5),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(10),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(18)
    );
\gen_rx1.u_rxxpm_2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(4),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(9),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(17)
    );
\gen_rx1.u_rxxpm_2_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(3),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(8),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(16)
    );
\gen_rx1.u_rxxpm_2_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(2),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(7),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(15)
    );
\gen_rx1.u_rxxpm_2_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(1),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(6),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(14)
    );
\gen_rx1.u_rxxpm_2_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(5),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(13)
    );
\gen_rx1.u_rxxpm_2_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(20),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(4),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(12)
    );
\gen_rx1.u_rxxpm_2_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(19),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(3),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(11)
    );
\gen_rx1.u_rxxpm_2_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(18),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(2),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(10)
    );
\gen_rx1.u_rxxpm_2_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(17),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(1),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(9)
    );
\gen_rx1.u_rxxpm_2_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(16),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(0),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(8)
    );
\gen_rx1.u_rxxpm_2_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(7),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(7)
    );
\gen_rx1.u_rxxpm_2_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(6),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(6),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(6)
    );
\gen_rx1.u_rxxpm_2_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(5),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(5),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(5)
    );
\gen_rx1.u_rxxpm_2_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(4),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(4),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(4)
    );
\gen_rx1.u_rxxpm_2_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(3),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(3),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(3)
    );
\gen_rx1.u_rxxpm_2_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(2),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(2),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(2)
    );
\gen_rx1.u_rxxpm_2_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(1),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(1),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(1)
    );
\gen_rx1.u_rxxpm_2_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(0),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(0)
    );
\gen_rx1.u_rxxpm_2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(10),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(15),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(23)
    );
\gen_rx1.u_rxxpm_2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(9),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(14),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(22)
    );
\gen_rx1.u_rxxpm_2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(8),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(13),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(21)
    );
\gen_rx1.u_rxxpm_2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(7),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(12),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(20)
    );
\wr_index_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxe_rxmsg_val_f0\,
      I1 => \wr_index_i_reg[6]\(0),
      O => RXE_RXMSG_VAL_F0_reg_0
    );
\wr_index_i[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxe_rxmsg_val_f1\,
      I1 => \wr_index_i_reg[6]_0\(0),
      O => RXE_RXMSG_VAL_F1_reg_0
    );
\wr_index_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rxe_rxmsg_val_f0\,
      I1 => \wr_index_i_reg[6]\(0),
      O => RXE_RXMSG_VAL_F0_reg_1(0)
    );
\wr_index_i[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rxe_rxmsg_val_f1\,
      I1 => \wr_index_i_reg[6]_0\(0),
      O => RXE_RXMSG_VAL_F1_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp is
  port (
    dest_out : out STD_LOGIC;
    BIS_HSYNC_FLG_I_D1 : out STD_LOGIC;
    TXE_TX_REN_D1_reg_0 : out STD_LOGIC;
    CANCEL_CONFIRMED_TL2OL_I_reg_0 : out STD_LOGIC;
    RXE_OL_SLEEP : out STD_LOGIC;
    RXE_OL_LBACK : out STD_LOGIC;
    RXE_MSGVAL_FD1_reg_0 : out STD_LOGIC;
    RXE_MSGVAL_FD2_reg_0 : out STD_LOGIC;
    TXE_MSGVAL_FD1 : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    TXE_MSGVAL_FD2 : out STD_LOGIC;
    IC_SYNC_ISR_ARBLST : out STD_LOGIC;
    TXE_IC_ARBLSS_I : out STD_LOGIC;
    BSP_IN_IFSPACE : out STD_LOGIC;
    BSP_IN_ID_STATE_I : out STD_LOGIC;
    BSP_IN_ID_STATE_D1 : out STD_LOGIC;
    BSP_IDVALID_FD1 : out STD_LOGIC;
    BSP_IDVALID_FD2 : out STD_LOGIC;
    ID_MATCH_EN : out STD_LOGIC;
    BSP_IN_EOF : out STD_LOGIC;
    RXE_RXFIFO_WEN_FD1_reg_0 : out STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : out STD_LOGIC;
    RXE_RTR_I : out STD_LOGIC;
    RXE_IDE_I : out STD_LOGIC;
    TXE_PASSTX_I_reg_0 : out STD_LOGIC;
    TXE_TX_REN_D1 : out STD_LOGIC;
    TXE_TRNSMT_FLG_reg_0 : out STD_LOGIC;
    BSP_TXBIT_D1_reg_0 : out STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_reg_0 : out STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG_reg_0 : out STD_LOGIC;
    TXE_TXING_reg_0 : out STD_LOGIC;
    RXE_PASSFLG_I : out STD_LOGIC;
    IC_SYNC_ISR_RXOK : out STD_LOGIC;
    IC_SYNC_ISR_TXOK : out STD_LOGIC;
    BRS_EN_BTR : out STD_LOGIC;
    BRS_EN_I_FLAG_reg_0 : out STD_LOGIC;
    IC_SYNC_ESR_BERR : out STD_LOGIC;
    IC_SYNC_ESR_CRCER : out STD_LOGIC;
    IC_SYNC_ESR_FMER : out STD_LOGIC;
    IC_SYNC_ESR_STER : out STD_LOGIC;
    IC_SYNC_ESR_ACKER : out STD_LOGIC;
    IC_SYNC_ESR_F_STER : out STD_LOGIC;
    IC_SYNC_ESR_F_FMER : out STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : out STD_LOGIC;
    IC_SYNC_ESR_F_BERR : out STD_LOGIC;
    MSG_ON_CAN_BUS : out STD_LOGIC;
    RXE_FDF_I : out STD_LOGIC;
    RXE_ESI_I_reg_0 : out STD_LOGIC;
    RXE_BRS_I : out STD_LOGIC;
    TDCV_CNT_REG_WEN : out STD_LOGIC;
    \state_reg[4]_0\ : out STD_LOGIC;
    TXE_TXING_reg_1 : out STD_LOGIC;
    \state_reg[4]_1\ : out STD_LOGIC;
    CLKM_EN_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]_0\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[5]_0\ : out STD_LOGIC;
    BRS_L_SP_FE_reg_0 : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2 : out STD_LOGIC;
    TXING_BRS_EN_BTR_D1_reg : out STD_LOGIC;
    \RXE_COUNTER_I_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RXE_COUNTER_I_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[0]_3\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[0]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \arststages_ff_reg[1]_0\ : out STD_LOGIC;
    \ic_reg_f_btr_ts2_cdc_tig_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]_1\ : out STD_LOGIC;
    BRS_L_SP_FE_reg_1 : out STD_LOGIC;
    \ic_reg_n_btr_sjw_cdc_tig_reg[0]\ : out STD_LOGIC;
    \arststages_ff_reg[1]_2\ : out STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[2]\ : out STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg : out STD_LOGIC;
    \arststages_ff_reg[1]_3\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]_4\ : out STD_LOGIC;
    \ic_reg_n_btr_sjw_cdc_tig_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : out STD_LOGIC;
    TXE_MSGVAL_D1_I_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TIME_STAMP_CNT_CAPTURE_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \RXE_SREG_I_reg[24]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \RXE_MSGPAD_SEL_FS1_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]_4\ : out STD_LOGIC;
    RXE_OL_BIDLE : out STD_LOGIC;
    EMU_CTR_FLG_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    EMU_CTR_FLG_I0 : out STD_LOGIC;
    TXE_TXING_reg_2 : out STD_LOGIC;
    BTL_RXBIT_I_reg : out STD_LOGIC;
    \state_reg[4]_2\ : out STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG0 : out STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG0 : out STD_LOGIC;
    \state_reg[2]_2\ : out STD_LOGIC;
    RSYNC_FLG_I_reg : out STD_LOGIC;
    BSP_TXBIT_FD_reg : out STD_LOGIC;
    BSP_TXBIT_FD_reg_0 : out STD_LOGIC;
    \state_reg[4]_3\ : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg_0 : out STD_LOGIC;
    \ic_reg_n_brpr_cdc_tig_reg[1]\ : out STD_LOGIC;
    BTL_RXBIT_I_reg_0 : out STD_LOGIC;
    BRSD_P_ERR_1TQ : out STD_LOGIC;
    BRS_L_SP_FE_reg_2 : out STD_LOGIC;
    BTL_RXBIT_I_reg_1 : out STD_LOGIC;
    TXE_TXING055_out : out STD_LOGIC;
    \state_reg[2]_3\ : out STD_LOGIC;
    RXE_BTL_HSYNC_EN : out STD_LOGIC;
    \RXE_COUNTER_I_reg[0]_1\ : out STD_LOGIC;
    TXE_TX_REN_I : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg_1 : out STD_LOGIC;
    CRC_CRCWORD_I1 : out STD_LOGIC;
    SM_FLAG_I_FSB_reg : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]_1\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[6]_0\ : out STD_LOGIC;
    TXE_TXING_reg_3 : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]_2\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]_3\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]_4\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC;
    TXE_TXING_reg_4 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F00 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F10 : out STD_LOGIC;
    TXE_TXING_reg_5 : out STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \state_reg[0]_5\ : out STD_LOGIC;
    RXE_OL_RSTST : out STD_LOGIC;
    RXE_IDE_I_reg_0 : out STD_LOGIC;
    BTL_TRNSMT_EN_I1 : out STD_LOGIC;
    TDC_SSP_SAMP_PT_D1_reg : out STD_LOGIC;
    SSP_EN : out STD_LOGIC;
    TXING_BRS_EN_BTR_D1_reg_0 : out STD_LOGIC;
    TXE_TXING_reg_6 : out STD_LOGIC;
    BTL_RXBIT_I_reg_2 : out STD_LOGIC;
    RXE_OL_BSFR : out STD_LOGIC;
    TDC_TRIG_COND : out STD_LOGIC;
    \state_reg[4]_4\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[0]_2\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[3]_1\ : out STD_LOGIC;
    BRS_L_SP_FE_reg_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BRS_L_SP_FE_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BRS_L_SP_FE_reg_5 : out STD_LOGIC;
    \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \arststages_ff_reg[1]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ic_reg_n_btr_ts2_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \RXE_COUNTER_I_reg[4]_5\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[1]_1\ : out STD_LOGIC;
    \ic_reg_n_btr_ts1_cdc_tig_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BRSD_P_ERR_1TQ_FD_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[1]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \arststages_ff_reg[1]_6\ : out STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BRSD_P_ERR_1TQ_FD_reg_7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BRSD_P_ERR_1TQ_FD_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BRSD_P_ERR_1TQ_FD_reg_9 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ic_reg_f_btr_ts1_cdc_tig_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BRSD_P_ERR_1TQ_FD_reg_11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \arststages_ff_reg[1]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ic_reg_f_btr_ts1_cdc_tig_reg[2]\ : out STD_LOGIC;
    \BTL_NTQ_I0_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_RXMSG_INVAL_F10 : out STD_LOGIC;
    RXE_RXMSG_VAL_F10 : out STD_LOGIC;
    RXE_RXMSG_VAL_F00 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F00 : out STD_LOGIC;
    \RXE_SREG_I_reg[24]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BRSD_P_ERR_1TQ_FD_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ID_FOR_MATCH_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    BIS_HSYNC_FLG_I_D1_reg_0 : in STD_LOGIC;
    SM_STUFFBIT_PD : in STD_LOGIC;
    \TXE_DLC_I_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ID_FOR_MATCH_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ID_MATCH_EN_reg_0 : in STD_LOGIC;
    RXE_RTR_I_reg_0 : in STD_LOGIC;
    RXE_IDE_I_reg_1 : in STD_LOGIC;
    TXE_PASSTX_I_reg_1 : in STD_LOGIC;
    TXE_TX_REN_D1_reg_1 : in STD_LOGIC;
    BSP_TXBIT_D1_reg_1 : in STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_reg_1 : in STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG_reg_1 : in STD_LOGIC;
    CANCEL_CONFIRMED_TL2OL_I_reg_1 : in STD_LOGIC;
    TXE_TXING_reg_7 : in STD_LOGIC;
    RXE_IC_RXOK_I_reg_0 : in STD_LOGIC;
    TXE_IC_TXOK_I_reg_0 : in STD_LOGIC;
    TXE_IC_ARBLSS_I_reg_0 : in STD_LOGIC;
    BSP_IC_BIT_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_CRC_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_FRM_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_STUFF_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_ACK_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_F_STUFF_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_F_FRM_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_F_CRC_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_F_BIT_ERROR_I_reg_0 : in STD_LOGIC;
    MSG_ON_CAN_BUS_reg_0 : in STD_LOGIC;
    RXE_FDF_I_reg_0 : in STD_LOGIC;
    RXE_ESI_I_reg_1 : in STD_LOGIC;
    RXE_BRS_I_reg_0 : in STD_LOGIC;
    TDCV_CNT_REG_WEN_reg_0 : in STD_LOGIC;
    RXE_ERRFLG_I_reg_0 : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[1]\ : in STD_LOGIC;
    FBR_ERR_1TQ : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \RXE_SREG_I_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG_reg[8]\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RXE_MSGPAD_SEL_FS1_reg[0]_0\ : in STD_LOGIC;
    SM_FLAG_I : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RSYNC_FLG_I_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    TXING_BRS_EN_BTR_D1 : in STD_LOGIC;
    MSR_DAR_FS2 : in STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG_i_4_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SM_FLAG_I_reg : in STD_LOGIC;
    \BTL_NTQ_I0_carry__0_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \BTL_NTQ_I0_carry__0_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry_i_1__4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BTL_TRNSMT_EN_FD13_carry_i_6_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    BTL_COUNTER_I15_carry : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \i__carry_i_7__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CAN_PHY_TX_POS_FLOP_X27 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BTL_COUNTER_I_REG_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TS_RX_WEN : in STD_LOGIC;
    OL_RX_FIFO_FULL : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY : in STD_LOGIC;
    TXE_BRAM_WEN : in STD_LOGIC;
    \addr_location_incr_count_reg[0]\ : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_F1 : in STD_LOGIC;
    OL_RX_FIFO_FULL_F1 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    TS_RX_WDATA_F1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ERR_ACKERRPASS_I_reg_0 : in STD_LOGIC;
    RXE_PASSFLG_I_reg_0 : in STD_LOGIC;
    EMU_CTR_FLG_I : in STD_LOGIC;
    \state_reg[2]_4\ : in STD_LOGIC;
    \RXE_COUNTER_I_reg[8]_0\ : in STD_LOGIC;
    \state[0]_i_2_0\ : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    RXE_OL_LBACK_reg_0 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_9_0 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_4_0 : in STD_LOGIC;
    RXE_PASSFLG_I_reg_1 : in STD_LOGIC;
    RSYNC_FLG_I : in STD_LOGIC;
    RSYNC_FLG_I_reg_1 : in STD_LOGIC;
    RSYNC_FLG_I_reg_2 : in STD_LOGIC;
    CAN_PHY_TX_INT_reg : in STD_LOGIC;
    CAN_PHY_TX_LP_i_2_0 : in STD_LOGIC;
    CAN_PHY_TX_LP_i_2_1 : in STD_LOGIC;
    \CLKD_COUNTER_I_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \CLKD_COUNTER_I_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLKD_COUNTER_I_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRSD_P_ERR_1TQ_FD_reg_13 : in STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_14 : in STD_LOGIC;
    \RXE_COUNTER_I_reg[0]_3\ : in STD_LOGIC;
    MSR_SLEEP_FS2 : in STD_LOGIC;
    MATCH_RESULT_TO_BSP : in STD_LOGIC;
    SM_FLAG_I_FSB : in STD_LOGIC;
    BUFFER_EMPTY_INTERNAL_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    BUFFER_EMPTY_INTERNAL_i_2_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state[1]_i_5_0\ : in STD_LOGIC;
    TXE_TXING_reg_8 : in STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_15 : in STD_LOGIC;
    BSP_IC_F_FRM_ERROR_I_reg_1 : in STD_LOGIC;
    BSP_IC_F_FRM_ERROR_I_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    BSP_IC_F_BIT_ERROR_I_reg_1 : in STD_LOGIC;
    RXE_RXMSG_VAL_F0_reg : in STD_LOGIC;
    RXE_RXMSG_INVAL_F0_reg : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[1]_0\ : in STD_LOGIC;
    MSR_SBR_FS2 : in STD_LOGIC;
    \BIS_COUNTER_I_reg[3]_0\ : in STD_LOGIC;
    BTL_SAMP_EN_FD2 : in STD_LOGIC;
    BTL_TRNSMT_EN_FD1 : in STD_LOGIC;
    FAST_TRANSMT_PT_D1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD1_reg : in STD_LOGIC;
    CAN_PHY_TX_LP_i_2_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD1_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TDC_SSP_SAMP_PT_D1 : in STD_LOGIC;
    TDC_EN_FS2 : in STD_LOGIC;
    SSP_EN_D1_reg : in STD_LOGIC;
    SSP_EN_D1_reg_0 : in STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_i_3_0 : in STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_i_3_1 : in STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_i_3_2 : in STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_i_7_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MSR_DPEE_FS2 : in STD_LOGIC;
    \state[0]_i_10_0\ : in STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG_i_2_0 : in STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG_i_2_1 : in STD_LOGIC;
    MSR_BRSD_FS2 : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BRS_EN_BTR_D1 : in STD_LOGIC;
    BRSD_P_ERR_1TQ_FD : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X26_carry : in STD_LOGIC;
    \i__carry_i_2__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i__carry_i_1__5_0\ : in STD_LOGIC;
    BTL_COUNTER_I17_carry_i_19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BIS_COUNTER_I_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp is
  signal BIS : STD_LOGIC;
  signal \BIS_COUNTER_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \BIS_COUNTER_I[3]_i_1_n_0\ : STD_LOGIC;
  signal \BIS_COUNTER_I[3]_i_6_n_0\ : STD_LOGIC;
  signal BIS_COUNTER_I_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BIS_D1 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_10_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_11_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_12_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_13_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_14_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_15_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_16_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_17_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_18_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_19_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_20_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_21_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_22_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_23_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_24_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_5_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_6_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_7_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_8_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_9_n_0 : STD_LOGIC;
  signal \^brsd_p_err_1tq_fd_reg\ : STD_LOGIC;
  signal \^brs_en_btr\ : STD_LOGIC;
  signal BRS_EN_I_FLAG_i_1_n_0 : STD_LOGIC;
  signal BRS_EN_I_FLAG_i_2_n_0 : STD_LOGIC;
  signal BRS_EN_I_FLAG_i_3_n_0 : STD_LOGIC;
  signal BRS_EN_I_FLAG_i_4_n_0 : STD_LOGIC;
  signal \^brs_en_i_flag_reg_0\ : STD_LOGIC;
  signal BRS_L_SP_FE_i_1_n_0 : STD_LOGIC;
  signal BRS_L_SP_FE_i_2_n_0 : STD_LOGIC;
  signal \^brs_l_sp_fe_reg_1\ : STD_LOGIC;
  signal \^brs_l_sp_fe_reg_2\ : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_10_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_12_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_13_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_14_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_15_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_21_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_3_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_4_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_5_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_6_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_8_n_0 : STD_LOGIC;
  signal \^bsp_crcerr_i_canfd_flg_reg_0\ : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_11_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_12_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_4_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_5_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_6_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_7_n_0 : STD_LOGIC;
  signal \^bsp_crcerr_i_can_flg_reg_0\ : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_5_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_6_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_7_n_0 : STD_LOGIC;
  signal BSP_IC_CRC_ERROR_I_i_4_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_10_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_5_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_6_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_7_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_8_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_9_n_0 : STD_LOGIC;
  signal BSP_IC_F_BIT_ERROR_I_i_3_n_0 : STD_LOGIC;
  signal \^bsp_idvalid_fd1\ : STD_LOGIC;
  signal BSP_IDVALID_FD1_i_2_n_0 : STD_LOGIC;
  signal BSP_IDVALID_FD1_i_3_n_0 : STD_LOGIC;
  signal \^bsp_in_id_state_i\ : STD_LOGIC;
  signal BSP_IN_ID_STATE_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IN_IFSPACE_i_1_n_0 : STD_LOGIC;
  signal \^bsp_txbit_d1_reg_0\ : STD_LOGIC;
  signal \^bsp_txbit_fd_reg\ : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_10_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_11_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_9_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_28_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_29_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_30_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_6_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_8_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_9_n_0 : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[0]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[1]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[1]_i_5_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[2]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_10_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_12_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_13_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_14_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_15_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_16_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_17_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_4_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_8_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_9_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[4]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_10_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_11_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_12_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_13_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_14_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_15_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_19_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_20_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_21_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_22_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_4_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_6_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_8_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_9_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[6]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_10_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_13_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_16_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_3_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_4_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_5_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_6_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_7_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_8_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_9_n_0\ : STD_LOGIC;
  signal \^btl_counter_i_reg_reg[2]\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \^btl_ntq_i0_carry__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \BTL_NTQ_I0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \BTL_NTQ_I0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \^btl_rxbit_i_reg\ : STD_LOGIC;
  signal \^btl_rxbit_i_reg_0\ : STD_LOGIC;
  signal \^btl_rxbit_i_reg_1\ : STD_LOGIC;
  signal \^btl_samp_en_d1_reg\ : STD_LOGIC;
  signal \^btl_samp_en_d1_reg_0\ : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_10_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_12_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_13_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_4_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_5_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_6_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_8_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_9_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_10_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_2_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_3_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_4_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_5_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_6_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_7_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_8_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_9_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_1_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_3_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_4_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_5_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_6_n_0 : STD_LOGIC;
  signal BUFFER_IS_READY_SYNCED : STD_LOGIC;
  signal BUFFER_IS_READY_SYNCED_D1 : STD_LOGIC;
  signal CANCEL_CONFIRMED_TL2OL_I_D1 : STD_LOGIC;
  signal \^cancel_confirmed_tl2ol_i_reg_0\ : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_13_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_3_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_4_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_8_n_0 : STD_LOGIC;
  signal \^can_phy_tx_pos_flop_x2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_4_n_0\ : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_i_11_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_i_12_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_i_13_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_i_16_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_i_17_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0 : STD_LOGIC;
  signal CLKM_EN_i_10_n_0 : STD_LOGIC;
  signal CLKM_EN_i_11_n_0 : STD_LOGIC;
  signal CLKM_EN_i_12_n_0 : STD_LOGIC;
  signal CLKM_EN_i_13_n_0 : STD_LOGIC;
  signal \COUNTER_I[1]_i_4_n_0\ : STD_LOGIC;
  signal \COUNTER_I[1]_i_5_n_0\ : STD_LOGIC;
  signal \^emu_ctr_flg_i0\ : STD_LOGIC;
  signal \EMU_OL_ECR_I[0]_i_4_n_0\ : STD_LOGIC;
  signal \EMU_OL_ECR_I[0]_i_5_n_0\ : STD_LOGIC;
  signal EMU_REC_I20_carry_i_10_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_i_9_n_0 : STD_LOGIC;
  signal \EMU_REC_I[7]_i_7_n_0\ : STD_LOGIC;
  signal \EMU_REC_I[7]_i_8_n_0\ : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_10_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_11_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_7_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_8_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_9_n_0 : STD_LOGIC;
  signal ERR_ACKERRPASS_I : STD_LOGIC;
  signal ERR_ACKERRPASS_I_i_1_n_0 : STD_LOGIC;
  signal ERR_ACKERRPASS_I_i_2_n_0 : STD_LOGIC;
  signal ERR_ACKERRPASS_I_i_3_n_0 : STD_LOGIC;
  signal FAST_TRANSMT_PT_D1_i_3_n_0 : STD_LOGIC;
  signal IC_REG_BTR_TS1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal IC_REG_BTR_TS2 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \ID_FOR_MATCH[11]_i_2_n_0\ : STD_LOGIC;
  signal \ID_FOR_MATCH[11]_i_3_n_0\ : STD_LOGIC;
  signal \ID_FOR_MATCH[12]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxe_brs_i\ : STD_LOGIC;
  signal RXE_BTL_HSYNC_FD1_i_3_n_0 : STD_LOGIC;
  signal RXE_COUNTER_I0177_out : STD_LOGIC;
  signal \RXE_COUNTER_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[4]_i_1_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[6]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_11_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_12_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_13_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_14_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_15_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_16_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_17_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_18_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_19_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_1_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_20_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_21_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_22_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_23_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_24_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_25_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_26_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_4_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_5_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_6_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_8_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_9_n_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[0]_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[0]_1\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[1]_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rxe_counter_i_reg[4]_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[4]_1\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[4]_2\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[4]_3\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[4]_4\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[5]_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[6]_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[5]\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[6]\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[7]\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[8]\ : STD_LOGIC;
  signal RXE_COUNTER_RST2 : STD_LOGIC;
  signal RXE_COUNTER_RST30_out : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[0]_i_6_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[10]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[1]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[1]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[2]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[2]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[3]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[3]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[4]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[4]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[5]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[5]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[6]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[6]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[7]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[8]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[9]_i_2_n_0\ : STD_LOGIC;
  signal RXE_DLC_I : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \RXE_DLC_I[3]_i_1_n_0\ : STD_LOGIC;
  signal RXE_ERRFLG_I : STD_LOGIC;
  signal RXE_ERRFLG_I_i_1_n_0 : STD_LOGIC;
  signal RXE_ERRFLG_I_i_2_n_0 : STD_LOGIC;
  signal \^rxe_esi_i_reg_0\ : STD_LOGIC;
  signal \^rxe_fdf_i\ : STD_LOGIC;
  signal \^rxe_ide_i\ : STD_LOGIC;
  signal RXE_MSGINVAL_FD1 : STD_LOGIC;
  signal RXE_MSGINVAL_FD1_i_2_n_0 : STD_LOGIC;
  signal RXE_MSGINVAL_FD1_i_4_n_0 : STD_LOGIC;
  signal RXE_MSGINVAL_FD2 : STD_LOGIC;
  signal RXE_MSGINVAL_I : STD_LOGIC;
  signal RXE_MSGPAD_SEL : STD_LOGIC_VECTOR ( 2 to 2 );
  signal RXE_MSGPAD_SEL_FS1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXE_MSGPAD_SEL_FS10 : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS1[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS1[1]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS1[1]_i_4_n_0\ : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS1[1]_i_5_n_0\ : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS1[1]_i_7_n_0\ : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS1[2]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS1[2]_i_3_n_0\ : STD_LOGIC;
  signal \^rxe_msgpad_sel_fs1_reg[1]_0\ : STD_LOGIC;
  signal RXE_MSGVAL_D1_I : STD_LOGIC;
  signal RXE_MSGVAL_FD1_i_2_n_0 : STD_LOGIC;
  signal \^rxe_msgval_fd1_reg_0\ : STD_LOGIC;
  signal \^rxe_msgval_fd2_reg_0\ : STD_LOGIC;
  signal RXE_OL_LBACK_I : STD_LOGIC;
  signal RXE_OL_SLEEP_I : STD_LOGIC;
  signal RXE_OL_SLEEP_i_2_n_0 : STD_LOGIC;
  signal \^rxe_passflg_i\ : STD_LOGIC;
  signal RXE_PASSFLG_I_i_1_n_0 : STD_LOGIC;
  signal \^rxe_rtr_i\ : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD10 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD18 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_10_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_2_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_4_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_5_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_6_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_7_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_8_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_9_n_0 : STD_LOGIC;
  signal \^rxe_rxfifo_wen_fd1_reg_0\ : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_reg_i_3_n_2 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_reg_i_3_n_3 : STD_LOGIC;
  signal \^rxe_rxfifo_wen_fd2\ : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F1_i_2_n_0 : STD_LOGIC;
  signal RXE_SREG_I0 : STD_LOGIC;
  signal \RXE_SREG_I[0]_i_3_n_0\ : STD_LOGIC;
  signal \^rxe_sreg_i_reg[24]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rxe_sreg_i_reg[24]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \RXE_SREG_I_reg_n_0_[0]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[10]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[11]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[12]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[13]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[14]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[15]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[16]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[17]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[18]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[1]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[3]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[5]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[6]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[7]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[8]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[9]\ : STD_LOGIC;
  signal SM_FLAG_I_i_3_n_0 : STD_LOGIC;
  signal SM_FLAG_I_i_4_n_0 : STD_LOGIC;
  signal SM_FLAG_I_i_5_n_0 : STD_LOGIC;
  signal SM_FLAG_I_i_6_n_0 : STD_LOGIC;
  signal SM_FLAG_I_i_7_n_0 : STD_LOGIC;
  signal SM_STUFFBIT_PD1_reg_n_0 : STD_LOGIC;
  signal TDC_TRIG_COND_D1_i_3_n_0 : STD_LOGIC;
  signal TDC_TRIG_COND_D1_i_4_n_0 : STD_LOGIC;
  signal TXE_CFD_5 : STD_LOGIC;
  signal TXE_DLC_I_EN : STD_LOGIC;
  signal TXE_DLC_I_EN_i_3_n_0 : STD_LOGIC;
  signal TXE_DLC_I_EN_i_4_n_0 : STD_LOGIC;
  signal TXE_DLC_I_EN_i_5_n_0 : STD_LOGIC;
  signal TXE_DLC_I_EXT : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^txe_ic_arblss_i\ : STD_LOGIC;
  signal TXE_MSGINVAL_D1 : STD_LOGIC;
  signal TXE_MSGINVAL_D1_i_2_n_0 : STD_LOGIC;
  signal TXE_MSGINVAL_D2 : STD_LOGIC;
  signal TXE_MSGINVAL_FD1 : STD_LOGIC;
  signal TXE_MSGINVAL_FD2 : STD_LOGIC;
  signal TXE_MSGINVAL_I : STD_LOGIC;
  signal TXE_MSGVAL_D1_I : STD_LOGIC;
  signal \^txe_msgval_fd1\ : STD_LOGIC;
  signal TXE_MSGVAL_FD1_i_2_n_0 : STD_LOGIC;
  signal TXE_MSGVAL_FD1_i_3_n_0 : STD_LOGIC;
  signal TXE_MSGVAL_FD1_i_4_n_0 : STD_LOGIC;
  signal TXE_MSGVAL_FD1_i_5_n_0 : STD_LOGIC;
  signal TXE_PASSTX_I_i_4_n_0 : STD_LOGIC;
  signal \^txe_passtx_i_reg_0\ : STD_LOGIC;
  signal TXE_PREFETCH_FD : STD_LOGIC;
  signal TXE_PREFETCH_FD_i_1_n_0 : STD_LOGIC;
  signal TXE_PREFETCH_FD_i_2_n_0 : STD_LOGIC;
  signal TXE_PREFETCH_FD_i_3_n_0 : STD_LOGIC;
  signal TXE_TRNSMT_FLG_SET : STD_LOGIC;
  signal TXE_TRNSMT_FLG_i_1_n_0 : STD_LOGIC;
  signal TXE_TRNSMT_FLG_i_2_n_0 : STD_LOGIC;
  signal TXE_TRNSMT_FLG_i_4_n_0 : STD_LOGIC;
  signal TXE_TRNSMT_FLG_i_5_n_0 : STD_LOGIC;
  signal TXE_TRNSMT_FLG_i_6_n_0 : STD_LOGIC;
  signal \^txe_trnsmt_flg_reg_0\ : STD_LOGIC;
  signal TXE_TXING_i_4_n_0 : STD_LOGIC;
  signal TXE_TXING_i_5_n_0 : STD_LOGIC;
  signal \^txe_txing_reg_0\ : STD_LOGIC;
  signal \^txe_txing_reg_1\ : STD_LOGIC;
  signal \^txe_txing_reg_2\ : STD_LOGIC;
  signal \^txe_txing_reg_5\ : STD_LOGIC;
  signal \^txe_tx_ren_d1\ : STD_LOGIC;
  signal \^txe_tx_ren_d1_reg_0\ : STD_LOGIC;
  signal \^txe_tx_ren_i\ : STD_LOGIC;
  signal TXE_TX_REN_I_CFD : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_10_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_11_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_12_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_13_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_14_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_15_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_16_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_17_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_18_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_20_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_21_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_22_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_23_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_24_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_25_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_26_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_27_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_28_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_29_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_2_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_30_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_31_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_32_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_33_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_34_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_38_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_39_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_40_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_41_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_42_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_43_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_44_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_45_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_46_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_47_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_51_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_52_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_53_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_54_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_5_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_6_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_7_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_8_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_9_n_0 : STD_LOGIC;
  signal \^arststages_ff_reg[1]\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]_0\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]_1\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]_2\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]_3\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]_4\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]_6\ : STD_LOGIC;
  signal \btl/BTL_COUNTER_I\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \btl/data0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \btl/data1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 27 );
  signal \^dest_out\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_42_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_17__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_18_n_0\ : STD_LOGIC;
  signal \i__carry_i_19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_20_n_0\ : STD_LOGIC;
  signal \i__carry_i_21_n_0\ : STD_LOGIC;
  signal \i__carry_i_22_n_0\ : STD_LOGIC;
  signal \i__carry_i_23_n_0\ : STD_LOGIC;
  signal \i__carry_i_24_n_0\ : STD_LOGIC;
  signal \i__carry_i_25_n_0\ : STD_LOGIC;
  signal \i__carry_i_26_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal \^ic_reg_f_btr_ts1_cdc_tig_reg[2]\ : STD_LOGIC;
  signal \^ic_reg_f_btr_ts1_cdc_tig_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ic_reg_n_btr_sjw_cdc_tig_reg[0]\ : STD_LOGIC;
  signal \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_192_in : STD_LOGIC;
  signal p_198_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal \state[0]_i_10_n_0\ : STD_LOGIC;
  signal \state[0]_i_11_n_0\ : STD_LOGIC;
  signal \state[0]_i_12_n_0\ : STD_LOGIC;
  signal \state[0]_i_13_n_0\ : STD_LOGIC;
  signal \state[0]_i_14_n_0\ : STD_LOGIC;
  signal \state[0]_i_15_n_0\ : STD_LOGIC;
  signal \state[0]_i_16_n_0\ : STD_LOGIC;
  signal \state[0]_i_17_n_0\ : STD_LOGIC;
  signal \state[0]_i_18_n_0\ : STD_LOGIC;
  signal \state[0]_i_19_n_0\ : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_20_n_0\ : STD_LOGIC;
  signal \state[0]_i_21_n_0\ : STD_LOGIC;
  signal \state[0]_i_23_n_0\ : STD_LOGIC;
  signal \state[0]_i_24_n_0\ : STD_LOGIC;
  signal \state[0]_i_25_n_0\ : STD_LOGIC;
  signal \state[0]_i_26_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_30_n_0\ : STD_LOGIC;
  signal \state[0]_i_31_n_0\ : STD_LOGIC;
  signal \state[0]_i_32_n_0\ : STD_LOGIC;
  signal \state[0]_i_34_n_0\ : STD_LOGIC;
  signal \state[0]_i_35_n_0\ : STD_LOGIC;
  signal \state[0]_i_36_n_0\ : STD_LOGIC;
  signal \state[0]_i_37_n_0\ : STD_LOGIC;
  signal \state[0]_i_38_n_0\ : STD_LOGIC;
  signal \state[0]_i_39_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_40_n_0\ : STD_LOGIC;
  signal \state[0]_i_41_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[0]_i_9_n_0\ : STD_LOGIC;
  signal \state[1]_i_10_n_0\ : STD_LOGIC;
  signal \state[1]_i_11_n_0\ : STD_LOGIC;
  signal \state[1]_i_13_n_0\ : STD_LOGIC;
  signal \state[1]_i_14_n_0\ : STD_LOGIC;
  signal \state[1]_i_15_n_0\ : STD_LOGIC;
  signal \state[1]_i_16_n_0\ : STD_LOGIC;
  signal \state[1]_i_17_n_0\ : STD_LOGIC;
  signal \state[1]_i_18_n_0\ : STD_LOGIC;
  signal \state[1]_i_19_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_5_n_0\ : STD_LOGIC;
  signal \state[1]_i_6_n_0\ : STD_LOGIC;
  signal \state[1]_i_7_n_0\ : STD_LOGIC;
  signal \state[1]_i_8_n_0\ : STD_LOGIC;
  signal \state[1]_i_9_n_0\ : STD_LOGIC;
  signal \state[2]_i_10_n_0\ : STD_LOGIC;
  signal \state[2]_i_11_n_0\ : STD_LOGIC;
  signal \state[2]_i_12_n_0\ : STD_LOGIC;
  signal \state[2]_i_13_n_0\ : STD_LOGIC;
  signal \state[2]_i_14_n_0\ : STD_LOGIC;
  signal \state[2]_i_15_n_0\ : STD_LOGIC;
  signal \state[2]_i_16_n_0\ : STD_LOGIC;
  signal \state[2]_i_17_n_0\ : STD_LOGIC;
  signal \state[2]_i_18_n_0\ : STD_LOGIC;
  signal \state[2]_i_19_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_20_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[2]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_8_n_0\ : STD_LOGIC;
  signal \state[2]_i_9_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_6_n_0\ : STD_LOGIC;
  signal \state[3]_i_7_n_0\ : STD_LOGIC;
  signal \state[3]_i_8_n_0\ : STD_LOGIC;
  signal \state[4]_i_10_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_3_n_0\ : STD_LOGIC;
  signal \state[4]_i_5_n_0\ : STD_LOGIC;
  signal \state[4]_i_7_n_0\ : STD_LOGIC;
  signal \state[4]_i_8_n_0\ : STD_LOGIC;
  signal \state[4]_i_9_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[0]_4\ : STD_LOGIC;
  signal \^state_reg[0]_5\ : STD_LOGIC;
  signal \state_reg[0]_i_28_n_2\ : STD_LOGIC;
  signal \state_reg[0]_i_28_n_3\ : STD_LOGIC;
  signal \state_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \state_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \state_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \state_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \state_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \state_reg[0]_i_33_n_1\ : STD_LOGIC;
  signal \state_reg[0]_i_33_n_2\ : STD_LOGIC;
  signal \state_reg[0]_i_33_n_3\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^state_reg[2]_0\ : STD_LOGIC;
  signal \^state_reg[2]_1\ : STD_LOGIC;
  signal \^state_reg[2]_2\ : STD_LOGIC;
  signal \^state_reg[2]_3\ : STD_LOGIC;
  signal \^state_reg[3]_0\ : STD_LOGIC;
  signal \^state_reg[4]_0\ : STD_LOGIC;
  signal \^state_reg[4]_1\ : STD_LOGIC;
  signal \^state_reg[4]_2\ : STD_LOGIC;
  signal \^state_reg[4]_3\ : STD_LOGIC;
  signal \^state_reg[4]_4\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal \tlom/SM_FLAG_I1\ : STD_LOGIC;
  signal \NLW_BTL_COUNTER_I_REG_reg[8]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BTL_COUNTER_I_REG_reg[8]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BTL_COUNTER_I_REG_reg[8]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BTL_COUNTER_I_REG_reg[8]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RXE_COUNTER_RST3_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RXE_RXFIFO_WEN_FD1_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_RXE_RXFIFO_WEN_FD1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_5__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_5__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[0]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_reg[0]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[0]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[3]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[3]_i_6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_15 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_17 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_20 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_22 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_23 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_6 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of BRS_EN_I_FLAG_i_3 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CANFD_FLG_i_10 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CANFD_FLG_i_12 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CANFD_FLG_i_13 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CANFD_FLG_i_14 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CANFD_FLG_i_15 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CANFD_FLG_i_21 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CAN_FLG_i_2 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CAN_FLG_i_4 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CAN_FLG_i_6 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of BSP_IC_ACK_ERROR_I_i_2 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of BSP_IC_BIT_ERROR_I_i_5 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of BSP_IC_BIT_ERROR_I_i_6 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of BSP_IC_CRC_ERROR_I_i_4 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of BSP_IC_FRM_ERROR_I_i_10 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of BSP_IC_FRM_ERROR_I_i_7 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of BSP_IC_FRM_ERROR_I_i_8 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of BSP_IC_F_BIT_ERROR_I_i_3 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of BSP_IC_F_CRC_ERROR_I_i_3 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of BSP_IDVALID_FD1_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of BSP_IDVALID_FD1_i_2 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of BSP_IN_IFSPACE_i_1 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of BTL_COUNTER_I15_carry_i_10 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of BTL_COUNTER_I15_carry_i_11 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of BTL_COUNTER_I15_carry_i_9 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of BTL_COUNTER_I17_carry_i_29 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[0]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[1]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[1]_i_5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[3]_i_4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[4]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[5]_i_4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[5]_i_6\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[8]_i_10\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[8]_i_13\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \BTL_NTQ_I0_carry__0_i_10\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \BTL_NTQ_I0_carry__0_i_9\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD13_carry_i_10 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD13_carry_i_11 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD13_carry_i_12 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD13_carry_i_13 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD13_carry_i_5 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD1_i_6 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD1_i_9 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of BUFFER_EMPTY_INTERNAL_i_5 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of CAN_PHY_TX_LP_i_3 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of CAN_PHY_TX_POS_FLOP_X26_carry_i_10 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of CAN_PHY_TX_POS_FLOP_X26_carry_i_11 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of CAN_PHY_TX_POS_FLOP_X26_carry_i_12 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of CAN_PHY_TX_POS_FLOP_X26_carry_i_16 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of CLKM_EN_i_10 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \COUNTER_I[1]_i_3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of EMU_REC_I20_carry_i_10 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of EMU_REC_I20_carry_i_8 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of EMU_REC_I20_carry_i_9 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \EMU_REC_I[7]_i_7\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \EMU_REC_I[7]_i_8\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of ERR_ACKERRPASS_I_i_2 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of ERR_TXBERR_I_FD_SSP_EN_1_i_2 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of FAST_TRANSMT_PT_D1_i_1 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of IC_SYNC_ISR_BSOFF_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of IC_SYNC_SR_BIDLE_i_1 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of IC_SYNC_SR_PEE_i_1 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of IC_SYNC_SR_RSTST_i_1 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[11]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[12]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[16]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[17]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[19]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[20]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[21]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[23]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[24]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[25]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[26]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[27]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[28]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[29]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[30]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[31]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \PIPELINED_BITS[1]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \RD_PTR[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of RXE_BTL_HSYNC_FD1_i_3 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[3]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[6]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[7]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_11\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_13\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_16\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_17\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_19\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_20\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_21\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_24\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_8\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \RXE_DATA_STORED_AT_DLC[4]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \RXE_DATA_STORED_AT_DLC[7]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of RXE_ERRFLG_I_i_2 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of RXE_MSGINVAL_FD1_i_2 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of RXE_MSGINVAL_FD1_i_3 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of RXE_MSGINVAL_FD1_i_4 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[1]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[1]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[1]_i_6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[1]_i_7\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of RXE_OL_SLEEP_i_2 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of RXE_RXFIFO_WEN_FD1_i_4 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of RXE_RXFIFO_WEN_FD1_i_5 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of RXE_RXFIFO_WEN_FD1_i_6 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of RXE_RXMSG_INVAL_F1_i_2 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of RXE_RXMSG_VAL_F1_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \RXE_SREG_I[0]_i_3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of TDC_TRIG_COND_D1_i_3 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of TDC_TRIG_COND_D1_i_4 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of TXE_DLC_I_EN_i_3 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of TXE_MSGINVAL_D1_i_2 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of TXE_MSGVAL_FD1_i_2 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of TXE_MSGVAL_FD1_i_4 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of TXE_MSGVAL_FD1_i_5 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of TXE_PREFETCH_FD_i_3 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of TXE_TXING_i_4 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_14 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_15 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_17 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_18 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_2 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_21 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_24 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_27 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_28 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_31 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_33 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_34 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_38 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_40 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_41 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_42 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_47 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_6 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of TXING_BRS_EN_BTR_D1_i_1 : label is "soft_lutpair223";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is "TRUE";
  attribute SOFT_HLUTNM of \i__carry_i_10\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \i__carry_i_11__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \i__carry_i_11__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \i__carry_i_12\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \i__carry_i_14\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \i__carry_i_15\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \i__carry_i_15__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \i__carry_i_16\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \i__carry_i_17\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \i__carry_i_17__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \i__carry_i_18\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \i__carry_i_21\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \i__carry_i_22\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \i__carry_i_23\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \i__carry_i_24\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \i__carry_i_25\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \i__carry_i_4__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \i__carry_i_4__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \i__carry_i_5__5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \i__carry_i_6__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \i__carry_i_6__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \i__carry_i_6__5\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \i__carry_i_7__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \i__carry_i_7__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \i__carry_i_8__3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \i__carry_i_9__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \state[0]_i_12\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \state[0]_i_14\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \state[0]_i_18\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \state[0]_i_23\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \state[0]_i_25\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \state[0]_i_6\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \state[0]_i_8\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \state[1]_i_13\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \state[1]_i_14\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \state[1]_i_16\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \state[1]_i_7\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \state[2]_i_15\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \state[2]_i_16\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \state[2]_i_19\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \state[2]_i_6\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \state[2]_i_8\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \state[2]_i_9\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \state[3]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \state[3]_i_5\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \state[4]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \state[4]_i_4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \state[4]_i_8\ : label is "soft_lutpair214";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[4]\ : label is "none";
begin
  BRSD_P_ERR_1TQ_FD_reg <= \^brsd_p_err_1tq_fd_reg\;
  BRS_EN_BTR <= \^brs_en_btr\;
  BRS_EN_I_FLAG_reg_0 <= \^brs_en_i_flag_reg_0\;
  BRS_L_SP_FE_reg_1 <= \^brs_l_sp_fe_reg_1\;
  BRS_L_SP_FE_reg_2 <= \^brs_l_sp_fe_reg_2\;
  BSP_CRCERR_I_CANFD_FLG_reg_0 <= \^bsp_crcerr_i_canfd_flg_reg_0\;
  BSP_CRCERR_I_CAN_FLG_reg_0 <= \^bsp_crcerr_i_can_flg_reg_0\;
  BSP_IDVALID_FD1 <= \^bsp_idvalid_fd1\;
  BSP_IN_ID_STATE_I <= \^bsp_in_id_state_i\;
  BSP_TXBIT_D1_reg_0 <= \^bsp_txbit_d1_reg_0\;
  BSP_TXBIT_FD_reg <= \^bsp_txbit_fd_reg\;
  \BTL_COUNTER_I_REG_reg[2]\ <= \^btl_counter_i_reg_reg[2]\;
  \BTL_NTQ_I0_carry__0\(0) <= \^btl_ntq_i0_carry__0\(0);
  BTL_RXBIT_I_reg <= \^btl_rxbit_i_reg\;
  BTL_RXBIT_I_reg_0 <= \^btl_rxbit_i_reg_0\;
  BTL_RXBIT_I_reg_1 <= \^btl_rxbit_i_reg_1\;
  BTL_SAMP_EN_D1_reg <= \^btl_samp_en_d1_reg\;
  BTL_SAMP_EN_D1_reg_0 <= \^btl_samp_en_d1_reg_0\;
  CANCEL_CONFIRMED_TL2OL_I_reg_0 <= \^cancel_confirmed_tl2ol_i_reg_0\;
  CAN_PHY_TX_POS_FLOP_X2 <= \^can_phy_tx_pos_flop_x2\;
  EMU_CTR_FLG_I0 <= \^emu_ctr_flg_i0\;
  Q(0) <= \^q\(0);
  RXE_BRS_I <= \^rxe_brs_i\;
  \RXE_COUNTER_I_reg[0]_0\ <= \^rxe_counter_i_reg[0]_0\;
  \RXE_COUNTER_I_reg[0]_1\ <= \^rxe_counter_i_reg[0]_1\;
  \RXE_COUNTER_I_reg[1]_0\ <= \^rxe_counter_i_reg[1]_0\;
  \RXE_COUNTER_I_reg[3]_0\(3 downto 0) <= \^rxe_counter_i_reg[3]_0\(3 downto 0);
  \RXE_COUNTER_I_reg[4]_0\ <= \^rxe_counter_i_reg[4]_0\;
  \RXE_COUNTER_I_reg[4]_1\ <= \^rxe_counter_i_reg[4]_1\;
  \RXE_COUNTER_I_reg[4]_2\ <= \^rxe_counter_i_reg[4]_2\;
  \RXE_COUNTER_I_reg[4]_3\ <= \^rxe_counter_i_reg[4]_3\;
  \RXE_COUNTER_I_reg[4]_4\ <= \^rxe_counter_i_reg[4]_4\;
  \RXE_COUNTER_I_reg[5]_0\ <= \^rxe_counter_i_reg[5]_0\;
  \RXE_COUNTER_I_reg[6]_0\ <= \^rxe_counter_i_reg[6]_0\;
  RXE_ESI_I_reg_0 <= \^rxe_esi_i_reg_0\;
  RXE_FDF_I <= \^rxe_fdf_i\;
  RXE_IDE_I <= \^rxe_ide_i\;
  \RXE_MSGPAD_SEL_FS1_reg[1]_0\ <= \^rxe_msgpad_sel_fs1_reg[1]_0\;
  RXE_MSGVAL_FD1_reg_0 <= \^rxe_msgval_fd1_reg_0\;
  RXE_MSGVAL_FD2_reg_0 <= \^rxe_msgval_fd2_reg_0\;
  RXE_PASSFLG_I <= \^rxe_passflg_i\;
  RXE_RTR_I <= \^rxe_rtr_i\;
  RXE_RXFIFO_WEN_FD1_reg_0 <= \^rxe_rxfifo_wen_fd1_reg_0\;
  RXE_RXFIFO_WEN_FD2 <= \^rxe_rxfifo_wen_fd2\;
  \RXE_SREG_I_reg[24]_0\(7 downto 0) <= \^rxe_sreg_i_reg[24]_0\(7 downto 0);
  \RXE_SREG_I_reg[24]_1\(31 downto 0) <= \^rxe_sreg_i_reg[24]_1\(31 downto 0);
  TXE_IC_ARBLSS_I <= \^txe_ic_arblss_i\;
  TXE_MSGVAL_FD1 <= \^txe_msgval_fd1\;
  TXE_PASSTX_I_reg_0 <= \^txe_passtx_i_reg_0\;
  TXE_TRNSMT_FLG_reg_0 <= \^txe_trnsmt_flg_reg_0\;
  TXE_TXING_reg_0 <= \^txe_txing_reg_0\;
  TXE_TXING_reg_1 <= \^txe_txing_reg_1\;
  TXE_TXING_reg_2 <= \^txe_txing_reg_2\;
  TXE_TXING_reg_5 <= \^txe_txing_reg_5\;
  TXE_TX_REN_D1 <= \^txe_tx_ren_d1\;
  TXE_TX_REN_D1_reg_0 <= \^txe_tx_ren_d1_reg_0\;
  TXE_TX_REN_I <= \^txe_tx_ren_i\;
  \arststages_ff_reg[1]\ <= \^arststages_ff_reg[1]\;
  \arststages_ff_reg[1]_0\ <= \^arststages_ff_reg[1]_0\;
  \arststages_ff_reg[1]_1\ <= \^arststages_ff_reg[1]_1\;
  \arststages_ff_reg[1]_2\ <= \^arststages_ff_reg[1]_2\;
  \arststages_ff_reg[1]_3\ <= \^arststages_ff_reg[1]_3\;
  \arststages_ff_reg[1]_4\ <= \^arststages_ff_reg[1]_4\;
  \arststages_ff_reg[1]_6\ <= \^arststages_ff_reg[1]_6\;
  dest_out <= \^dest_out\;
  \ic_reg_f_btr_ts1_cdc_tig_reg[2]\ <= \^ic_reg_f_btr_ts1_cdc_tig_reg[2]\;
  \ic_reg_f_btr_ts1_cdc_tig_reg[3]\(0) <= \^ic_reg_f_btr_ts1_cdc_tig_reg[3]\(0);
  \ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0) <= \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0);
  \ic_reg_n_btr_sjw_cdc_tig_reg[0]\ <= \^ic_reg_n_btr_sjw_cdc_tig_reg[0]\;
  \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2 downto 0) <= \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2 downto 0);
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[0]_4\ <= \^state_reg[0]_4\;
  \state_reg[0]_5\ <= \^state_reg[0]_5\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
  \state_reg[2]_0\ <= \^state_reg[2]_0\;
  \state_reg[2]_1\ <= \^state_reg[2]_1\;
  \state_reg[2]_2\ <= \^state_reg[2]_2\;
  \state_reg[2]_3\ <= \^state_reg[2]_3\;
  \state_reg[3]_0\ <= \^state_reg[3]_0\;
  \state_reg[4]_0\ <= \^state_reg[4]_0\;
  \state_reg[4]_1\ <= \^state_reg[4]_1\;
  \state_reg[4]_2\ <= \^state_reg[4]_2\;
  \state_reg[4]_3\ <= \^state_reg[4]_3\;
  \state_reg[4]_4\ <= \^state_reg[4]_4\;
\BIS_COUNTER_I[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(0),
      O => \BIS_COUNTER_I[0]_i_1_n_0\
    );
\BIS_COUNTER_I[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(1),
      I1 => BIS_COUNTER_I_reg(0),
      O => \p_0_in__1\(1)
    );
\BIS_COUNTER_I[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(2),
      I1 => BIS_COUNTER_I_reg(0),
      I2 => BIS_COUNTER_I_reg(1),
      O => \p_0_in__1\(2)
    );
\BIS_COUNTER_I[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1F1F1"
    )
        port map (
      I0 => \^state_reg[0]_5\,
      I1 => BIS_D1,
      I2 => \BIS_COUNTER_I_reg[3]_0\,
      I3 => \BIS_COUNTER_I[3]_i_6_n_0\,
      I4 => E(0),
      O => \BIS_COUNTER_I[3]_i_1_n_0\
    );
\BIS_COUNTER_I[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(3),
      I1 => BIS_COUNTER_I_reg(1),
      I2 => BIS_COUNTER_I_reg(0),
      I3 => BIS_COUNTER_I_reg(2),
      O => \p_0_in__1\(3)
    );
\BIS_COUNTER_I[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7FFEFFFF7FFE"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[3]\,
      I5 => MSR_SBR_FS2,
      O => \^state_reg[0]_5\
    );
\BIS_COUNTER_I[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(0),
      I1 => BIS_COUNTER_I_reg(1),
      I2 => RXE_ERRFLG_I_reg_0,
      I3 => BIS_COUNTER_I_reg(3),
      I4 => BIS_COUNTER_I_reg(2),
      O => \BIS_COUNTER_I[3]_i_6_n_0\
    );
\BIS_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \BIS_COUNTER_I_reg[3]_1\(0),
      D => \BIS_COUNTER_I[0]_i_1_n_0\,
      Q => BIS_COUNTER_I_reg(0),
      R => \BIS_COUNTER_I[3]_i_1_n_0\
    );
\BIS_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \BIS_COUNTER_I_reg[3]_1\(0),
      D => \p_0_in__1\(1),
      Q => BIS_COUNTER_I_reg(1),
      R => \BIS_COUNTER_I[3]_i_1_n_0\
    );
\BIS_COUNTER_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \BIS_COUNTER_I_reg[3]_1\(0),
      D => \p_0_in__1\(2),
      Q => BIS_COUNTER_I_reg(2),
      R => \BIS_COUNTER_I[3]_i_1_n_0\
    );
\BIS_COUNTER_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \BIS_COUNTER_I_reg[3]_1\(0),
      D => \p_0_in__1\(3),
      Q => BIS_COUNTER_I_reg(3),
      R => \BIS_COUNTER_I[3]_i_1_n_0\
    );
BIS_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3800000000000003"
    )
        port map (
      I0 => MSR_SBR_FS2,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => BIS
    );
BIS_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BIS,
      Q => BIS_D1,
      R => SYNC_RST_TL
    );
BIS_HSYNC_FLG_I_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BIS_HSYNC_FLG_I_D1_reg_0,
      Q => BIS_HSYNC_FLG_I_D1,
      R => SYNC_RST_TL
    );
BRSD_P_ERR_1TQ_FD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABAAABABA"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_reg_14,
      I1 => BRSD_P_ERR_1TQ_FD_reg_13,
      I2 => E(0),
      I3 => \^btl_rxbit_i_reg_0\,
      I4 => BRSD_P_ERR_1TQ_FD_i_5_n_0,
      I5 => BRSD_P_ERR_1TQ_FD_i_6_n_0,
      O => BRSD_P_ERR_1TQ
    );
BRSD_P_ERR_1TQ_FD_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000055F7"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_17_n_0,
      I1 => \^state_reg[4]_1\,
      I2 => \state[4]_i_7_n_0\,
      I3 => BRSD_P_ERR_1TQ_FD_i_18_n_0,
      I4 => BRSD_P_ERR_1TQ_FD_i_19_n_0,
      I5 => BRSD_P_ERR_1TQ_FD_i_14_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_10_n_0
    );
BRSD_P_ERR_1TQ_FD_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rxe_counter_i_reg[6]_0\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => RXE_OL_SLEEP_i_2_n_0,
      I4 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      I5 => RXE_ERRFLG_I_reg_0,
      O => BRSD_P_ERR_1TQ_FD_i_11_n_0
    );
BRSD_P_ERR_1TQ_FD_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_20_n_0,
      I1 => \^txe_txing_reg_0\,
      I2 => RXE_ERRFLG_I_reg_0,
      I3 => \^rxe_counter_i_reg[4]_0\,
      I4 => BRSD_P_ERR_1TQ_FD_i_21_n_0,
      I5 => TXE_PASSTX_I_i_4_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_12_n_0
    );
BRSD_P_ERR_1TQ_FD_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => \^rxe_counter_i_reg[3]_0\(3),
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_13_n_0
    );
BRSD_P_ERR_1TQ_FD_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010001010"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_22_n_0,
      I1 => TDC_TRIG_COND_D1_i_4_n_0,
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => BRSD_P_ERR_1TQ_FD_i_23_n_0,
      I5 => BRSD_P_ERR_1TQ_FD_i_24_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_14_n_0
    );
BRSD_P_ERR_1TQ_FD_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBBBA"
    )
        port map (
      I0 => \^state_reg[4]_4\,
      I1 => \^bsp_crcerr_i_canfd_flg_reg_0\,
      I2 => \^rxe_sreg_i_reg[24]_0\(1),
      I3 => \^rxe_sreg_i_reg[24]_0\(2),
      I4 => \^txe_txing_reg_0\,
      O => BRSD_P_ERR_1TQ_FD_i_15_n_0
    );
BRSD_P_ERR_1TQ_FD_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFDFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => BRSD_P_ERR_1TQ_FD_i_16_n_0
    );
BRSD_P_ERR_1TQ_FD_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \^bsp_txbit_d1_reg_0\,
      I2 => \^txe_txing_reg_0\,
      O => BRSD_P_ERR_1TQ_FD_i_17_n_0
    );
BRSD_P_ERR_1TQ_FD_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF01"
    )
        port map (
      I0 => \^rxe_counter_i_reg[1]_0\,
      I1 => BRSD_P_ERR_1TQ_FD_i_22_n_0,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => \EMU_REC_I[7]_i_7_n_0\,
      I4 => TXE_MSGVAL_FD1_i_2_n_0,
      I5 => \RXE_MSGPAD_SEL_FS1[1]_i_3_n_0\,
      O => BRSD_P_ERR_1TQ_FD_i_18_n_0
    );
BRSD_P_ERR_1TQ_FD_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400040000000"
    )
        port map (
      I0 => \^bsp_txbit_d1_reg_0\,
      I1 => RXE_ERRFLG_I_reg_0,
      I2 => \^txe_txing_reg_0\,
      I3 => \state[0]_i_6_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => BRSD_P_ERR_1TQ_FD_i_19_n_0
    );
BRSD_P_ERR_1TQ_FD_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^q\(0),
      O => BRSD_P_ERR_1TQ_FD_i_20_n_0
    );
BRSD_P_ERR_1TQ_FD_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \EMU_REC_I[7]_i_7_n_0\,
      I1 => \EMU_REC_I[7]_i_8_n_0\,
      I2 => \^q\(0),
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => \^txe_txing_reg_0\,
      I5 => \^rxe_sreg_i_reg[24]_0\(1),
      O => BRSD_P_ERR_1TQ_FD_i_21_n_0
    );
BRSD_P_ERR_1TQ_FD_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(3),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      O => BRSD_P_ERR_1TQ_FD_i_22_n_0
    );
BRSD_P_ERR_1TQ_FD_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(1),
      I2 => \^rxe_sreg_i_reg[24]_0\(2),
      O => BRSD_P_ERR_1TQ_FD_i_23_n_0
    );
BRSD_P_ERR_1TQ_FD_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \^q\(0),
      O => BRSD_P_ERR_1TQ_FD_i_24_n_0
    );
BRSD_P_ERR_1TQ_FD_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFAFFFAB"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_7_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_i_8_n_0,
      I2 => RXE_ERRFLG_I_reg_0,
      I3 => BRSD_P_ERR_1TQ_FD_i_9_n_0,
      I4 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I5 => SM_FLAG_I_i_4_n_0,
      O => \^btl_rxbit_i_reg_0\
    );
BRSD_P_ERR_1TQ_FD_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000008A"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_1\,
      I1 => \^rxe_counter_i_reg[4]_2\,
      I2 => \^bsp_crcerr_i_can_flg_reg_0\,
      I3 => \^rxe_counter_i_reg[4]_3\,
      I4 => \^rxe_counter_i_reg[4]_4\,
      I5 => BRSD_P_ERR_1TQ_FD_reg_15,
      O => BRSD_P_ERR_1TQ_FD_i_5_n_0
    );
BRSD_P_ERR_1TQ_FD_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_10_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_i_11_n_0,
      I2 => \^brs_l_sp_fe_reg_2\,
      I3 => BRSD_P_ERR_1TQ_FD_i_12_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_6_n_0
    );
BRSD_P_ERR_1TQ_FD_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => MSR_DPEE_FS2,
      I1 => \^rxe_counter_i_reg[4]_0\,
      I2 => \^state_reg[2]_0\,
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => \^txe_txing_reg_0\,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      O => BRSD_P_ERR_1TQ_FD_i_7_n_0
    );
BRSD_P_ERR_1TQ_FD_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFCFEFFFEFFFEF"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_13_n_0,
      I1 => TXE_MSGVAL_FD1_i_2_n_0,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => TXE_MSGVAL_FD1_i_3_n_0,
      I5 => \^txe_txing_reg_0\,
      O => BRSD_P_ERR_1TQ_FD_i_8_n_0
    );
BRSD_P_ERR_1TQ_FD_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABFFFFAAAB"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_14_n_0,
      I1 => \state[3]_i_4_n_0\,
      I2 => RXE_ERRFLG_I_reg_0,
      I3 => BRSD_P_ERR_1TQ_FD_i_15_n_0,
      I4 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      I5 => BRSD_P_ERR_1TQ_FD_i_16_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_9_n_0
    );
BRS_EN_I_FLAG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA8AAAAAAA"
    )
        port map (
      I0 => BRS_EN_I_FLAG_i_2_n_0,
      I1 => \^state_reg[4]_0\,
      I2 => E(0),
      I3 => \^brs_en_btr\,
      I4 => \BTL_COUNTER_I_REG_reg[1]\,
      I5 => FBR_ERR_1TQ,
      O => BRS_EN_I_FLAG_i_1_n_0
    );
BRS_EN_I_FLAG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B0B0B00"
    )
        port map (
      I0 => BRS_EN_I_FLAG_i_3_n_0,
      I1 => TXE_PASSTX_I_i_4_n_0,
      I2 => BRS_EN_I_FLAG_i_4_n_0,
      I3 => \^brs_en_i_flag_reg_0\,
      I4 => \^brs_en_btr\,
      I5 => \^state_reg[0]_3\,
      O => BRS_EN_I_FLAG_i_2_n_0
    );
BRS_EN_I_FLAG_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[0]\,
      O => BRS_EN_I_FLAG_i_3_n_0
    );
BRS_EN_I_FLAG_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575555555555555"
    )
        port map (
      I0 => dest_arst,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => BRS_EN_I_FLAG_i_4_n_0
    );
BRS_EN_I_FLAG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BRS_EN_I_FLAG_i_1_n_0,
      Q => \^brs_en_i_flag_reg_0\,
      R => '0'
    );
BRS_L_SP_FE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA8AAAAAAA"
    )
        port map (
      I0 => BRS_L_SP_FE_i_2_n_0,
      I1 => \^state_reg[4]_0\,
      I2 => E(0),
      I3 => \^brs_en_btr\,
      I4 => \BTL_COUNTER_I_REG_reg[1]\,
      I5 => FBR_ERR_1TQ,
      O => BRS_L_SP_FE_i_1_n_0
    );
BRS_L_SP_FE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB008000000000"
    )
        port map (
      I0 => \COUNTER_I[1]_i_4_n_0\,
      I1 => \RXE_SREG_I_reg[31]_0\(0),
      I2 => D(0),
      I3 => \^state_reg[3]_0\,
      I4 => \^brs_en_btr\,
      I5 => dest_arst,
      O => BRS_L_SP_FE_i_2_n_0
    );
BRS_L_SP_FE_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BRS_L_SP_FE_i_1_n_0,
      Q => \^brs_en_btr\,
      R => '0'
    );
BSP_CRCERR_I_CANFD_FLG_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      O => BSP_CRCERR_I_CANFD_FLG_i_10_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \^rxe_counter_i_reg[3]_0\(3),
      O => BSP_CRCERR_I_CANFD_FLG_i_12_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00099909"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => BSP_CRCERR_I_CANFD_FLG_i_4_0(5),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => BSP_CRCERR_I_CANFD_FLG_i_4_0(4),
      O => BSP_CRCERR_I_CANFD_FLG_i_13_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3808"
    )
        port map (
      I0 => BSP_CRCERR_I_CANFD_FLG_i_4_0(0),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => BSP_CRCERR_I_CANFD_FLG_i_4_0(3),
      I4 => BSP_CRCERR_I_CANFD_FLG_i_21_n_0,
      O => BSP_CRCERR_I_CANFD_FLG_i_14_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      O => BSP_CRCERR_I_CANFD_FLG_i_15_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      O => \RXE_COUNTER_I_reg[1]_1\
    );
BSP_CRCERR_I_CANFD_FLG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEBAA"
    )
        port map (
      I0 => BSP_CRCERR_I_CANFD_FLG_i_3_n_0,
      I1 => \^rxe_sreg_i_reg[24]_0\(0),
      I2 => BSP_CRCERR_I_CANFD_FLG_i_4_n_0,
      I3 => BSP_CRCERR_I_CANFD_FLG_i_5_n_0,
      I4 => BSP_CRCERR_I_CAN_FLG_i_6_n_0,
      I5 => BSP_CRCERR_I_CANFD_FLG_i_6_n_0,
      O => BSP_CRCERR_I_CANFD_FLG0
    );
BSP_CRCERR_I_CANFD_FLG_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC022FF"
    )
        port map (
      I0 => BSP_CRCERR_I_CANFD_FLG_i_4_0(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => BSP_CRCERR_I_CANFD_FLG_i_4_0(2),
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      O => BSP_CRCERR_I_CANFD_FLG_i_21_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F22211112222F111"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_9_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^state_reg[4]_0\,
      I3 => BSP_CRCERR_I_CANFD_FLG_i_8_n_0,
      I4 => \^rxe_sreg_i_reg[24]_0\(0),
      I5 => TXE_TX_REN_I_CFD_D1_i_4_0,
      O => BSP_CRCERR_I_CANFD_FLG_i_3_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B8FFB8FF"
    )
        port map (
      I0 => BSP_CRCERR_I_CANFD_FLG_i_2_0,
      I1 => BSP_CRCERR_I_CANFD_FLG_i_10_n_0,
      I2 => BSP_CRCERR_I_CANFD_FLG_i_2_1,
      I3 => BSP_CRCERR_I_CANFD_FLG_i_12_n_0,
      I4 => BSP_CRCERR_I_CANFD_FLG_i_13_n_0,
      I5 => BSP_CRCERR_I_CANFD_FLG_i_14_n_0,
      O => BSP_CRCERR_I_CANFD_FLG_i_4_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(3),
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => BSP_CRCERR_I_CANFD_FLG_i_5_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFFFFFFFFFFF"
    )
        port map (
      I0 => BSP_CRCERR_I_CANFD_FLG_i_15_n_0,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => E(0),
      O => BSP_CRCERR_I_CANFD_FLG_i_6_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555545555"
    )
        port map (
      I0 => \RXE_SREG_I[0]_i_3_n_0\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => TDC_TRIG_COND_D1_i_4_n_0,
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => \^rxe_counter_i_reg[1]_0\,
      O => BSP_CRCERR_I_CANFD_FLG_i_8_n_0
    );
BSP_CRCERR_I_CANFD_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_CRCERR_I_CANFD_FLG_reg_1,
      Q => \^bsp_crcerr_i_canfd_flg_reg_0\,
      R => SYNC_RST_TL
    );
BSP_CRCERR_I_CAN_FLG_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000002220000000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => BSP_CRCERR_I_CAN_FLG_i_7_0(1),
      I3 => \^rxe_counter_i_reg[3]_0\(3),
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => BSP_CRCERR_I_CAN_FLG_i_7_0(4),
      O => BSP_CRCERR_I_CAN_FLG_i_11_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => BSP_CRCERR_I_CAN_FLG_i_7_0(0),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => BSP_CRCERR_I_CAN_FLG_i_7_0(3),
      O => BSP_CRCERR_I_CAN_FLG_i_12_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000A00"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => \^state_reg[0]_0\
    );
BSP_CRCERR_I_CAN_FLG_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => \^txe_txing_reg_0\,
      I2 => BSP_CRCERR_I_CAN_FLG_i_4_n_0,
      I3 => \^rxe_sreg_i_reg[24]_0\(0),
      I4 => BSP_CRCERR_I_CAN_FLG_i_5_n_0,
      I5 => BSP_CRCERR_I_CAN_FLG_i_6_n_0,
      O => BSP_CRCERR_I_CAN_FLG0
    );
BSP_CRCERR_I_CAN_FLG_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => SM_FLAG_I_i_7_n_0,
      O => BSP_CRCERR_I_CAN_FLG_i_4_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFBBAAAAAFBBFF"
    )
        port map (
      I0 => BSP_CRCERR_I_CAN_FLG_i_7_n_0,
      I1 => BSP_CRCERR_I_CAN_FLG_i_3_0,
      I2 => BSP_CRCERR_I_CAN_FLG_i_3_1,
      I3 => \^rxe_counter_i_reg[3]_0\(3),
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => BSP_CRCERR_I_CAN_FLG_i_3_2,
      O => BSP_CRCERR_I_CAN_FLG_i_5_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^state_reg[4]_0\,
      O => BSP_CRCERR_I_CAN_FLG_i_6_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEEEEEEE"
    )
        port map (
      I0 => BSP_CRCERR_I_CAN_FLG_i_11_n_0,
      I1 => BSP_CRCERR_I_CAN_FLG_i_12_n_0,
      I2 => BSP_CRCERR_I_CAN_FLG_i_7_0(2),
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \^rxe_counter_i_reg[3]_0\(3),
      I5 => \RXE_MSGPAD_SEL_FS1[1]_i_5_n_0\,
      O => BSP_CRCERR_I_CAN_FLG_i_7_n_0
    );
BSP_CRCERR_I_CAN_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_CRCERR_I_CAN_FLG_reg_1,
      Q => \^bsp_crcerr_i_can_flg_reg_0\,
      R => SYNC_RST_TL
    );
BSP_IC_ACK_ERROR_I_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_12_n_0,
      I1 => E(0),
      O => \^btl_samp_en_d1_reg\
    );
BSP_IC_ACK_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_ACK_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_ACKER,
      R => SYNC_RST_TL
    );
BSP_IC_BIT_ERROR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_10_n_0,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => RXE_OL_SLEEP_i_2_n_0,
      I4 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      I5 => RXE_ERRFLG_I_reg_0,
      O => \^state_reg[4]_2\
    );
BSP_IC_BIT_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028282800000000"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \^bsp_txbit_d1_reg_0\,
      I2 => RXE_ERRFLG_I_reg_0,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[2]_i_6_n_0\,
      O => TXE_TXING_reg_4
    );
BSP_IC_BIT_ERROR_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1[1]_i_5_n_0\,
      I1 => TDC_TRIG_COND_D1_i_4_n_0,
      I2 => BSP_IC_BIT_ERROR_I_i_6_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => RXE_ERRFLG_I_reg_0,
      I5 => BSP_IC_BIT_ERROR_I_i_7_n_0,
      O => \^rxe_counter_i_reg[4]_4\
    );
BSP_IC_BIT_ERROR_I_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000111"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \^rxe_counter_i_reg[3]_0\(3),
      O => BSP_IC_BIT_ERROR_I_i_5_n_0
    );
BSP_IC_BIT_ERROR_I_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(3),
      O => BSP_IC_BIT_ERROR_I_i_6_n_0
    );
BSP_IC_BIT_ERROR_I_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \^bsp_txbit_d1_reg_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[2]\,
      O => BSP_IC_BIT_ERROR_I_i_7_n_0
    );
BSP_IC_BIT_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_BIT_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_BERR,
      R => SYNC_RST_TL
    );
BSP_IC_CRC_ERROR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => BSP_IC_BIT_ERROR_I_i_6_n_0,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I4 => \^bsp_crcerr_i_canfd_flg_reg_0\,
      I5 => \^state_reg[4]_4\,
      O => \^rxe_counter_i_reg[4]_3\
    );
BSP_IC_CRC_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => BSP_IC_BIT_ERROR_I_i_6_n_0,
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => \^rxe_counter_i_reg[1]_0\,
      I4 => TXE_MSGVAL_FD1_i_2_n_0,
      I5 => \EMU_REC_I[7]_i_7_n_0\,
      O => \^rxe_counter_i_reg[4]_2\
    );
BSP_IC_CRC_ERROR_I_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      O => BSP_IC_CRC_ERROR_I_i_4_n_0
    );
BSP_IC_CRC_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_CRC_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_CRCER,
      R => SYNC_RST_TL
    );
BSP_IC_FRM_ERROR_I_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      O => BSP_IC_FRM_ERROR_I_i_10_n_0
    );
BSP_IC_FRM_ERROR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEE0E0E000"
    )
        port map (
      I0 => BSP_IC_F_FRM_ERROR_I_reg_1,
      I1 => BSP_IC_F_FRM_ERROR_I_reg_2,
      I2 => BSP_IC_FRM_ERROR_I_i_5_n_0,
      I3 => BSP_IC_FRM_ERROR_I_i_6_n_0,
      I4 => BSP_IC_FRM_ERROR_I_i_7_n_0,
      I5 => RXE_ERRFLG_I_reg_0,
      O => \^btl_rxbit_i_reg_1\
    );
BSP_IC_FRM_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040001"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => BSP_IC_FRM_ERROR_I_i_8_n_0,
      I3 => TXE_MSGVAL_FD1_i_5_n_0,
      I4 => RXE_ERRFLG_I,
      I5 => BSP_IC_FRM_ERROR_I_i_9_n_0,
      O => \^rxe_counter_i_reg[6]_0\
    );
BSP_IC_FRM_ERROR_I_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => BSP_IC_FRM_ERROR_I_i_10_n_0,
      I1 => RXE_OL_SLEEP_i_2_n_0,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \^rxe_counter_i_reg[1]_0\,
      I5 => \RXE_MSGPAD_SEL_FS1[1]_i_7_n_0\,
      O => BSP_IC_FRM_ERROR_I_i_5_n_0
    );
BSP_IC_FRM_ERROR_I_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \RXE_SREG_I[0]_i_3_n_0\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => TDC_TRIG_COND_D1_i_4_n_0,
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => \^rxe_counter_i_reg[1]_0\,
      O => BSP_IC_FRM_ERROR_I_i_6_n_0
    );
BSP_IC_FRM_ERROR_I_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      O => BSP_IC_FRM_ERROR_I_i_7_n_0
    );
BSP_IC_FRM_ERROR_I_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \RXE_COUNTER_I_reg_n_0_[5]\,
      O => BSP_IC_FRM_ERROR_I_i_8_n_0
    );
BSP_IC_FRM_ERROR_I_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => RXE_ERRFLG_I_reg_0,
      O => BSP_IC_FRM_ERROR_I_i_9_n_0
    );
BSP_IC_FRM_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_FRM_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_FMER,
      R => SYNC_RST_TL
    );
BSP_IC_F_BIT_ERROR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F8F8800000000"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => BSP_IC_F_BIT_ERROR_I_reg_1,
      I2 => BSP_IC_F_BIT_ERROR_I_i_3_n_0,
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => \^bsp_txbit_d1_reg_0\,
      I5 => \^txe_txing_reg_0\,
      O => \^brs_l_sp_fe_reg_2\
    );
BSP_IC_F_BIT_ERROR_I_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => BSP_IC_F_BIT_ERROR_I_i_3_n_0
    );
BSP_IC_F_BIT_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_F_BIT_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_F_BERR,
      R => SYNC_RST_TL
    );
BSP_IC_F_CRC_ERROR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \^rxe_counter_i_reg[3]_0\(3),
      I5 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => \^rxe_counter_i_reg[0]_0\
    );
BSP_IC_F_CRC_ERROR_I_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \^state_reg[4]_4\
    );
BSP_IC_F_CRC_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_F_CRC_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_F_CRCER,
      R => SYNC_RST_TL
    );
BSP_IC_F_FRM_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_F_FRM_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_F_FMER,
      R => SYNC_RST_TL
    );
BSP_IC_F_STUFF_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_F_STUFF_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_F_STER,
      R => SYNC_RST_TL
    );
BSP_IC_STUFF_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_STUFF_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_STER,
      R => SYNC_RST_TL
    );
BSP_IDVALID_FD1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => BSP_IDVALID_FD1_i_2_n_0,
      I1 => \^txe_txing_reg_0\,
      I2 => RXE_OL_LBACK_reg_0,
      I3 => BSP_IDVALID_FD1_i_3_n_0,
      O => p_62_in
    );
BSP_IDVALID_FD1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7FFFFFF"
    )
        port map (
      I0 => \state[4]_i_7_n_0\,
      I1 => RXE_ERRFLG_I_reg_0,
      I2 => \^bsp_txbit_d1_reg_0\,
      I3 => \^txe_txing_reg_0\,
      I4 => \^state_reg[4]_0\,
      O => BSP_IDVALID_FD1_i_2_n_0
    );
BSP_IDVALID_FD1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBFFFFFFFFFFFF"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \^rxe_counter_i_reg[4]_1\,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => \RXE_COUNTER_I[8]_i_11_n_0\,
      I4 => \^state_reg[4]_1\,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      O => BSP_IDVALID_FD1_i_3_n_0
    );
BSP_IDVALID_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => p_62_in,
      Q => \^bsp_idvalid_fd1\,
      R => SYNC_RST_TL
    );
BSP_IDVALID_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^bsp_idvalid_fd1\,
      Q => BSP_IDVALID_FD2,
      R => SYNC_RST_TL
    );
BSP_IN_EOF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => TXE_MSGVAL_FD1_i_3_n_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^q\(0),
      O => p_198_in
    );
BSP_IN_EOF_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_198_in,
      Q => BSP_IN_EOF,
      R => SYNC_RST_TL
    );
BSP_IN_ID_STATE_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^bsp_in_id_state_i\,
      Q => BSP_IN_ID_STATE_D1,
      R => SYNC_RST_TL
    );
BSP_IN_ID_STATE_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^rxe_counter_i_reg[4]_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \^q\(0),
      O => BSP_IN_ID_STATE_I_i_1_n_0
    );
BSP_IN_ID_STATE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IN_ID_STATE_I_i_1_n_0,
      Q => \^bsp_in_id_state_i\,
      R => SYNC_RST_TL
    );
BSP_IN_IFSPACE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => BSP_IN_IFSPACE_i_1_n_0
    );
BSP_IN_IFSPACE_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IN_IFSPACE_i_1_n_0,
      Q => BSP_IN_IFSPACE,
      R => SYNC_RST_TL
    );
BSP_TXBIT_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_TXBIT_D1_reg_1,
      Q => \^bsp_txbit_d1_reg_0\,
      R => SYNC_RST_TL
    );
\BTL_COUNTER_I15_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3A3A0AFA3A3AF"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_3_n_0\,
      I1 => BTL_TRNSMT_EN_FD13_carry_i_4_n_0,
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => \^brs_en_btr\,
      I4 => BRS_EN_BTR_D1,
      I5 => \BTL_COUNTER_I_REG_reg[8]_2\(7),
      O => BRSD_P_ERR_1TQ_FD_reg_12(0)
    );
BTL_COUNTER_I15_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I2 => dest_arst,
      I3 => \^brs_en_btr\,
      I4 => BTL_COUNTER_I15_carry(6),
      O => \arststages_ff_reg[1]_5\(3)
    );
BTL_COUNTER_I15_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(3),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_7__1_0\(3),
      I3 => dest_arst,
      O => BTL_COUNTER_I15_carry_i_10_n_0
    );
BTL_COUNTER_I15_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_7__1_0\(0),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I15_carry(0),
      O => BTL_COUNTER_I15_carry_i_11_n_0
    );
BTL_COUNTER_I15_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030200020000000"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      I1 => \^brs_en_btr\,
      I2 => dest_arst,
      I3 => BTL_COUNTER_I15_carry(4),
      I4 => BTL_COUNTER_I15_carry(5),
      I5 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => \arststages_ff_reg[1]_5\(2)
    );
BTL_COUNTER_I15_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\,
      I1 => BTL_COUNTER_I15_carry_i_9_n_0,
      I2 => BTL_COUNTER_I15_carry_i_10_n_0,
      I3 => BTL_COUNTER_I17_carry_i_6_n_0,
      O => \arststages_ff_reg[1]_5\(1)
    );
BTL_COUNTER_I15_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080800"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I15_carry_i_11_n_0,
      I2 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I3 => \i__carry_i_15_n_0\,
      I4 => \^brsd_p_err_1tq_fd_reg\,
      O => \arststages_ff_reg[1]_5\(0)
    );
BTL_COUNTER_I15_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88288888"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I2 => BTL_COUNTER_I15_carry(6),
      I3 => \^brs_en_btr\,
      I4 => dest_arst,
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(3)
    );
BTL_COUNTER_I15_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB00BF4004400000"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => dest_arst,
      I2 => BTL_COUNTER_I15_carry(4),
      I3 => BTL_COUNTER_I17_carry_i_8_n_0,
      I4 => BTL_COUNTER_I15_carry(5),
      I5 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(2)
    );
BTL_COUNTER_I15_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry_i_9_n_0,
      I1 => \^btl_counter_i_reg_reg[2]\,
      I2 => BTL_COUNTER_I15_carry_i_10_n_0,
      I3 => BTL_COUNTER_I17_carry_i_6_n_0,
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(1)
    );
BTL_COUNTER_I15_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11958400"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I1 => dest_arst,
      I2 => BTL_COUNTER_I15_carry_i_11_n_0,
      I3 => \i__carry_i_15_n_0\,
      I4 => \^brsd_p_err_1tq_fd_reg\,
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(0)
    );
BTL_COUNTER_I15_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(2),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_7__1_0\(2),
      I3 => dest_arst,
      O => BTL_COUNTER_I15_carry_i_9_n_0
    );
\BTL_COUNTER_I16_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry_i_6__6_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(0)
    );
\BTL_COUNTER_I16_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I1 => \i__carry_i_6__6_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_2(0)
    );
BTL_COUNTER_I16_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"011F"
    )
        port map (
      I0 => \i__carry_i_4__3_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I2 => \i__carry_i_5__3_n_0\,
      I3 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_1\(2)
    );
BTL_COUNTER_I16_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => \i__carry_i_8__3_n_0\,
      I1 => BTL_COUNTER_I17_carry_i_8_n_0,
      I2 => \i__carry_i_9__1_n_0\,
      I3 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_1\(1)
    );
BTL_COUNTER_I16_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => \i__carry_i_12__0_n_0\,
      I1 => \^btl_counter_i_reg_reg[2]\,
      I2 => \i__carry_i_7__4_n_0\,
      I3 => BTL_COUNTER_I17_carry_i_6_n_0,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_1\(0)
    );
BTL_COUNTER_I16_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I1 => \i__carry_i_5__3_n_0\,
      I2 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I3 => \i__carry_i_4__3_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_5(3)
    );
BTL_COUNTER_I16_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_9_n_0,
      I1 => \i__carry_i_9__1_n_0\,
      I2 => BTL_COUNTER_I17_carry_i_8_n_0,
      I3 => \i__carry_i_8__3_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_5(2)
    );
BTL_COUNTER_I16_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      I1 => \i__carry_i_7__4_n_0\,
      I2 => \^btl_counter_i_reg_reg[2]\,
      I3 => \i__carry_i_12__0_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_5(1)
    );
BTL_COUNTER_I16_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I1 => \^arststages_ff_reg[1]_6\,
      I2 => \^brsd_p_err_1tq_fd_reg\,
      I3 => \^arststages_ff_reg[1]_4\,
      O => BRSD_P_ERR_1TQ_FD_reg_5(0)
    );
BTL_COUNTER_I17_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(7),
      I1 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I2 => CAN_PHY_TX_POS_FLOP_X27(6),
      I3 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I4 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I5 => CAN_PHY_TX_POS_FLOP_X27(8),
      O => BRSD_P_ERR_1TQ_FD_reg_6(2)
    );
BTL_COUNTER_I17_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55553FF355553003"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_30_n_0,
      I1 => \BTL_COUNTER_I_REG_reg[8]_2\(1),
      I2 => \^brs_en_btr\,
      I3 => BRS_EN_BTR_D1,
      I4 => BRSD_P_ERR_1TQ_FD,
      I5 => BTL_TRNSMT_EN_FD13_carry_i_12_n_0,
      O => \^btl_counter_i_reg_reg[2]\
    );
BTL_COUNTER_I17_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3BF7F73B"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(5),
      I1 => dest_arst,
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_21_n_0\,
      I4 => O(1),
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[1]\(0)
    );
BTL_COUNTER_I17_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      I1 => CAN_PHY_TX_POS_FLOP_X27(3),
      I2 => CAN_PHY_TX_POS_FLOP_X27(4),
      I3 => BTL_COUNTER_I17_carry_i_8_n_0,
      I4 => CAN_PHY_TX_POS_FLOP_X27(5),
      I5 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => BRSD_P_ERR_1TQ_FD_reg_6(1)
    );
BTL_COUNTER_I17_carry_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(2),
      I1 => \^brs_en_btr\,
      I2 => BTL_TRNSMT_EN_FD13_carry_i_6_0(2),
      I3 => CAN_PHY_TX_POS_FLOP_X26_carry_i_17_n_0,
      I4 => \i__carry_i_7__4_n_0\,
      I5 => \i__carry_i_8__3_n_0\,
      O => BTL_COUNTER_I17_carry_i_28_n_0
    );
BTL_COUNTER_I17_carry_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => BRS_EN_BTR_D1,
      O => BTL_COUNTER_I17_carry_i_29_n_0
    );
BTL_COUNTER_I17_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600660060000"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(1),
      I1 => \^brsd_p_err_1tq_fd_reg\,
      I2 => CAN_PHY_TX_POS_FLOP_X27(0),
      I3 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I4 => \^btl_counter_i_reg_reg[2]\,
      I5 => CAN_PHY_TX_POS_FLOP_X27(2),
      O => BRSD_P_ERR_1TQ_FD_reg_6(0)
    );
BTL_COUNTER_I17_carry_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474747B800000000"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_0(2),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(2),
      I3 => \^ic_reg_f_btr_ts1_cdc_tig_reg[3]\(0),
      I4 => IC_REG_BTR_TS1(7),
      I5 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_30_n_0
    );
BTL_COUNTER_I17_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3003AAAA3FF3"
    )
        port map (
      I0 => \i__carry_i_4__1_n_0\,
      I1 => \BTL_COUNTER_I_REG_reg[8]_2\(2),
      I2 => \^brs_en_btr\,
      I3 => BRS_EN_BTR_D1,
      I4 => BRSD_P_ERR_1TQ_FD,
      I5 => \^ic_reg_f_btr_ts1_cdc_tig_reg[2]\,
      O => BTL_COUNTER_I17_carry_i_6_n_0
    );
BTL_COUNTER_I17_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0F3E2E2E2E2C0F3"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_8_n_0,
      I1 => BRSD_P_ERR_1TQ_FD,
      I2 => CAN_PHY_TX_POS_FLOP_X26_carry_i_11_n_0,
      I3 => \BTL_COUNTER_I_REG_reg[8]_2\(3),
      I4 => \^brs_en_btr\,
      I5 => BRS_EN_BTR_D1,
      O => BTL_COUNTER_I17_carry_i_8_n_0
    );
BTL_COUNTER_I17_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F990F990F000FFF"
    )
        port map (
      I0 => \i__carry_i_9__1_n_0\,
      I1 => BTL_COUNTER_I17_carry_i_28_n_0,
      I2 => CAN_PHY_TX_POS_FLOP_X26_carry_i_12_n_0,
      I3 => BRSD_P_ERR_1TQ_FD,
      I4 => \BTL_COUNTER_I_REG_reg[8]_2\(4),
      I5 => BTL_COUNTER_I17_carry_i_29_n_0,
      O => BTL_COUNTER_I17_carry_i_9_n_0
    );
\BTL_COUNTER_I_REG[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_6_n_0\,
      I1 => \btl/data1\(0),
      I2 => \BTL_COUNTER_I_REG[0]_i_2_n_0\,
      I3 => \BTL_COUNTER_I_REG[8]_i_8_n_0\,
      I4 => \BTL_COUNTER_I_REG_reg[0]\(0),
      O => BRSD_P_ERR_1TQ_FD_reg_4(0)
    );
\BTL_COUNTER_I_REG[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_3_n_0\,
      I1 => \BTL_COUNTER_I_REG_reg[5]\(0),
      I2 => \BTL_COUNTER_I_REG_reg[8]\,
      I3 => CO(0),
      I4 => \btl/data0\(0),
      O => \BTL_COUNTER_I_REG[0]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4FFF4"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_6_n_0\,
      I1 => \btl/data1\(1),
      I2 => \BTL_COUNTER_I_REG[1]_i_2_n_0\,
      I3 => \BTL_COUNTER_I_REG[8]_i_8_n_0\,
      I4 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I5 => \^brsd_p_err_1tq_fd_reg\,
      O => BRSD_P_ERR_1TQ_FD_reg_4(1)
    );
\BTL_COUNTER_I_REG[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \btl/data0\(1),
      I1 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      O => \BTL_COUNTER_I_REG[1]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505353505F53535F"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_4\,
      I1 => \BTL_COUNTER_I_REG[1]_i_5_n_0\,
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => \^brs_en_btr\,
      I4 => BRS_EN_BTR_D1,
      I5 => \BTL_COUNTER_I_REG_reg[8]_2\(0),
      O => \^brsd_p_err_1tq_fd_reg\
    );
\BTL_COUNTER_I_REG[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => dest_arst,
      I1 => \i__carry_i_1__4_0\(1),
      I2 => \^brs_en_btr\,
      I3 => BTL_TRNSMT_EN_FD13_carry_i_6_0(1),
      O => \BTL_COUNTER_I_REG[1]_i_5_n_0\
    );
\BTL_COUNTER_I_REG[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_6_n_0\,
      I1 => \btl/data1\(2),
      I2 => \btl/data0\(2),
      I3 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      I4 => \BTL_COUNTER_I_REG[8]_i_8_n_0\,
      I5 => \BTL_COUNTER_I_REG[2]_i_2_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_4(2)
    );
\BTL_COUNTER_I_REG[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\,
      I1 => \^brsd_p_err_1tq_fd_reg\,
      I2 => \BTL_COUNTER_I_REG_reg[0]\(0),
      O => \BTL_COUNTER_I_REG[2]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_6_n_0\,
      I1 => \btl/data1\(3),
      I2 => \btl/data0\(3),
      I3 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      I4 => \BTL_COUNTER_I_REG[8]_i_8_n_0\,
      I5 => \BTL_COUNTER_I_REG[3]_i_4_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_4(3)
    );
\BTL_COUNTER_I_REG[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg\,
      I1 => \^arststages_ff_reg[1]_3\,
      O => \BTL_COUNTER_I_REG[3]_i_10_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      O => \BTL_COUNTER_I_REG[3]_i_12_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\,
      O => \BTL_COUNTER_I_REG[3]_i_13_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg\,
      O => \BTL_COUNTER_I_REG[3]_i_14_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666AAA"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      I1 => dest_arst,
      I2 => \i__carry_i_7__1_0\(3),
      I3 => \^brs_en_btr\,
      I4 => BTL_COUNTER_I15_carry(3),
      O => \BTL_COUNTER_I_REG[3]_i_15_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666AAA"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\,
      I1 => dest_arst,
      I2 => \i__carry_i_7__1_0\(2),
      I3 => \^brs_en_btr\,
      I4 => BTL_COUNTER_I15_carry(2),
      O => \BTL_COUNTER_I_REG[3]_i_16_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666AAA"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg\,
      I1 => dest_arst,
      I2 => \i__carry_i_7__1_0\(1),
      I3 => \^brs_en_btr\,
      I4 => BTL_COUNTER_I15_carry(1),
      O => \BTL_COUNTER_I_REG[3]_i_17_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      I1 => \^btl_counter_i_reg_reg[2]\,
      I2 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I3 => \^brsd_p_err_1tq_fd_reg\,
      O => \BTL_COUNTER_I_REG[3]_i_4_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      O => \btl/BTL_COUNTER_I\(3)
    );
\BTL_COUNTER_I_REG[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\,
      O => \btl/BTL_COUNTER_I\(2)
    );
\BTL_COUNTER_I_REG[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg\,
      O => \btl/BTL_COUNTER_I\(1)
    );
\BTL_COUNTER_I_REG[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      I1 => \^arststages_ff_reg[1]_1\,
      O => \BTL_COUNTER_I_REG[3]_i_8_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\,
      I1 => \^arststages_ff_reg[1]_0\,
      O => \BTL_COUNTER_I_REG[3]_i_9_n_0\
    );
\BTL_COUNTER_I_REG[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_6_n_0\,
      I1 => \btl/data1\(4),
      I2 => \btl/data0\(4),
      I3 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      I4 => \BTL_COUNTER_I_REG[8]_i_8_n_0\,
      I5 => \BTL_COUNTER_I_REG[4]_i_2_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_4(4)
    );
\BTL_COUNTER_I_REG[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      I1 => BTL_COUNTER_I17_carry_i_6_n_0,
      I2 => \^brsd_p_err_1tq_fd_reg\,
      I3 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I4 => \^btl_counter_i_reg_reg[2]\,
      O => \BTL_COUNTER_I_REG[4]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_2_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_8_n_0\,
      I2 => \btl/data0\(5),
      I3 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      I4 => \btl/data1\(5),
      I5 => \BTL_COUNTER_I_REG[5]_i_6_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_4(5)
    );
\BTL_COUNTER_I_REG[5]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      O => \BTL_COUNTER_I_REG[5]_i_10_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F3A3A3A3A303F"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_5_n_0,
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0,
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => \BTL_COUNTER_I_REG_reg[8]_2\(6),
      I4 => \^brs_en_btr\,
      I5 => BRS_EN_BTR_D1,
      O => \BTL_COUNTER_I_REG[5]_i_11_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I1 => BTL_COUNTER_I15_carry(6),
      I2 => \^brs_en_btr\,
      I3 => dest_arst,
      O => \BTL_COUNTER_I_REG[5]_i_12_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_9_n_0,
      I1 => \^brs_en_btr\,
      I2 => dest_arst,
      I3 => BTL_COUNTER_I15_carry(5),
      O => \BTL_COUNTER_I_REG[5]_i_13_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      I1 => \^brs_en_btr\,
      I2 => dest_arst,
      I3 => BTL_COUNTER_I15_carry(4),
      O => \BTL_COUNTER_I_REG[5]_i_14_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      O => \BTL_COUNTER_I_REG[5]_i_15_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      O => \btl/BTL_COUNTER_I\(6)
    );
\BTL_COUNTER_I_REG[5]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => \btl/BTL_COUNTER_I\(5)
    );
\BTL_COUNTER_I_REG[5]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      O => \btl/BTL_COUNTER_I\(4)
    );
\BTL_COUNTER_I_REG[5]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I1 => \^ic_reg_n_btr_sjw_cdc_tig_reg[0]\,
      O => \BTL_COUNTER_I_REG[5]_i_19_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_9_n_0,
      I1 => BTL_COUNTER_I17_carry_i_8_n_0,
      I2 => \^btl_counter_i_reg_reg[2]\,
      I3 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I4 => \^brsd_p_err_1tq_fd_reg\,
      I5 => BTL_COUNTER_I17_carry_i_6_n_0,
      O => \BTL_COUNTER_I_REG[5]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I1 => \^brs_l_sp_fe_reg_1\,
      O => \BTL_COUNTER_I_REG[5]_i_20_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C4F73B"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(5),
      I1 => dest_arst,
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_21_n_0\,
      I4 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => \BTL_COUNTER_I_REG[5]_i_21_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      I1 => \^arststages_ff_reg[1]_2\,
      O => \BTL_COUNTER_I_REG[5]_i_22_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_3_n_0\,
      I1 => CO(0),
      I2 => \BTL_COUNTER_I_REG_reg[8]\,
      I3 => \BTL_COUNTER_I_REG_reg[5]\(0),
      O => \BTL_COUNTER_I_REG[5]_i_4_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_3_n_0\,
      I1 => \BTL_COUNTER_I_REG_reg[8]_0\(0),
      I2 => CO(0),
      I3 => \BTL_COUNTER_I_REG_reg[8]\,
      O => \BTL_COUNTER_I_REG[5]_i_6_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      O => \btl/BTL_COUNTER_I\(7)
    );
\BTL_COUNTER_I_REG[5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      O => \BTL_COUNTER_I_REG[5]_i_8_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => \BTL_COUNTER_I_REG[5]_i_9_n_0\
    );
\BTL_COUNTER_I_REG[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_6_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I2 => \BTL_COUNTER_I_REG[8]_i_8_n_0\,
      I3 => \BTL_COUNTER_I_REG[6]_i_2_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_4(6)
    );
\BTL_COUNTER_I_REG[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_6_n_0\,
      I1 => \btl/data1\(6),
      I2 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      I3 => \btl/data0\(6),
      O => \BTL_COUNTER_I_REG[6]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4B00"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_6_n_0\,
      I2 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I3 => \BTL_COUNTER_I_REG[8]_i_8_n_0\,
      I4 => \BTL_COUNTER_I_REG[7]_i_2_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_4(7)
    );
\BTL_COUNTER_I_REG[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_6_n_0\,
      I1 => \btl/data1\(7),
      I2 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      I3 => \btl/data0\(7),
      O => \BTL_COUNTER_I_REG[7]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_3_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_4_n_0\,
      I2 => \BTL_COUNTER_I_REG_reg[1]\,
      I3 => dest_arst,
      O => SR(0)
    );
\BTL_COUNTER_I_REG[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      I1 => \btl/data0\(8),
      I2 => \BTL_COUNTER_I_REG[5]_i_6_n_0\,
      I3 => \btl/data1\(8),
      O => \BTL_COUNTER_I_REG[8]_i_10_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_3_n_0\,
      I1 => CO(0),
      I2 => \BTL_COUNTER_I_REG_reg[8]\,
      I3 => \BTL_COUNTER_I_REG_reg[5]\(0),
      O => \BTL_COUNTER_I_REG[8]_i_13_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3A3A0AFA3A3AF"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_3_n_0\,
      I1 => BTL_TRNSMT_EN_FD13_carry_i_4_n_0,
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => \^brs_en_btr\,
      I4 => BRS_EN_BTR_D1,
      I5 => \BTL_COUNTER_I_REG_reg[8]_2\(7),
      O => \BTL_COUNTER_I_REG[8]_i_16_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      O => \btl/BTL_COUNTER_I\(8)
    );
\BTL_COUNTER_I_REG[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0400FB00"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_6_n_0\,
      I2 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I3 => \BTL_COUNTER_I_REG[8]_i_8_n_0\,
      I4 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I5 => \BTL_COUNTER_I_REG[8]_i_10_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_4(8)
    );
\BTL_COUNTER_I_REG[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCECECCCFCECE"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[5]\(0),
      I1 => \BTL_COUNTER_I_REG_reg[1]_0\,
      I2 => \BTL_COUNTER_I_REG_reg[8]\,
      I3 => \BTL_COUNTER_I_REG_reg[8]_0\(0),
      I4 => CO(0),
      I5 => \BTL_COUNTER_I_REG_reg[8]_1\(0),
      O => \BTL_COUNTER_I_REG[8]_i_3_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5CCC4CCC5C0C4C0"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[8]_0\(0),
      I1 => RSYNC_FLG_I_reg_0(0),
      I2 => \BTL_COUNTER_I_REG_reg[8]\,
      I3 => CO(0),
      I4 => \BTL_COUNTER_I_REG_reg[8]_1\(0),
      I5 => \BTL_COUNTER_I_REG_reg[5]\(0),
      O => \BTL_COUNTER_I_REG[8]_i_4_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F3A3A3A3A303F"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_n_0,
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => \BTL_COUNTER_I_REG_reg[8]_2\(5),
      I4 => \^brs_en_btr\,
      I5 => BRS_EN_BTR_D1,
      O => \BTL_COUNTER_I_REG[8]_i_5_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      I1 => \^btl_counter_i_reg_reg[2]\,
      I2 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I3 => \^brsd_p_err_1tq_fd_reg\,
      I4 => BTL_COUNTER_I17_carry_i_6_n_0,
      I5 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => \BTL_COUNTER_I_REG[8]_i_6_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F3A3A3A3A303F"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_5_n_0,
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0,
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => \BTL_COUNTER_I_REG_reg[8]_2\(6),
      I4 => \^brs_en_btr\,
      I5 => BRS_EN_BTR_D1,
      O => \BTL_COUNTER_I_REG[8]_i_7_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101110111111"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_13_n_0\,
      I1 => RSYNC_FLG_I_reg_0(0),
      I2 => \BTL_COUNTER_I_REG_reg[8]\,
      I3 => CO(0),
      I4 => \BTL_COUNTER_I_REG_reg[8]_1\(0),
      I5 => \BTL_COUNTER_I_REG_reg[8]_0\(0),
      O => \BTL_COUNTER_I_REG[8]_i_8_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3A3A0AFA3A3AF"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_3_n_0\,
      I1 => BTL_TRNSMT_EN_FD13_carry_i_4_n_0,
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => \^brs_en_btr\,
      I4 => BRS_EN_BTR_D1,
      I5 => \BTL_COUNTER_I_REG_reg[8]_2\(7),
      O => \BTL_COUNTER_I_REG[8]_i_9_n_0\
    );
\BTL_COUNTER_I_REG_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BTL_COUNTER_I_REG_reg[3]_i_2_n_0\,
      CO(2) => \BTL_COUNTER_I_REG_reg[3]_i_2_n_1\,
      CO(1) => \BTL_COUNTER_I_REG_reg[3]_i_2_n_2\,
      CO(0) => \BTL_COUNTER_I_REG_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \btl/BTL_COUNTER_I\(3 downto 1),
      DI(0) => \BTL_COUNTER_I_REG_reg[0]\(0),
      O(3 downto 0) => \btl/data1\(3 downto 0),
      S(3) => \BTL_COUNTER_I_REG[3]_i_8_n_0\,
      S(2) => \BTL_COUNTER_I_REG[3]_i_9_n_0\,
      S(1) => \BTL_COUNTER_I_REG[3]_i_10_n_0\,
      S(0) => \BTL_COUNTER_I_REG_reg[3]_0\(0)
    );
\BTL_COUNTER_I_REG_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BTL_COUNTER_I_REG_reg[3]_i_3_n_0\,
      CO(2) => \BTL_COUNTER_I_REG_reg[3]_i_3_n_1\,
      CO(1) => \BTL_COUNTER_I_REG_reg[3]_i_3_n_2\,
      CO(0) => \BTL_COUNTER_I_REG_reg[3]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \BTL_COUNTER_I_REG[3]_i_12_n_0\,
      DI(2) => \BTL_COUNTER_I_REG[3]_i_13_n_0\,
      DI(1) => \BTL_COUNTER_I_REG[3]_i_14_n_0\,
      DI(0) => \BTL_COUNTER_I_REG_reg[0]\(0),
      O(3 downto 0) => \btl/data0\(3 downto 0),
      S(3) => \BTL_COUNTER_I_REG[3]_i_15_n_0\,
      S(2) => \BTL_COUNTER_I_REG[3]_i_16_n_0\,
      S(1) => \BTL_COUNTER_I_REG[3]_i_17_n_0\,
      S(0) => \BTL_COUNTER_I_REG_reg[3]\(0)
    );
\BTL_COUNTER_I_REG_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \BTL_COUNTER_I_REG_reg[3]_i_3_n_0\,
      CO(3) => \BTL_COUNTER_I_REG_reg[5]_i_3_n_0\,
      CO(2) => \BTL_COUNTER_I_REG_reg[5]_i_3_n_1\,
      CO(1) => \BTL_COUNTER_I_REG_reg[5]_i_3_n_2\,
      CO(0) => \BTL_COUNTER_I_REG_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \btl/BTL_COUNTER_I\(7),
      DI(2) => \BTL_COUNTER_I_REG[5]_i_8_n_0\,
      DI(1) => \BTL_COUNTER_I_REG[5]_i_9_n_0\,
      DI(0) => \BTL_COUNTER_I_REG[5]_i_10_n_0\,
      O(3 downto 0) => \btl/data0\(7 downto 4),
      S(3) => \BTL_COUNTER_I_REG[5]_i_11_n_0\,
      S(2) => \BTL_COUNTER_I_REG[5]_i_12_n_0\,
      S(1) => \BTL_COUNTER_I_REG[5]_i_13_n_0\,
      S(0) => \BTL_COUNTER_I_REG[5]_i_14_n_0\
    );
\BTL_COUNTER_I_REG_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \BTL_COUNTER_I_REG_reg[3]_i_2_n_0\,
      CO(3) => \BTL_COUNTER_I_REG_reg[5]_i_5_n_0\,
      CO(2) => \BTL_COUNTER_I_REG_reg[5]_i_5_n_1\,
      CO(1) => \BTL_COUNTER_I_REG_reg[5]_i_5_n_2\,
      CO(0) => \BTL_COUNTER_I_REG_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \BTL_COUNTER_I_REG[5]_i_15_n_0\,
      DI(2 downto 0) => \btl/BTL_COUNTER_I\(6 downto 4),
      O(3 downto 0) => \btl/data1\(7 downto 4),
      S(3) => \BTL_COUNTER_I_REG[5]_i_19_n_0\,
      S(2) => \BTL_COUNTER_I_REG[5]_i_20_n_0\,
      S(1) => \BTL_COUNTER_I_REG[5]_i_21_n_0\,
      S(0) => \BTL_COUNTER_I_REG[5]_i_22_n_0\
    );
\BTL_COUNTER_I_REG_reg[8]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \BTL_COUNTER_I_REG_reg[5]_i_3_n_0\,
      CO(3 downto 0) => \NLW_BTL_COUNTER_I_REG_reg[8]_i_14_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_BTL_COUNTER_I_REG_reg[8]_i_14_O_UNCONNECTED\(3 downto 1),
      O(0) => \btl/data0\(8),
      S(3 downto 1) => B"000",
      S(0) => \BTL_COUNTER_I_REG[8]_i_16_n_0\
    );
\BTL_COUNTER_I_REG_reg[8]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \BTL_COUNTER_I_REG_reg[5]_i_5_n_0\,
      CO(3 downto 0) => \NLW_BTL_COUNTER_I_REG_reg[8]_i_15_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_BTL_COUNTER_I_REG_reg[8]_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \btl/data1\(8),
      S(3 downto 1) => B"000",
      S(0) => \btl/BTL_COUNTER_I\(8)
    );
\BTL_NTQ_I0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => \BTL_NTQ_I0_carry__0_0\(6),
      I2 => \i__carry_i_1__4_0\(6),
      O => DI(3)
    );
\BTL_NTQ_I0_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(3),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(3),
      O => \BTL_NTQ_I0_carry__0_i_10_n_0\
    );
\BTL_NTQ_I0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(5),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(5),
      O => DI(2)
    );
\BTL_NTQ_I0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(4),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(4),
      O => DI(1)
    );
\BTL_NTQ_I0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(3),
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(3),
      I2 => \i__carry_i_1__4_0\(3),
      I3 => \^brs_en_btr\,
      I4 => BTL_TRNSMT_EN_FD13_carry_i_6_0(3),
      O => DI(0)
    );
\BTL_NTQ_I0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(6),
      I1 => \BTL_NTQ_I0_carry__0_0\(6),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_1__4_0\(7),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_4\(3)
    );
\BTL_NTQ_I0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08070708"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(5),
      I1 => \BTL_NTQ_I0_carry__0_0\(5),
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_0\(6),
      I4 => \i__carry_i_1__4_0\(6),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_4\(2)
    );
\BTL_NTQ_I0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08070708"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(4),
      I1 => \i__carry_i_1__4_0\(4),
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_0\(5),
      I4 => \i__carry_i_1__4_0\(5),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_4\(1)
    );
\BTL_NTQ_I0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888787778777888"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_9_n_0\,
      I1 => \BTL_NTQ_I0_carry__0_i_10_n_0\,
      I2 => BTL_TRNSMT_EN_FD13_carry_i_6_0(4),
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_1__4_0\(4),
      I5 => \BTL_NTQ_I0_carry__0_0\(4),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_4\(0)
    );
\BTL_NTQ_I0_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_0(3),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(3),
      O => \BTL_NTQ_I0_carry__0_i_9_n_0\
    );
BTL_NTQ_I0_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(2),
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(2),
      I2 => \i__carry_i_1__4_0\(2),
      I3 => \^brs_en_btr\,
      I4 => BTL_TRNSMT_EN_FD13_carry_i_6_0(2),
      O => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2)
    );
BTL_NTQ_I0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(1),
      O => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0)
    );
BTL_NTQ_I0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_0(1),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(1),
      O => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(1)
    );
BTL_NTQ_I0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_0(0),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(0),
      O => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0)
    );
BTL_NTQ_I0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2),
      I1 => BTL_TRNSMT_EN_FD13_carry_i_6_0(3),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_1__4_0\(3),
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(3),
      I5 => \BTL_NTQ_I0_carry__0_0\(3),
      O => S(3)
    );
BTL_NTQ_I0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I1 => BTL_TRNSMT_EN_FD13_carry_i_6_0(2),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_1__4_0\(2),
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(2),
      I5 => \BTL_NTQ_I0_carry__0_0\(2),
      O => S(2)
    );
BTL_NTQ_I0_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(1),
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      I2 => \i__carry_i_1__4_0\(1),
      I3 => \^brs_en_btr\,
      I4 => BTL_TRNSMT_EN_FD13_carry_i_6_0(1),
      O => S(1)
    );
BTL_NTQ_I0_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(0),
      I1 => BTL_TRNSMT_EN_FD13_carry_i_6_0(0),
      I2 => \BTL_NTQ_I0_carry__0_0\(0),
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      O => S(0)
    );
BTL_TRNSMT_EN_FD13_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I1 => BTL_TRNSMT_EN_FD13_carry_i_4_n_0,
      I2 => BTL_TRNSMT_EN_FD13_carry_i_5_n_0,
      I3 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I4 => BTL_TRNSMT_EN_FD13_carry_i_6_n_0,
      I5 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_9(2)
    );
BTL_TRNSMT_EN_FD13_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700B8FF"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_0(0),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(0),
      I3 => dest_arst,
      I4 => \BTL_COUNTER_I_REG_reg[0]\(0),
      O => BTL_TRNSMT_EN_FD13_carry_i_10_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_0(1),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(1),
      O => \^ic_reg_f_btr_ts1_cdc_tig_reg[3]\(0)
    );
BTL_TRNSMT_EN_FD13_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B847FFFF"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_0(2),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(2),
      I3 => \^ic_reg_f_btr_ts1_cdc_tig_reg[3]\(0),
      I4 => dest_arst,
      O => BTL_TRNSMT_EN_FD13_carry_i_12_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => dest_arst,
      O => BTL_TRNSMT_EN_FD13_carry_i_13_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      I1 => \^ic_reg_f_btr_ts1_cdc_tig_reg[2]\,
      I2 => BTL_TRNSMT_EN_FD13_carry_i_8_n_0,
      I3 => BTL_COUNTER_I17_carry_i_8_n_0,
      I4 => BTL_TRNSMT_EN_FD13_carry_i_9_n_0,
      I5 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => BRSD_P_ERR_1TQ_FD_reg_9(1)
    );
BTL_TRNSMT_EN_FD13_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4510000000004510"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_10_n_0,
      I1 => \^ic_reg_f_btr_ts1_cdc_tig_reg[3]\(0),
      I2 => dest_arst,
      I3 => \^brsd_p_err_1tq_fd_reg\,
      I4 => \^btl_counter_i_reg_reg[2]\,
      I5 => BTL_TRNSMT_EN_FD13_carry_i_12_n_0,
      O => BRSD_P_ERR_1TQ_FD_reg_9(0)
    );
BTL_TRNSMT_EN_FD13_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0008000800080"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_4_n_0\,
      I1 => \i__carry_i_1__4_0\(6),
      I2 => \i__carry_i_1__4_0\(7),
      I3 => BTL_TRNSMT_EN_FD13_carry_i_13_n_0,
      I4 => \i__carry_i_9__1_n_0\,
      I5 => BTL_COUNTER_I17_carry_i_28_n_0,
      O => BTL_TRNSMT_EN_FD13_carry_i_4_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \i__carry_i_5__3_n_0\,
      I1 => \i__carry_i_4__3_n_0\,
      I2 => BTL_COUNTER_I17_carry_i_28_n_0,
      I3 => \i__carry_i_9__1_n_0\,
      O => BTL_TRNSMT_EN_FD13_carry_i_5_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B3BFBF7FBF7F7F7"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(6),
      I1 => dest_arst,
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_1__4_0\(5),
      I4 => \i__carry_i_13_n_0\,
      I5 => BTL_COUNTER_I17_carry_i_28_n_0,
      O => BTL_TRNSMT_EN_FD13_carry_i_6_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666AAA"
    )
        port map (
      I0 => \i__carry_i_7__4_n_0\,
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_17_n_0,
      I2 => BTL_TRNSMT_EN_FD13_carry_i_6_0(2),
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_1__4_0\(2),
      O => \^ic_reg_f_btr_ts1_cdc_tig_reg[2]\
    );
BTL_TRNSMT_EN_FD13_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6AAAAAAAAAAAA"
    )
        port map (
      I0 => \i__carry_i_8__3_n_0\,
      I1 => \i__carry_i_1__4_0\(2),
      I2 => \^brs_en_btr\,
      I3 => BTL_TRNSMT_EN_FD13_carry_i_6_0(2),
      I4 => CAN_PHY_TX_POS_FLOP_X26_carry_i_17_n_0,
      I5 => \i__carry_i_7__4_n_0\,
      O => BTL_TRNSMT_EN_FD13_carry_i_8_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry_i_9__1_n_0\,
      I1 => BTL_COUNTER_I17_carry_i_28_n_0,
      O => BTL_TRNSMT_EN_FD13_carry_i_9_n_0
    );
BTL_TRNSMT_EN_FD1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD1_reg_0(0),
      I1 => BTL_TRNSMT_EN_FD1_i_2_n_0,
      O => BTL_TRNSMT_EN_I1
    );
BTL_TRNSMT_EN_FD1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FFFFFFFFFF"
    )
        port map (
      I0 => \i__carry_i_19_n_0\,
      I1 => BTL_COUNTER_I15_carry(4),
      I2 => BTL_COUNTER_I15_carry(5),
      I3 => BTL_COUNTER_I15_carry(6),
      I4 => \^brs_en_btr\,
      I5 => dest_arst,
      O => BTL_TRNSMT_EN_FD1_i_10_n_0
    );
BTL_TRNSMT_EN_FD1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888A888A8888"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD1_reg,
      I1 => \BTL_COUNTER_I_REG_reg[8]\,
      I2 => BTL_TRNSMT_EN_FD1_reg_1(0),
      I3 => BTL_TRNSMT_EN_FD1_reg_2(0),
      I4 => BTL_TRNSMT_EN_FD1_i_3_n_0,
      I5 => BTL_TRNSMT_EN_FD1_i_4_n_0,
      O => BTL_TRNSMT_EN_FD1_i_2_n_0
    );
BTL_TRNSMT_EN_FD1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \i__carry_i_13__0_n_0\,
      I1 => \i__carry_i_9_n_0\,
      I2 => BTL_TRNSMT_EN_FD1_i_5_n_0,
      I3 => BTL_TRNSMT_EN_FD1_i_6_n_0,
      I4 => BTL_TRNSMT_EN_FD1_i_7_n_0,
      I5 => BTL_TRNSMT_EN_FD1_i_8_n_0,
      O => BTL_TRNSMT_EN_FD1_i_3_n_0
    );
BTL_TRNSMT_EN_FD1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454BFEBEBEBFFEB"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => \BTL_NTQ_I0_carry__0_0\(6),
      I2 => \i__carry_i_5__5_n_0\,
      I3 => BTL_COUNTER_I15_carry(6),
      I4 => BTL_TRNSMT_EN_FD1_i_9_n_0,
      I5 => BTL_TRNSMT_EN_FD1_i_10_n_0,
      O => BTL_TRNSMT_EN_FD1_i_4_n_0
    );
BTL_TRNSMT_EN_FD1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFEAEAAAAAAAA"
    )
        port map (
      I0 => \i__carry_i_16__0_n_0\,
      I1 => \BTL_NTQ_I0_carry__0_0\(0),
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I4 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I5 => \^arststages_ff_reg[1]_3\,
      O => BTL_TRNSMT_EN_FD1_i_5_n_0
    );
BTL_TRNSMT_EN_FD1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_1\,
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(3),
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_0\(3),
      I4 => \i__carry_i_20_n_0\,
      O => BTL_TRNSMT_EN_FD1_i_6_n_0
    );
BTL_TRNSMT_EN_FD1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFEAEFBFBAEFEA"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_3\,
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_0\(1),
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I5 => \BTL_NTQ_I0_carry__0_0\(0),
      O => BTL_TRNSMT_EN_FD1_i_7_n_0
    );
BTL_TRNSMT_EN_FD1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(0),
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I2 => \i__carry_i_7__1_0\(0),
      I3 => \^brs_en_btr\,
      I4 => BTL_COUNTER_I15_carry(0),
      I5 => dest_arst,
      O => BTL_TRNSMT_EN_FD1_i_8_n_0
    );
BTL_TRNSMT_EN_FD1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(4),
      I1 => \i__carry_i_19_n_0\,
      I2 => \^brs_en_btr\,
      I3 => dest_arst,
      I4 => BTL_COUNTER_I15_carry(5),
      O => BTL_TRNSMT_EN_FD1_i_9_n_0
    );
BUFFER_EMPTY_INTERNAL_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3101"
    )
        port map (
      I0 => BUFFER_IS_READY_SYNCED_D1,
      I1 => TXE_TRNSMT_FLG_SET,
      I2 => \^txe_trnsmt_flg_reg_0\,
      I3 => BUFFER_EMPTY_INTERNAL,
      O => BUFFER_EMPTY_INTERNAL_i_1_n_0
    );
BUFFER_EMPTY_INTERNAL_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => BUFFER_EMPTY_INTERNAL_i_3_n_0,
      I1 => BUFFER_EMPTY_INTERNAL_i_4_n_0,
      I2 => CANCEL_CONFIRMED_TL2OL_I_D1,
      I3 => BUFFER_IS_READY_SYNCED_D1,
      I4 => \^txe_trnsmt_flg_reg_0\,
      I5 => \^dest_out\,
      O => TXE_TRNSMT_FLG_SET
    );
BUFFER_EMPTY_INTERNAL_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => TXE_DLC_I_EN_i_3_n_0,
      I2 => \^state_reg[2]_3\,
      I3 => \BIS_COUNTER_I[3]_i_6_n_0\,
      I4 => BUFFER_EMPTY_INTERNAL_i_5_n_0,
      I5 => BUFFER_EMPTY_INTERNAL_i_6_n_0,
      O => BUFFER_EMPTY_INTERNAL_i_3_n_0
    );
BUFFER_EMPTY_INTERNAL_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000888888888"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \^state_reg[2]_1\,
      I2 => \state[1]_i_5_0\,
      I3 => BUFFER_EMPTY_INTERNAL_i_2_1(0),
      I4 => BUFFER_EMPTY_INTERNAL_i_2_0(0),
      I5 => \^txe_txing_reg_0\,
      O => BUFFER_EMPTY_INTERNAL_i_4_n_0
    );
BUFFER_EMPTY_INTERNAL_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFE"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \^q\(0),
      O => BUFFER_EMPTY_INTERNAL_i_5_n_0
    );
BUFFER_EMPTY_INTERNAL_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \state[2]_i_10_n_0\,
      I1 => TDC_TRIG_COND_D1_i_3_n_0,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[3]\,
      I5 => RXE_ERRFLG_I_reg_0,
      O => BUFFER_EMPTY_INTERNAL_i_6_n_0
    );
BUFFER_EMPTY_INTERNAL_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => BUFFER_EMPTY_INTERNAL_i_1_n_0,
      Q => BUFFER_EMPTY_INTERNAL,
      S => SYNC_RST_TL
    );
BUFFER_IS_READY_SYNCED_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BUFFER_IS_READY_SYNCED,
      Q => BUFFER_IS_READY_SYNCED_D1,
      R => SYNC_RST_TL
    );
CANCEL_CONFIRMED_TL2OL_I_D1_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => \^cancel_confirmed_tl2ol_i_reg_0\,
      Q => CANCEL_CONFIRMED_TL2OL_I_D1,
      S => SYNC_RST_TL
    );
CANCEL_CONFIRMED_TL2OL_I_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => CANCEL_CONFIRMED_TL2OL_I_reg_1,
      Q => \^cancel_confirmed_tl2ol_i_reg_0\,
      S => SYNC_RST_TL
    );
CAN_PHY_TX_LP_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD1_i_4_n_0,
      I1 => CAN_PHY_TX_LP_i_13_n_0,
      I2 => BTL_TRNSMT_EN_FD1_i_6_n_0,
      I3 => BTL_TRNSMT_EN_FD1_i_5_n_0,
      I4 => \i__carry_i_9_n_0\,
      I5 => \i__carry_i_13__0_n_0\,
      O => BRS_L_SP_FE_reg_5
    );
CAN_PHY_TX_LP_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A959A959FD5DABFB"
    )
        port map (
      I0 => \i__carry_i_14_n_0\,
      I1 => \BTL_NTQ_I0_carry__0_0\(0),
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I4 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I5 => \^arststages_ff_reg[1]_3\,
      O => CAN_PHY_TX_LP_i_13_n_0
    );
CAN_PHY_TX_LP_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABBBBAA8A8888"
    )
        port map (
      I0 => RSYNC_FLG_I_reg_2,
      I1 => CAN_PHY_TX_LP_i_3_n_0,
      I2 => FAST_TRANSMT_PT_D1_i_3_n_0,
      I3 => CAN_PHY_TX_LP_i_4_n_0,
      I4 => CAN_PHY_TX_INT_reg,
      I5 => \^state_reg[4]_3\,
      O => BSP_TXBIT_FD_reg_0
    );
CAN_PHY_TX_LP_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_2_0,
      I1 => CAN_PHY_TX_LP_i_2_1,
      I2 => \CLKD_COUNTER_I_reg[7]\(0),
      I3 => \^btl_samp_en_d1_reg_0\,
      I4 => \CLKD_COUNTER_I_reg[7]_0\(0),
      O => CAN_PHY_TX_LP_i_3_n_0
    );
CAN_PHY_TX_LP_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3332"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(4),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(6),
      I3 => \BTL_NTQ_I0_carry__0_0\(5),
      I4 => CAN_PHY_TX_LP_i_8_n_0,
      O => CAN_PHY_TX_LP_i_4_n_0
    );
CAN_PHY_TX_LP_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF47"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(0),
      I3 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I4 => \BTL_NTQ_I0_carry__0_i_10_n_0\,
      I5 => \i__carry_i_9__0_n_0\,
      O => CAN_PHY_TX_LP_i_8_n_0
    );
\CAN_PHY_TX_POS_FLOP_X26_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_3_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_3\(0)
    );
\CAN_PHY_TX_POS_FLOP_X26_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_3_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]\(0)
    );
\CAN_PHY_TX_POS_FLOP_X26_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1FFFFFFF7FFF"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_4_n_0\,
      I1 => \i__carry_i_1__4_0\(6),
      I2 => \i__carry_i_1__4_0\(7),
      I3 => dest_arst,
      I4 => \^brs_en_btr\,
      I5 => CAN_PHY_TX_POS_FLOP_X26_carry_i_16_n_0,
      O => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_3_n_0\
    );
\CAN_PHY_TX_POS_FLOP_X26_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(5),
      I1 => \i__carry_i_13_n_0\,
      O => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_4_n_0\
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"011F"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I1 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I2 => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0,
      I3 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_11(2)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i__carry_i_4__3_n_0\,
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_16_n_0,
      I2 => \i__carry_i_5__3_n_0\,
      O => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_4\,
      I1 => \i__carry_i_12__0_n_0\,
      I2 => \i__carry_i_7__4_n_0\,
      I3 => \i__carry_i_8__3_n_0\,
      O => CAN_PHY_TX_POS_FLOP_X26_carry_i_11_n_0
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0004"
    )
        port map (
      I0 => \i__carry_i_8__3_n_0\,
      I1 => \i__carry_i_7__4_n_0\,
      I2 => \i__carry_i_12__0_n_0\,
      I3 => \^arststages_ff_reg[1]_4\,
      I4 => \i__carry_i_9__1_n_0\,
      O => CAN_PHY_TX_POS_FLOP_X26_carry_i_12_n_0
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F09090F00090900"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_17_n_0,
      I1 => \i__carry_i_12__0_n_0\,
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => BRS_EN_BTR_D1,
      I4 => \^brs_en_btr\,
      I5 => \BTL_COUNTER_I_REG_reg[8]_2\(1),
      O => CAN_PHY_TX_POS_FLOP_X26_carry_i_13_n_0
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \i__carry_i_8__3_n_0\,
      I1 => \i__carry_i_7__4_n_0\,
      I2 => \i__carry_i_12__0_n_0\,
      I3 => \^arststages_ff_reg[1]_4\,
      I4 => \i__carry_i_9__1_n_0\,
      O => CAN_PHY_TX_POS_FLOP_X26_carry_i_16_n_0
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(1),
      I1 => BTL_TRNSMT_EN_FD13_carry_i_6_0(1),
      I2 => BTL_TRNSMT_EN_FD13_carry_i_6_0(0),
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_1__4_0\(0),
      I5 => dest_arst,
      O => CAN_PHY_TX_POS_FLOP_X26_carry_i_17_n_0
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_11_n_0,
      I1 => BTL_COUNTER_I17_carry_i_8_n_0,
      I2 => CAN_PHY_TX_POS_FLOP_X26_carry_i_12_n_0,
      I3 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => BRSD_P_ERR_1TQ_FD_reg_11(1)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00FFFFC800CC008"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD,
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_13_n_0,
      I2 => \i__carry_i_12__0_n_0\,
      I3 => \^arststages_ff_reg[1]_4\,
      I4 => \i__carry_i_7__4_n_0\,
      I5 => CAN_PHY_TX_POS_FLOP_X26_carry,
      O => BRSD_P_ERR_1TQ_FD_reg_11(0)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0,
      I2 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I3 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      O => BRSD_P_ERR_1TQ_FD_reg_10(3)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_11_n_0,
      I2 => BTL_COUNTER_I17_carry_i_9_n_0,
      I3 => CAN_PHY_TX_POS_FLOP_X26_carry_i_12_n_0,
      O => BRSD_P_ERR_1TQ_FD_reg_10(2)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21188442"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\,
      I1 => BTL_COUNTER_I17_carry_i_6_n_0,
      I2 => \i__carry_i_12__0_n_0\,
      I3 => \^arststages_ff_reg[1]_4\,
      I4 => \i__carry_i_7__4_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_10(1)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I1 => \^arststages_ff_reg[1]_6\,
      I2 => \^brsd_p_err_1tq_fd_reg\,
      I3 => \^arststages_ff_reg[1]_4\,
      O => BRSD_P_ERR_1TQ_FD_reg_10(0)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_16_n_0,
      I1 => \i__carry_i_4__3_n_0\,
      O => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0
    );
CLKM_EN_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \CLKD_COUNTER_I_reg[7]_0\(0),
      I1 => \^btl_samp_en_d1_reg_0\,
      I2 => \CLKD_COUNTER_I_reg[7]\(0),
      O => CLKM_EN_i_10_n_0
    );
CLKM_EN_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => CLKM_EN_i_13_n_0,
      I1 => \^btl_rxbit_i_reg_1\,
      I2 => BRSD_P_ERR_1TQ_FD_i_12_n_0,
      I3 => \^brs_l_sp_fe_reg_2\,
      I4 => BRSD_P_ERR_1TQ_FD_i_11_n_0,
      I5 => BRSD_P_ERR_1TQ_FD_i_10_n_0,
      O => CLKM_EN_i_11_n_0
    );
CLKM_EN_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFFFF00FF00FF"
    )
        port map (
      I0 => D(0),
      I1 => BRSD_P_ERR_1TQ_FD_i_13_n_0,
      I2 => \^state_reg[2]_0\,
      I3 => \^brs_en_btr\,
      I4 => \COUNTER_I[1]_i_4_n_0\,
      I5 => \RXE_SREG_I_reg[31]_0\(0),
      O => CLKM_EN_i_12_n_0
    );
CLKM_EN_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_reg_15,
      I1 => \^rxe_counter_i_reg[4]_4\,
      I2 => \^rxe_counter_i_reg[4]_3\,
      I3 => \^bsp_crcerr_i_can_flg_reg_0\,
      I4 => \^rxe_counter_i_reg[4]_2\,
      O => CLKM_EN_i_13_n_0
    );
CLKM_EN_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B847B8FFFF"
    )
        port map (
      I0 => \CLKD_COUNTER_I_reg[7]_0\(1),
      I1 => \^btl_samp_en_d1_reg_0\,
      I2 => \CLKD_COUNTER_I_reg[7]\(1),
      I3 => CLKD_COUNTER_I_reg(1),
      I4 => CLKM_EN_i_10_n_0,
      I5 => CLKD_COUNTER_I_reg(0),
      O => \ic_reg_n_brpr_cdc_tig_reg[1]\
    );
CLKM_EN_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00D0"
    )
        port map (
      I0 => CLKM_EN_i_11_n_0,
      I1 => \^btl_rxbit_i_reg_0\,
      I2 => E(0),
      I3 => BRSD_P_ERR_1TQ_FD_reg_13,
      I4 => BRSD_P_ERR_1TQ_FD_reg_14,
      I5 => CLKM_EN_i_12_n_0,
      O => \^btl_samp_en_d1_reg_0\
    );
\COUNTER_I[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \COUNTER_I[1]_i_4_n_0\,
      I1 => \^state_reg[0]_0\,
      I2 => \RXE_SREG_I_reg[31]_0\(0),
      I3 => dest_arst,
      O => \^arststages_ff_reg[1]\
    );
\COUNTER_I[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => BSP_IC_FRM_ERROR_I_i_5_n_0,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \RXE_SREG_I[0]_i_3_n_0\,
      I4 => \^q\(0),
      I5 => \COUNTER_I[1]_i_5_n_0\,
      O => \COUNTER_I[1]_i_4_n_0\
    );
\COUNTER_I[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => TDC_TRIG_COND_D1_i_4_n_0,
      I4 => \^rxe_counter_i_reg[3]_0\(3),
      I5 => \^rxe_counter_i_reg[3]_0\(2),
      O => \COUNTER_I[1]_i_5_n_0\
    );
\CRC_CRCWORD_I1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5D5D555DD5555"
    )
        port map (
      I0 => dest_arst,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[2]\,
      O => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFA3FFFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => E(0),
      O => \state_reg[0]_1\
    );
\EMU_OL_ECR_I[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^emu_ctr_flg_i0\,
      I1 => EMU_CTR_FLG_I,
      O => EMU_CTR_FLG_I_reg(0)
    );
\EMU_OL_ECR_I[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAA8AA"
    )
        port map (
      I0 => E(0),
      I1 => \^txe_txing_reg_2\,
      I2 => \EMU_OL_ECR_I[0]_i_4_n_0\,
      I3 => \^txe_txing_reg_0\,
      I4 => \^btl_rxbit_i_reg\,
      I5 => \EMU_OL_ECR_I[0]_i_5_n_0\,
      O => \^emu_ctr_flg_i0\
    );
\EMU_OL_ECR_I[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \state[1]_i_5_0\,
      I2 => \BIS_COUNTER_I[3]_i_6_n_0\,
      I3 => \^state_reg[0]_3\,
      I4 => \^txe_txing_reg_5\,
      O => \EMU_OL_ECR_I[0]_i_4_n_0\
    );
\EMU_OL_ECR_I[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_5_n_0,
      I1 => \^btl_rxbit_i_reg_0\,
      O => \EMU_OL_ECR_I[0]_i_5_n_0\
    );
EMU_REC_I20_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => EMU_REC_I20_carry_i_10_n_0
    );
EMU_REC_I20_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAFAFAAAB"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_11_n_0,
      I1 => \^state_reg[0]_4\,
      I2 => RXE_ERRFLG_I_reg_0,
      I3 => EMU_REC_I20_carry_i_9_n_0,
      I4 => EMU_REC_I20_carry_i_10_n_0,
      I5 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \^btl_rxbit_i_reg\
    );
EMU_REC_I20_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0FEFEFEFEFEFE"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \EMU_OL_ECR_I[0]_i_5_n_0\,
      I2 => BUFFER_EMPTY_INTERNAL_i_2_0(0),
      I3 => TXE_TXING_reg_8,
      I4 => \^state_reg[0]_3\,
      I5 => \BIS_COUNTER_I[3]_i_6_n_0\,
      O => TXE_TXING_reg_3
    );
EMU_REC_I20_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => \^state_reg[0]_4\
    );
EMU_REC_I20_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3AAFFAA"
    )
        port map (
      I0 => TXE_MSGVAL_FD1_i_3_n_0,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \^rxe_passflg_i\,
      I4 => \RXE_MSGPAD_SEL_FS1[1]_i_4_n_0\,
      O => EMU_REC_I20_carry_i_9_n_0
    );
\EMU_REC_I[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => TXE_TXING_reg_8,
      I1 => \BIS_COUNTER_I[3]_i_6_n_0\,
      I2 => \RXE_SREG_I[0]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \state_reg_n_0_[3]\,
      O => \^state_reg[2]_3\
    );
\EMU_REC_I[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^rxe_counter_i_reg[4]_0\,
      I1 => \^txe_txing_reg_0\,
      I2 => \^bsp_txbit_d1_reg_0\,
      I3 => \EMU_REC_I[7]_i_7_n_0\,
      I4 => \EMU_REC_I[7]_i_8_n_0\,
      I5 => RXE_ERRFLG_I_reg_0,
      O => \^txe_txing_reg_5\
    );
\EMU_REC_I[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \EMU_REC_I[7]_i_7_n_0\
    );
\EMU_REC_I[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      O => \EMU_REC_I[7]_i_8_n_0\
    );
EMU_TEC_I2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010055555555"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \state[0]_i_14_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \COUNTER_I[1]_i_5_n_0\,
      I4 => \RXE_SREG_I[0]_i_3_n_0\,
      I5 => BSP_IC_FRM_ERROR_I_i_5_n_0,
      O => EMU_TEC_I2_carry_i_10_n_0
    );
EMU_TEC_I2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => EMU_TEC_I2_carry_i_11_n_0
    );
EMU_TEC_I2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => EMU_TEC_I2_carry_i_7_n_0,
      I2 => EMU_TEC_I2_carry_i_8_n_0,
      I3 => EMU_TEC_I2_carry_i_9_n_0,
      I4 => EMU_TEC_I2_carry_i_10_n_0,
      I5 => \^state_reg[4]_2\,
      O => \^txe_txing_reg_2\
    );
EMU_TEC_I2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F4F0FFF0FF"
    )
        port map (
      I0 => SM_FLAG_I_i_4_n_0,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I2 => BRSD_P_ERR_1TQ_FD_i_9_n_0,
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => TXE_TRNSMT_FLG_i_4_n_0,
      I5 => \^rxe_counter_i_reg[4]_2\,
      O => EMU_TEC_I2_carry_i_7_n_0
    );
EMU_TEC_I2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888F888"
    )
        port map (
      I0 => RXE_PASSFLG_I_reg_0,
      I1 => BRSD_P_ERR_1TQ_FD_i_12_n_0,
      I2 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      I3 => ERR_ACKERRPASS_I,
      I4 => EMU_TEC_I2_carry_i_11_n_0,
      I5 => \^brs_l_sp_fe_reg_2\,
      O => EMU_TEC_I2_carry_i_8_n_0
    );
EMU_TEC_I2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rxe_counter_i_reg[6]_0\,
      I1 => \state[4]_i_7_n_0\,
      I2 => \^bsp_txbit_d1_reg_0\,
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => \^state_reg[4]_1\,
      I5 => BRSD_P_ERR_1TQ_FD_reg_15,
      O => EMU_TEC_I2_carry_i_9_n_0
    );
ERR_ACKERRPASS_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFFFFFF"
    )
        port map (
      I0 => ERR_ACKERRPASS_I_i_2_n_0,
      I1 => E(0),
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^rxe_counter_i_reg[4]_0\,
      I5 => ERR_ACKERRPASS_I_i_3_n_0,
      O => ERR_ACKERRPASS_I_i_1_n_0
    );
ERR_ACKERRPASS_I_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      O => ERR_ACKERRPASS_I_i_2_n_0
    );
ERR_ACKERRPASS_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4FFFFFFFFFF"
    )
        port map (
      I0 => \^state_reg[0]_4\,
      I1 => ERR_ACKERRPASS_I_reg_0,
      I2 => RXE_PASSFLG_I_reg_0,
      I3 => \^btl_samp_en_d1_reg\,
      I4 => ERR_ACKERRPASS_I,
      I5 => dest_arst,
      O => ERR_ACKERRPASS_I_i_3_n_0
    );
ERR_ACKERRPASS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => ERR_ACKERRPASS_I_i_1_n_0,
      Q => ERR_ACKERRPASS_I,
      R => '0'
    );
ERR_TXBERR_I_FD_SSP_EN_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => TDC_SSP_SAMP_PT_D1,
      I1 => \^txe_txing_reg_0\,
      I2 => \^brs_en_i_flag_reg_0\,
      I3 => TDC_EN_FS2,
      O => TDC_SSP_SAMP_PT_D1_reg
    );
FAST_TRANSMT_PT_D1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^can_phy_tx_pos_flop_x2\,
      I1 => \^brs_en_btr\,
      I2 => \^txe_txing_reg_0\,
      O => BRS_L_SP_FE_reg_0
    );
FAST_TRANSMT_PT_D1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[1]\,
      I1 => FAST_TRANSMT_PT_D1_i_3_n_0,
      I2 => BTL_TRNSMT_EN_FD1,
      I3 => BTL_TRNSMT_EN_FD1_i_2_n_0,
      I4 => FAST_TRANSMT_PT_D1_reg(0),
      O => \^can_phy_tx_pos_flop_x2\
    );
FAST_TRANSMT_PT_D1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => RSYNC_FLG_I_reg_0(0),
      I1 => BTL_TRNSMT_EN_FD1_reg,
      I2 => \BTL_COUNTER_I_REG_reg[8]\,
      I3 => \BTL_COUNTER_I_REG_reg[8]_0\(0),
      I4 => CAN_PHY_TX_LP_i_2_2(0),
      O => FAST_TRANSMT_PT_D1_i_3_n_0
    );
FBR_ERR_1TQ_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555004000000000"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[1]\,
      I1 => \^brs_en_btr\,
      I2 => E(0),
      I3 => \^state_reg[4]_0\,
      I4 => FBR_ERR_1TQ,
      I5 => dest_arst,
      O => CLKM_EN_reg
    );
IC_SYNC_ISR_BSOFF_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[3]\,
      O => \^state_reg[0]_3\
    );
IC_SYNC_SR_BIDLE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => RXE_OL_BIDLE
    );
IC_SYNC_SR_BSFR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => MSR_SBR_FS2,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => RXE_OL_BSFR
    );
IC_SYNC_SR_PEE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => \state_reg[0]_2\
    );
IC_SYNC_SR_RSTST_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => RXE_OL_RSTST
    );
\ID_FOR_MATCH[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \ID_FOR_MATCH[11]_i_2_n_0\,
      I1 => \RXE_SREG_I_reg_n_0_[11]\,
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(4),
      I4 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(20)
    );
\ID_FOR_MATCH[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => data0(31),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => RXE_MSGPAD_SEL_FS1(1),
      I5 => \^rxe_sreg_i_reg[24]_0\(1),
      O => \ID_FOR_MATCH[11]_i_2_n_0\
    );
\ID_FOR_MATCH[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(3),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => RXE_MSGPAD_SEL_FS1(1),
      I5 => RXE_MSGPAD_SEL_FS1(0),
      O => \ID_FOR_MATCH[11]_i_3_n_0\
    );
\ID_FOR_MATCH[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \ID_FOR_MATCH[12]_i_2_n_0\,
      I1 => \RXE_SREG_I_reg_n_0_[12]\,
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(3),
      I4 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(19)
    );
\ID_FOR_MATCH[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => data0(30),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => RXE_MSGPAD_SEL_FS1(1),
      I5 => \^rxe_sreg_i_reg[24]_0\(0),
      O => \ID_FOR_MATCH[12]_i_2_n_0\
    );
\ID_FOR_MATCH[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => data0(29),
      I2 => \RXE_SREG_I_reg_n_0_[13]\,
      I3 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I4 => \^rxe_sreg_i_reg[24]_0\(2),
      I5 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(18)
    );
\ID_FOR_MATCH[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => data0(28),
      I2 => \RXE_SREG_I_reg_n_0_[14]\,
      I3 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I4 => \^rxe_sreg_i_reg[24]_0\(1),
      I5 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(17)
    );
\ID_FOR_MATCH[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => data0(27),
      I2 => \RXE_SREG_I_reg_n_0_[15]\,
      I3 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I4 => \^rxe_sreg_i_reg[24]_0\(0),
      I5 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(16)
    );
\ID_FOR_MATCH[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(7),
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => \RXE_SREG_I_reg_n_0_[16]\,
      O => \^rxe_sreg_i_reg[24]_1\(15)
    );
\ID_FOR_MATCH[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(6),
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => \RXE_SREG_I_reg_n_0_[17]\,
      O => \^rxe_sreg_i_reg[24]_1\(14)
    );
\ID_FOR_MATCH[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(5),
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => \RXE_SREG_I_reg_n_0_[18]\,
      O => \^rxe_sreg_i_reg[24]_1\(13)
    );
\ID_FOR_MATCH[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(4),
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => data0(31),
      O => \^rxe_sreg_i_reg[24]_1\(12)
    );
\ID_FOR_MATCH[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(3),
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => data0(30),
      O => \^rxe_sreg_i_reg[24]_1\(11)
    );
\ID_FOR_MATCH[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(2),
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => data0(29),
      O => \^rxe_sreg_i_reg[24]_1\(10)
    );
\ID_FOR_MATCH[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(1),
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => data0(28),
      O => \^rxe_sreg_i_reg[24]_1\(9)
    );
\ID_FOR_MATCH[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(0),
      I2 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I3 => data0(27),
      O => \^rxe_sreg_i_reg[24]_1\(8)
    );
\ID_FOR_MATCH[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(7),
      I1 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(7)
    );
\ID_FOR_MATCH[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(6),
      I1 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(6)
    );
\ID_FOR_MATCH[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(5),
      I1 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(5)
    );
\ID_FOR_MATCH[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(4),
      I1 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(4)
    );
\ID_FOR_MATCH[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(3),
      I1 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(3)
    );
\ID_FOR_MATCH[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(2),
      I1 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(2)
    );
\ID_FOR_MATCH[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(1),
      I1 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(1)
    );
\ID_FOR_MATCH[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(0),
      I1 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(0)
    );
\ID_FOR_MATCH_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(31),
      Q => \ID_FOR_MATCH_reg[0]_0\(31),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(21),
      Q => \ID_FOR_MATCH_reg[0]_0\(21),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(20),
      Q => \ID_FOR_MATCH_reg[0]_0\(20),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(19),
      Q => \ID_FOR_MATCH_reg[0]_0\(19),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(18),
      Q => \ID_FOR_MATCH_reg[0]_0\(18),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(17),
      Q => \ID_FOR_MATCH_reg[0]_0\(17),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(16),
      Q => \ID_FOR_MATCH_reg[0]_0\(16),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(15),
      Q => \ID_FOR_MATCH_reg[0]_0\(15),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(14),
      Q => \ID_FOR_MATCH_reg[0]_0\(14),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(13),
      Q => \ID_FOR_MATCH_reg[0]_0\(13),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(12),
      Q => \ID_FOR_MATCH_reg[0]_0\(12),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(30),
      Q => \ID_FOR_MATCH_reg[0]_0\(30),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(11),
      Q => \ID_FOR_MATCH_reg[0]_0\(11),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(10),
      Q => \ID_FOR_MATCH_reg[0]_0\(10),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(9),
      Q => \ID_FOR_MATCH_reg[0]_0\(9),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(8),
      Q => \ID_FOR_MATCH_reg[0]_0\(8),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(7),
      Q => \ID_FOR_MATCH_reg[0]_0\(7),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(6),
      Q => \ID_FOR_MATCH_reg[0]_0\(6),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(5),
      Q => \ID_FOR_MATCH_reg[0]_0\(5),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(4),
      Q => \ID_FOR_MATCH_reg[0]_0\(4),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(3),
      Q => \ID_FOR_MATCH_reg[0]_0\(3),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(2),
      Q => \ID_FOR_MATCH_reg[0]_0\(2),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(29),
      Q => \ID_FOR_MATCH_reg[0]_0\(29),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(1),
      Q => \ID_FOR_MATCH_reg[0]_0\(1),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(0),
      Q => \ID_FOR_MATCH_reg[0]_0\(0),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(28),
      Q => \ID_FOR_MATCH_reg[0]_0\(28),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(27),
      Q => \ID_FOR_MATCH_reg[0]_0\(27),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(26),
      Q => \ID_FOR_MATCH_reg[0]_0\(26),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(25),
      Q => \ID_FOR_MATCH_reg[0]_0\(25),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(24),
      Q => \ID_FOR_MATCH_reg[0]_0\(24),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(23),
      Q => \ID_FOR_MATCH_reg[0]_0\(23),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_1\(22),
      Q => \ID_FOR_MATCH_reg[0]_0\(22),
      R => SYNC_RST_TL
    );
ID_MATCH_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => ID_MATCH_EN_reg_0,
      Q => ID_MATCH_EN,
      R => SYNC_RST_TL
    );
MSG_ON_CAN_BUS_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MSG_ON_CAN_BUS_reg_0,
      Q => MSG_ON_CAN_BUS,
      R => SYNC_RST_TL
    );
\PIPELINED_BITS[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF40FF"
    )
        port map (
      I0 => TXING_BRS_EN_BTR_D1,
      I1 => \^txe_txing_reg_0\,
      I2 => \^brs_en_btr\,
      I3 => dest_arst,
      I4 => RXE_OL_LBACK_reg_0,
      O => TXING_BRS_EN_BTR_D1_reg_0
    );
\RD_PTR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => TXING_BRS_EN_BTR_D1,
      I1 => \^txe_txing_reg_0\,
      I2 => \^brs_en_btr\,
      I3 => dest_arst,
      O => TXING_BRS_EN_BTR_D1_reg
    );
RSYNC_FLG_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF7F"
    )
        port map (
      I0 => RSYNC_FLG_I_reg_0(0),
      I1 => RSYNC_FLG_I,
      I2 => \BTL_COUNTER_I_REG_reg[1]\,
      I3 => \^bsp_txbit_fd_reg\,
      I4 => RSYNC_FLG_I_reg_1,
      O => RSYNC_FLG_I_reg
    );
RSYNC_FLG_I_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => RSYNC_FLG_I_reg_2,
      I1 => CAN_PHY_TX_LP_i_3_n_0,
      I2 => \^state_reg[4]_3\,
      I3 => CAN_PHY_TX_LP_i_4_n_0,
      O => \^bsp_txbit_fd_reg\
    );
RXE_BRS_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^rxe_counter_i_reg[5]_0\,
      I1 => \^rxe_counter_i_reg[1]_0\,
      I2 => TDC_TRIG_COND_D1_i_3_n_0,
      I3 => \state_reg_n_0_[3]\,
      I4 => \^q\(0),
      I5 => \state_reg_n_0_[2]\,
      O => \^state_reg[3]_0\
    );
RXE_BRS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_BRS_I_reg_0,
      Q => \^rxe_brs_i\,
      R => '0'
    );
RXE_BTL_HSYNC_FD1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rxe_counter_i_reg[0]_1\,
      O => RXE_BTL_HSYNC_EN
    );
RXE_BTL_HSYNC_FD1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F9FFF8FE"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[5]_0\,
      I3 => BSP_IN_IFSPACE_i_1_n_0,
      I4 => \^state_reg[2]_0\,
      I5 => RXE_BTL_HSYNC_FD1_i_3_n_0,
      O => \^rxe_counter_i_reg[0]_1\
    );
RXE_BTL_HSYNC_FD1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010008"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => RXE_BTL_HSYNC_FD1_i_3_n_0
    );
\RXE_COUNTER_I[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      O => \RXE_COUNTER_I[0]_i_1_n_0\
    );
\RXE_COUNTER_I[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      O => \p_0_in__2\(1)
    );
\RXE_COUNTER_I[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      O => \p_0_in__2\(2)
    );
\RXE_COUNTER_I[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(3),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      O => \p_0_in__2\(3)
    );
\RXE_COUNTER_I[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      O => \RXE_COUNTER_I[4]_i_1_n_0\
    );
\RXE_COUNTER_I[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \^rxe_counter_i_reg[3]_0\(3),
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => \p_0_in__2\(5)
    );
\RXE_COUNTER_I[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \^rxe_counter_i_reg[3]_0\(3),
      I4 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I5 => \RXE_COUNTER_I_reg_n_0_[5]\,
      O => \p_0_in__2\(6)
    );
\RXE_COUNTER_I[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      O => \RXE_COUNTER_I[6]_i_2_n_0\
    );
\RXE_COUNTER_I[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I3 => \RXE_COUNTER_I[8]_i_11_n_0\,
      O => \p_0_in__2\(7)
    );
\RXE_COUNTER_I[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_4_n_0\,
      I1 => \RXE_COUNTER_I[8]_i_5_n_0\,
      I2 => \RXE_COUNTER_I[8]_i_6_n_0\,
      I3 => \RXE_COUNTER_I_reg[8]_0\,
      I4 => \RXE_COUNTER_I[8]_i_8_n_0\,
      I5 => \RXE_COUNTER_I[8]_i_9_n_0\,
      O => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      O => \RXE_COUNTER_I[8]_i_11_n_0\
    );
\RXE_COUNTER_I[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0FFE0F0E00FE00"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \RXE_COUNTER_I[8]_i_22_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => EMU_REC_I20_carry_i_9_n_0,
      I5 => \^rxe_counter_i_reg[0]_0\,
      O => \RXE_COUNTER_I[8]_i_12_n_0\
    );
\RXE_COUNTER_I[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      O => \RXE_COUNTER_I[8]_i_13_n_0\
    );
\RXE_COUNTER_I[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5DDD0000"
    )
        port map (
      I0 => \^state_reg[4]_0\,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I2 => \state[4]_i_7_n_0\,
      I3 => \RXE_COUNTER_I[8]_i_23_n_0\,
      I4 => \RXE_COUNTER_I[8]_i_24_n_0\,
      I5 => \RXE_COUNTER_I[8]_i_25_n_0\,
      O => \RXE_COUNTER_I[8]_i_14_n_0\
    );
\RXE_COUNTER_I[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FD"
    )
        port map (
      I0 => \^state_reg[4]_0\,
      I1 => \state[4]_i_8_n_0\,
      I2 => \state[2]_i_18_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \RXE_SREG_I[0]_i_3_n_0\,
      O => \RXE_COUNTER_I[8]_i_15_n_0\
    );
\RXE_COUNTER_I[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      O => \RXE_COUNTER_I[8]_i_16_n_0\
    );
\RXE_COUNTER_I[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => SM_FLAG_I_i_7_n_0,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      O => \RXE_COUNTER_I[8]_i_17_n_0\
    );
\RXE_COUNTER_I[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEFF"
    )
        port map (
      I0 => \state[0]_i_12_n_0\,
      I1 => \state[0]_i_11_n_0\,
      I2 => \EMU_REC_I[7]_i_7_n_0\,
      I3 => \^state_reg[4]_0\,
      I4 => \state[2]_i_15_n_0\,
      I5 => \RXE_COUNTER_I[8]_i_26_n_0\,
      O => \RXE_COUNTER_I[8]_i_18_n_0\
    );
\RXE_COUNTER_I[8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^q\(0),
      O => \RXE_COUNTER_I[8]_i_19_n_0\
    );
\RXE_COUNTER_I[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82AAAAA8AAAAAAA8"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg[0]_3\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => RXE_COUNTER_I0177_out
    );
\RXE_COUNTER_I[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => BSP_CRCERR_I_CANFD_FLG_i_5_n_0,
      I3 => \^state_reg[4]_0\,
      O => \RXE_COUNTER_I[8]_i_20_n_0\
    );
\RXE_COUNTER_I[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => \RXE_COUNTER_I[8]_i_21_n_0\
    );
\RXE_COUNTER_I[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020001"
    )
        port map (
      I0 => RXE_ERRFLG_I,
      I1 => \RXE_MSGPAD_SEL_FS1[1]_i_7_n_0\,
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => BSP_IC_FRM_ERROR_I_i_8_n_0,
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \RXE_COUNTER_I_reg_n_0_[6]\,
      O => \RXE_COUNTER_I[8]_i_22_n_0\
    );
\RXE_COUNTER_I[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \RXE_MSGPAD_SEL_FS1[1]_i_5_n_0\,
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => \RXE_COUNTER_I[8]_i_23_n_0\
    );
\RXE_COUNTER_I[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      O => \RXE_COUNTER_I[8]_i_24_n_0\
    );
\RXE_COUNTER_I[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000010001000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state[2]_i_10_n_0\,
      I5 => RXE_ERRFLG_I_reg_0,
      O => \RXE_COUNTER_I[8]_i_25_n_0\
    );
\RXE_COUNTER_I[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020000023200000"
    )
        port map (
      I0 => RXE_COUNTER_RST30_out,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => SM_FLAG_I_i_5_n_0,
      I4 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I5 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \RXE_COUNTER_I[8]_i_26_n_0\
    );
\RXE_COUNTER_I[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I2 => \RXE_COUNTER_I[8]_i_11_n_0\,
      I3 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[6]\,
      O => \p_0_in__2\(8)
    );
\RXE_COUNTER_I[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFBFBFBBB"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state[0]_i_10_n_0\,
      I3 => \state[1]_i_13_n_0\,
      I4 => RXE_OL_SLEEP_i_2_n_0,
      I5 => \RXE_COUNTER_I[8]_i_12_n_0\,
      O => \RXE_COUNTER_I[8]_i_4_n_0\
    );
\RXE_COUNTER_I[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD400"
    )
        port map (
      I0 => \state[1]_i_13_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \RXE_COUNTER_I[8]_i_13_n_0\,
      I4 => \RXE_COUNTER_I[8]_i_14_n_0\,
      I5 => \RXE_COUNTER_I[8]_i_15_n_0\,
      O => \RXE_COUNTER_I[8]_i_5_n_0\
    );
\RXE_COUNTER_I[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA88A8AAAA8AAA"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_16_n_0\,
      I1 => \state[0]_i_20_n_0\,
      I2 => \RXE_SREG_I[0]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \RXE_COUNTER_I[8]_i_17_n_0\,
      I5 => \state[1]_i_13_n_0\,
      O => \RXE_COUNTER_I[8]_i_6_n_0\
    );
\RXE_COUNTER_I[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_18_n_0\,
      I1 => E(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => \^q\(0),
      O => \RXE_COUNTER_I[8]_i_8_n_0\
    );
\RXE_COUNTER_I[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDD55555555"
    )
        port map (
      I0 => dest_arst,
      I1 => \RXE_COUNTER_I[8]_i_19_n_0\,
      I2 => \state[0]_i_15_n_0\,
      I3 => \RXE_COUNTER_I[8]_i_20_n_0\,
      I4 => \RXE_COUNTER_I[8]_i_21_n_0\,
      I5 => E(0),
      O => \RXE_COUNTER_I[8]_i_9_n_0\
    );
\RXE_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \RXE_COUNTER_I[0]_i_1_n_0\,
      Q => \^rxe_counter_i_reg[3]_0\(0),
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(1),
      Q => \^rxe_counter_i_reg[3]_0\(1),
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(2),
      Q => \^rxe_counter_i_reg[3]_0\(2),
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(3),
      Q => \^rxe_counter_i_reg[3]_0\(3),
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \RXE_COUNTER_I[4]_i_1_n_0\,
      Q => \RXE_COUNTER_I_reg_n_0_[4]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(5),
      Q => \RXE_COUNTER_I_reg_n_0_[5]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(6),
      Q => \RXE_COUNTER_I_reg_n_0_[6]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(7),
      Q => \RXE_COUNTER_I_reg_n_0_[7]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(8),
      Q => \RXE_COUNTER_I_reg_n_0_[8]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_RST3_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RXE_COUNTER_RST3_inferred__0/i__carry_n_0\,
      CO(2) => \RXE_COUNTER_RST3_inferred__0/i__carry_n_1\,
      CO(1) => \RXE_COUNTER_RST3_inferred__0/i__carry_n_2\,
      CO(0) => \RXE_COUNTER_RST3_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RXE_COUNTER_RST3_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__7_n_0\,
      S(2) => \i__carry_i_2__6_n_0\,
      S(1) => \i__carry_i_3__7_n_0\,
      S(0) => \i__carry_i_4__5_n_0\
    );
\RXE_COUNTER_RST3_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \RXE_COUNTER_RST3_inferred__0/i__carry_n_0\,
      CO(3) => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_0\,
      CO(2) => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_1\,
      CO(1) => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_2\,
      CO(0) => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__4_n_0\,
      S(2) => \i__carry__0_i_2__4_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\RXE_COUNTER_RST3_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => RXE_COUNTER_RST30_out,
      CO(1) => \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_2\,
      CO(0) => \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__0_n_0\,
      S(1) => \i__carry__1_i_2__0_n_0\,
      S(0) => \i__carry__1_i_3__0_n_0\
    );
\RXE_DATA_STORED_AT_DLC[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(7),
      I2 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[8]\,
      I4 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(31)
    );
\RXE_DATA_STORED_AT_DLC[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I1 => \RXE_SREG_I_reg_n_0_[0]\,
      I2 => \RXE_DATA_STORED_AT_DLC[0]_i_6_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[16]\,
      I4 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\
    );
\RXE_DATA_STORED_AT_DLC[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_MSGPAD_SEL_FS1(0),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => RXE_MSGPAD_SEL_FS1(2),
      I5 => RXE_DLC_I(3),
      O => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\
    );
\RXE_DATA_STORED_AT_DLC[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02300200"
    )
        port map (
      I0 => data0(31),
      I1 => RXE_MSGPAD_SEL_FS1(2),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => \^rxe_sreg_i_reg[24]_0\(3),
      O => \RXE_DATA_STORED_AT_DLC[0]_i_6_n_0\
    );
\RXE_DATA_STORED_AT_DLC[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \RXE_SREG_I_reg_n_0_[18]\,
      I2 => \RXE_DATA_STORED_AT_DLC[10]_i_2_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[10]\,
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(21)
    );
\RXE_DATA_STORED_AT_DLC[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \ID_FOR_MATCH[11]_i_3_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(5),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => RXE_MSGPAD_SEL_FS1(1),
      I5 => \^rxe_sreg_i_reg[24]_0\(2),
      O => \RXE_DATA_STORED_AT_DLC[10]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[1]_i_2_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(6),
      I2 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[9]\,
      I4 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(30)
    );
\RXE_DATA_STORED_AT_DLC[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I1 => \RXE_SREG_I_reg_n_0_[1]\,
      I2 => \RXE_DATA_STORED_AT_DLC[1]_i_3_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[17]\,
      I4 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[1]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02300200"
    )
        port map (
      I0 => data0(30),
      I1 => RXE_MSGPAD_SEL_FS1(2),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => \^rxe_sreg_i_reg[24]_0\(2),
      O => \RXE_DATA_STORED_AT_DLC[1]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[2]_i_2_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(5),
      I2 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[10]\,
      I4 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(29)
    );
\RXE_DATA_STORED_AT_DLC[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I1 => \RXE_SREG_I_reg_n_0_[2]\,
      I2 => \RXE_DATA_STORED_AT_DLC[2]_i_3_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[18]\,
      I4 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[2]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02300200"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(1),
      I1 => RXE_MSGPAD_SEL_FS1(2),
      I2 => RXE_MSGPAD_SEL_FS1(0),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => data0(29),
      O => \RXE_DATA_STORED_AT_DLC[2]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[3]_i_2_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(4),
      I2 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[11]\,
      I4 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(28)
    );
\RXE_DATA_STORED_AT_DLC[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I1 => \RXE_SREG_I_reg_n_0_[3]\,
      I2 => \RXE_DATA_STORED_AT_DLC[3]_i_3_n_0\,
      I3 => data0(31),
      I4 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[3]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02300200"
    )
        port map (
      I0 => data0(28),
      I1 => RXE_MSGPAD_SEL_FS1(2),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => \^rxe_sreg_i_reg[24]_0\(0),
      O => \RXE_DATA_STORED_AT_DLC[3]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[4]_i_2_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(3),
      I2 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[12]\,
      I4 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(27)
    );
\RXE_DATA_STORED_AT_DLC[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I1 => \RXE_SREG_I_reg_n_0_[4]\,
      I2 => \RXE_DATA_STORED_AT_DLC[4]_i_3_n_0\,
      I3 => data0(30),
      I4 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[4]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02300200"
    )
        port map (
      I0 => data0(27),
      I1 => RXE_MSGPAD_SEL_FS1(2),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => \^rxe_fdf_i\,
      O => \RXE_DATA_STORED_AT_DLC[4]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[5]_i_2_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(2),
      I2 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[13]\,
      I4 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(26)
    );
\RXE_DATA_STORED_AT_DLC[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I1 => \RXE_SREG_I_reg_n_0_[5]\,
      I2 => \RXE_DATA_STORED_AT_DLC[5]_i_3_n_0\,
      I3 => data0(29),
      I4 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[5]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02300200"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(7),
      I1 => RXE_MSGPAD_SEL_FS1(2),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => \^rxe_brs_i\,
      O => \RXE_DATA_STORED_AT_DLC[5]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[6]_i_2_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(1),
      I2 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[14]\,
      I4 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(25)
    );
\RXE_DATA_STORED_AT_DLC[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I1 => \RXE_SREG_I_reg_n_0_[6]\,
      I2 => \RXE_DATA_STORED_AT_DLC[6]_i_3_n_0\,
      I3 => data0(28),
      I4 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[6]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02300200"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(6),
      I1 => RXE_MSGPAD_SEL_FS1(2),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => \^rxe_esi_i_reg_0\,
      O => \RXE_DATA_STORED_AT_DLC[6]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[7]_i_2_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(0),
      I2 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[15]\,
      I4 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      O => \^rxe_sreg_i_reg[24]_1\(24)
    );
\RXE_DATA_STORED_AT_DLC[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I1 => \RXE_SREG_I_reg_n_0_[7]\,
      I2 => \^rxe_sreg_i_reg[24]_0\(5),
      I3 => \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\,
      I4 => data0(27),
      I5 => \ID_FOR_MATCH[11]_i_3_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[7]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => RXE_MSGPAD_SEL_FS1(2),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      O => \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \RXE_SREG_I_reg_n_0_[16]\,
      I2 => \RXE_DATA_STORED_AT_DLC[8]_i_2_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[8]\,
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(23)
    );
\RXE_DATA_STORED_AT_DLC[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \ID_FOR_MATCH[11]_i_3_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(7),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => RXE_MSGPAD_SEL_FS1(1),
      I5 => \^rxe_sreg_i_reg[24]_0\(4),
      O => \RXE_DATA_STORED_AT_DLC[8]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I1 => \RXE_SREG_I_reg_n_0_[17]\,
      I2 => \RXE_DATA_STORED_AT_DLC[9]_i_2_n_0\,
      I3 => \RXE_SREG_I_reg_n_0_[9]\,
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      O => \^rxe_sreg_i_reg[24]_1\(22)
    );
\RXE_DATA_STORED_AT_DLC[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \ID_FOR_MATCH[11]_i_3_n_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(6),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(0),
      I4 => RXE_MSGPAD_SEL_FS1(1),
      I5 => \^rxe_sreg_i_reg[24]_0\(3),
      O => \RXE_DATA_STORED_AT_DLC[9]_i_2_n_0\
    );
\RXE_DLC_I[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1[1]_i_1_n_0\,
      I1 => E(0),
      O => \RXE_DLC_I[3]_i_1_n_0\
    );
\RXE_DLC_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \RXE_DLC_I[3]_i_1_n_0\,
      D => \^rxe_sreg_i_reg[24]_0\(0),
      Q => RXE_DLC_I(0),
      R => SYNC_RST_TL
    );
\RXE_DLC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \RXE_DLC_I[3]_i_1_n_0\,
      D => \^rxe_sreg_i_reg[24]_0\(1),
      Q => RXE_DLC_I(1),
      R => SYNC_RST_TL
    );
\RXE_DLC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \RXE_DLC_I[3]_i_1_n_0\,
      D => \^rxe_sreg_i_reg[24]_0\(2),
      Q => RXE_DLC_I(2),
      R => SYNC_RST_TL
    );
\RXE_DLC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \RXE_DLC_I[3]_i_1_n_0\,
      D => \^rxe_sreg_i_reg[24]_0\(3),
      Q => RXE_DLC_I(3),
      R => SYNC_RST_TL
    );
RXE_ERRFLG_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F001000000000"
    )
        port map (
      I0 => RXE_ERRFLG_I_i_2_n_0,
      I1 => RXE_ERRFLG_I_reg_0,
      I2 => E(0),
      I3 => TXE_MSGVAL_FD1_i_3_n_0,
      I4 => RXE_ERRFLG_I,
      I5 => dest_arst,
      O => RXE_ERRFLG_I_i_1_n_0
    );
RXE_ERRFLG_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => RXE_ERRFLG_I_i_2_n_0
    );
RXE_ERRFLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_ERRFLG_I_i_1_n_0,
      Q => RXE_ERRFLG_I,
      R => '0'
    );
RXE_ESI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_ESI_I_reg_1,
      Q => \^rxe_esi_i_reg_0\,
      R => '0'
    );
RXE_FDF_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFAAFFFFFFFFFF"
    )
        port map (
      I0 => \state[4]_i_7_n_0\,
      I1 => \^rxe_ide_i\,
      I2 => \^rxe_counter_i_reg[4]_0\,
      I3 => \state[0]_i_6_n_0\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => RXE_IDE_I_reg_0
    );
RXE_FDF_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_FDF_I_reg_0,
      Q => \^rxe_fdf_i\,
      R => SYNC_RST_TL
    );
RXE_IC_RXOK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_IC_RXOK_I_reg_0,
      Q => IC_SYNC_ISR_RXOK,
      R => SYNC_RST_TL
    );
RXE_IDE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_IDE_I_reg_1,
      Q => \^rxe_ide_i\,
      R => SYNC_RST_TL
    );
RXE_MSGINVAL_FD1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555575"
    )
        port map (
      I0 => RXE_MSGINVAL_FD1_i_2_n_0,
      I1 => MATCH_RESULT_TO_BSP,
      I2 => \RXE_MSGPAD_SEL_FS1[1]_i_4_n_0\,
      I3 => \^rxe_counter_i_reg[1]_0\,
      I4 => RXE_MSGINVAL_FD1_i_4_n_0,
      I5 => BSP_IN_IFSPACE_i_1_n_0,
      O => RXE_MSGINVAL_I
    );
RXE_MSGINVAL_FD1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D3FBFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => RXE_MSGINVAL_FD1_i_2_n_0
    );
RXE_MSGINVAL_FD1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      O => \^rxe_counter_i_reg[1]_0\
    );
RXE_MSGINVAL_FD1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^q\(0),
      O => RXE_MSGINVAL_FD1_i_4_n_0
    );
RXE_MSGINVAL_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => RXE_MSGINVAL_I,
      Q => RXE_MSGINVAL_FD1,
      R => SYNC_RST_TL
    );
RXE_MSGINVAL_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_MSGINVAL_FD1,
      Q => RXE_MSGINVAL_FD2,
      R => SYNC_RST_TL
    );
\RXE_MSGPAD_SEL_FS1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => \^state_reg[4]_1\,
      I2 => \^rxe_counter_i_reg[4]_1\,
      I3 => RXE_ERRFLG_I_reg_0,
      O => RXE_MSGPAD_SEL_FS10
    );
\RXE_MSGPAD_SEL_FS1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000800080AAAA"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => \RXE_MSGPAD_SEL_FS1[1]_i_3_n_0\,
      I2 => \RXE_MSGPAD_SEL_FS1[1]_i_4_n_0\,
      I3 => \RXE_MSGPAD_SEL_FS1[1]_i_5_n_0\,
      I4 => \^state_reg[2]_0\,
      I5 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \RXE_MSGPAD_SEL_FS1[1]_i_1_n_0\
    );
\RXE_MSGPAD_SEL_FS1[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \RXE_MSGPAD_SEL_FS1[1]_i_3_n_0\
    );
\RXE_MSGPAD_SEL_FS1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I4 => \RXE_MSGPAD_SEL_FS1[1]_i_7_n_0\,
      I5 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => \RXE_MSGPAD_SEL_FS1[1]_i_4_n_0\
    );
\RXE_MSGPAD_SEL_FS1[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      O => \RXE_MSGPAD_SEL_FS1[1]_i_5_n_0\
    );
\RXE_MSGPAD_SEL_FS1[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \^state_reg[2]_0\
    );
\RXE_MSGPAD_SEL_FS1[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(3),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      O => \RXE_MSGPAD_SEL_FS1[1]_i_7_n_0\
    );
\RXE_MSGPAD_SEL_FS1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1[2]_i_2_n_0\,
      I1 => \RXE_MSGPAD_SEL_FS1[2]_i_3_n_0\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      O => RXE_MSGPAD_SEL(2)
    );
\RXE_MSGPAD_SEL_FS1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000020"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \RXE_MSGPAD_SEL_FS1[2]_i_2_n_0\
    );
\RXE_MSGPAD_SEL_FS1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000096090090000"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => RXE_DLC_I(1),
      I4 => RXE_DLC_I(0),
      I5 => \^rxe_counter_i_reg[3]_0\(3),
      O => \RXE_MSGPAD_SEL_FS1[2]_i_3_n_0\
    );
\RXE_MSGPAD_SEL_FS1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => RXE_MSGPAD_SEL_FS10,
      Q => RXE_MSGPAD_SEL_FS1(0),
      R => SYNC_RST_TL
    );
\RXE_MSGPAD_SEL_FS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \RXE_MSGPAD_SEL_FS1[1]_i_1_n_0\,
      Q => RXE_MSGPAD_SEL_FS1(1),
      R => SYNC_RST_TL
    );
\RXE_MSGPAD_SEL_FS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => RXE_MSGPAD_SEL(2),
      Q => RXE_MSGPAD_SEL_FS1(2),
      R => SYNC_RST_TL
    );
RXE_MSGVAL_D1_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_192_in,
      Q => RXE_MSGVAL_D1_I,
      R => SYNC_RST_TL
    );
RXE_MSGVAL_EARLY_F0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => RXE_MSGVAL_D1_I,
      I1 => p_192_in,
      I2 => RXF_FULL_AT_MSG_BOUNDARY,
      I3 => OL_RX_FIFO_FULL,
      I4 => RXE_RXMSG_VAL_F0_reg,
      O => RXE_MSGVAL_EARLY_F00
    );
RXE_MSGVAL_EARLY_F1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      I1 => OL_RX_FIFO_FULL_F1,
      I2 => RXE_RXMSG_INVAL_F0_reg,
      I3 => RXE_MSGVAL_D1_I,
      I4 => p_192_in,
      O => RXE_MSGVAL_EARLY_F10
    );
RXE_MSGVAL_FD1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => RXE_MSGVAL_FD1_i_2_n_0,
      I1 => RXE_ERRFLG_I_reg_0,
      I2 => MATCH_RESULT_TO_BSP,
      I3 => \^txe_txing_reg_0\,
      I4 => RXE_OL_LBACK_reg_0,
      O => p_192_in
    );
RXE_MSGVAL_FD1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \RXE_SREG_I[0]_i_3_n_0\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \^rxe_counter_i_reg[1]_0\,
      I5 => \RXE_MSGPAD_SEL_FS1[1]_i_4_n_0\,
      O => RXE_MSGVAL_FD1_i_2_n_0
    );
RXE_MSGVAL_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => p_192_in,
      Q => \^rxe_msgval_fd1_reg_0\,
      R => SYNC_RST_TL
    );
RXE_MSGVAL_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^rxe_msgval_fd1_reg_0\,
      Q => \^rxe_msgval_fd2_reg_0\,
      R => SYNC_RST_TL
    );
RXE_OL_LBACK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => RXE_OL_LBACK_reg_0,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \^q\(0),
      O => RXE_OL_LBACK_I
    );
RXE_OL_LBACK_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_LBACK_I,
      Q => RXE_OL_LBACK,
      R => SYNC_RST_TL
    );
RXE_OL_SLEEP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => MSR_SLEEP_FS2,
      I1 => BUFFER_EMPTY_INTERNAL,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \^q\(0),
      I5 => RXE_OL_SLEEP_i_2_n_0,
      O => RXE_OL_SLEEP_I
    );
RXE_OL_SLEEP_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      O => RXE_OL_SLEEP_i_2_n_0
    );
RXE_OL_SLEEP_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_SLEEP_I,
      Q => RXE_OL_SLEEP,
      R => SYNC_RST_TL
    );
RXE_PASSFLG_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD000000"
    )
        port map (
      I0 => E(0),
      I1 => \^state_reg[4]_0\,
      I2 => RXE_PASSFLG_I_reg_0,
      I3 => RXE_PASSFLG_I_reg_1,
      I4 => dest_arst,
      O => RXE_PASSFLG_I_i_1_n_0
    );
RXE_PASSFLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_PASSFLG_I_i_1_n_0,
      Q => \^rxe_passflg_i\,
      R => '0'
    );
RXE_RTR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFF7FF"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \^rxe_counter_i_reg[3]_0\(3),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => \RXE_COUNTER_I_reg[0]_2\
    );
RXE_RTR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RTR_I_reg_0,
      Q => \^rxe_rtr_i\,
      R => SYNC_RST_TL
    );
RXE_RXFIFO_WEN_FD1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777077"
    )
        port map (
      I0 => RXE_RXFIFO_WEN_FD1_i_2_n_0,
      I1 => BSP_IDVALID_FD1_i_3_n_0,
      I2 => \^txe_txing_reg_1\,
      I3 => \^txe_txing_reg_0\,
      I4 => RXE_OL_LBACK_reg_0,
      O => RXE_RXFIFO_WEN_FD10
    );
RXE_RXFIFO_WEN_FD1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => RXE_DLC_I(0),
      I1 => RXE_DLC_I(2),
      I2 => RXE_DLC_I(1),
      O => RXE_RXFIFO_WEN_FD1_i_10_n_0
    );
RXE_RXFIFO_WEN_FD1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD0000FFFFFFFF"
    )
        port map (
      I0 => RXE_RXFIFO_WEN_FD18,
      I1 => RXE_RXFIFO_WEN_FD1_i_4_n_0,
      I2 => RXE_RXFIFO_WEN_FD1_i_5_n_0,
      I3 => RXE_RXFIFO_WEN_FD1_i_6_n_0,
      I4 => TXE_DLC_I_EN_i_4_n_0,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      O => RXE_RXFIFO_WEN_FD1_i_2_n_0
    );
RXE_RXFIFO_WEN_FD1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => RXE_RXFIFO_WEN_FD1_i_4_n_0
    );
RXE_RXFIFO_WEN_FD1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      O => RXE_RXFIFO_WEN_FD1_i_5_n_0
    );
RXE_RXFIFO_WEN_FD1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => RXE_RXFIFO_WEN_FD1_i_6_n_0
    );
RXE_RXFIFO_WEN_FD1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08101001"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I2 => RXE_DLC_I(3),
      I3 => RXE_RXFIFO_WEN_FD1_i_10_n_0,
      I4 => \RXE_COUNTER_I_reg_n_0_[6]\,
      O => RXE_RXFIFO_WEN_FD1_i_7_n_0
    );
RXE_RXFIFO_WEN_FD1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000096090090000"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => RXE_DLC_I(1),
      I4 => RXE_DLC_I(0),
      I5 => \^rxe_counter_i_reg[3]_0\(3),
      O => RXE_RXFIFO_WEN_FD1_i_8_n_0
    );
RXE_RXFIFO_WEN_FD1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      O => RXE_RXFIFO_WEN_FD1_i_9_n_0
    );
RXE_RXFIFO_WEN_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => RXE_RXFIFO_WEN_FD10,
      Q => \^rxe_rxfifo_wen_fd1_reg_0\,
      R => SYNC_RST_TL
    );
RXE_RXFIFO_WEN_FD1_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_RXE_RXFIFO_WEN_FD1_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => RXE_RXFIFO_WEN_FD18,
      CO(1) => RXE_RXFIFO_WEN_FD1_reg_i_3_n_2,
      CO(0) => RXE_RXFIFO_WEN_FD1_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_RXE_RXFIFO_WEN_FD1_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => RXE_RXFIFO_WEN_FD1_i_7_n_0,
      S(1) => RXE_RXFIFO_WEN_FD1_i_8_n_0,
      S(0) => RXE_RXFIFO_WEN_FD1_i_9_n_0
    );
RXE_RXFIFO_WEN_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^rxe_rxfifo_wen_fd1_reg_0\,
      Q => \^rxe_rxfifo_wen_fd2\,
      R => SYNC_RST_TL
    );
RXE_RXMSG_INVAL_F0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF444444444"
    )
        port map (
      I0 => RXE_MSGINVAL_FD2,
      I1 => RXE_MSGINVAL_FD1,
      I2 => OL_RX_FIFO_FULL,
      I3 => RXF_FULL_AT_MSG_BOUNDARY,
      I4 => RXE_RXMSG_INVAL_F0_reg,
      I5 => RXE_RXMSG_INVAL_F1_i_2_n_0,
      O => RXE_RXMSG_INVAL_F00
    );
RXE_RXMSG_INVAL_F1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF444444444"
    )
        port map (
      I0 => RXE_MSGINVAL_FD2,
      I1 => RXE_MSGINVAL_FD1,
      I2 => RXE_RXMSG_VAL_F0_reg,
      I3 => OL_RX_FIFO_FULL_F1,
      I4 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      I5 => RXE_RXMSG_INVAL_F1_i_2_n_0,
      O => RXE_RXMSG_INVAL_F10
    );
RXE_RXMSG_INVAL_F1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_msgval_fd1_reg_0\,
      I1 => \^rxe_msgval_fd2_reg_0\,
      O => RXE_RXMSG_INVAL_F1_i_2_n_0
    );
RXE_RXMSG_VAL_F0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^rxe_msgval_fd2_reg_0\,
      I1 => \^rxe_msgval_fd1_reg_0\,
      I2 => RXF_FULL_AT_MSG_BOUNDARY,
      I3 => OL_RX_FIFO_FULL,
      I4 => RXE_RXMSG_VAL_F0_reg,
      O => RXE_RXMSG_VAL_F00
    );
RXE_RXMSG_VAL_F1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      I1 => OL_RX_FIFO_FULL_F1,
      I2 => RXE_RXMSG_INVAL_F0_reg,
      I3 => \^rxe_msgval_fd2_reg_0\,
      I4 => \^rxe_msgval_fd1_reg_0\,
      O => RXE_RXMSG_VAL_F10
    );
\RXE_SREG_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8888"
    )
        port map (
      I0 => \RXE_SREG_I_reg[31]_0\(0),
      I1 => SM_FLAG_I_reg,
      I2 => \RXE_SREG_I[0]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[2]\,
      O => RXE_SREG_I0
    );
\RXE_SREG_I[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      O => \RXE_SREG_I[0]_i_3_n_0\
    );
\RXE_SREG_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[1]\,
      Q => \RXE_SREG_I_reg_n_0_[0]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[11]\,
      Q => \RXE_SREG_I_reg_n_0_[10]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[12]\,
      Q => \RXE_SREG_I_reg_n_0_[11]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[13]\,
      Q => \RXE_SREG_I_reg_n_0_[12]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[14]\,
      Q => \RXE_SREG_I_reg_n_0_[13]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[15]\,
      Q => \RXE_SREG_I_reg_n_0_[14]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[16]\,
      Q => \RXE_SREG_I_reg_n_0_[15]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[17]\,
      Q => \RXE_SREG_I_reg_n_0_[16]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[18]\,
      Q => \RXE_SREG_I_reg_n_0_[17]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(31),
      Q => \RXE_SREG_I_reg_n_0_[18]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(30),
      Q => data0(31),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[2]\,
      Q => \RXE_SREG_I_reg_n_0_[1]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(29),
      Q => data0(30),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(28),
      Q => data0(29),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(27),
      Q => data0(28),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^rxe_sreg_i_reg[24]_0\(7),
      Q => data0(27),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^rxe_sreg_i_reg[24]_0\(6),
      Q => \^rxe_sreg_i_reg[24]_0\(7),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^rxe_sreg_i_reg[24]_0\(5),
      Q => \^rxe_sreg_i_reg[24]_0\(6),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^rxe_sreg_i_reg[24]_0\(4),
      Q => \^rxe_sreg_i_reg[24]_0\(5),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^rxe_sreg_i_reg[24]_0\(3),
      Q => \^rxe_sreg_i_reg[24]_0\(4),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^rxe_sreg_i_reg[24]_0\(2),
      Q => \^rxe_sreg_i_reg[24]_0\(3),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^rxe_sreg_i_reg[24]_0\(1),
      Q => \^rxe_sreg_i_reg[24]_0\(2),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[3]\,
      Q => \RXE_SREG_I_reg_n_0_[2]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^rxe_sreg_i_reg[24]_0\(0),
      Q => \^rxe_sreg_i_reg[24]_0\(1),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => D(0),
      Q => \^rxe_sreg_i_reg[24]_0\(0),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[4]\,
      Q => \RXE_SREG_I_reg_n_0_[3]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[5]\,
      Q => \RXE_SREG_I_reg_n_0_[4]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[6]\,
      Q => \RXE_SREG_I_reg_n_0_[5]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[7]\,
      Q => \RXE_SREG_I_reg_n_0_[6]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[8]\,
      Q => \RXE_SREG_I_reg_n_0_[7]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[9]\,
      Q => \RXE_SREG_I_reg_n_0_[8]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[10]\,
      Q => \RXE_SREG_I_reg_n_0_[9]\,
      R => SYNC_RST_TL
    );
SM_FLAG_I_FSB_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => SM_FLAG_I_FSB,
      I1 => \tlom/SM_FLAG_I1\,
      I2 => \^arststages_ff_reg[1]\,
      O => SM_FLAG_I_FSB_reg
    );
SM_FLAG_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404044444444"
    )
        port map (
      I0 => \tlom/SM_FLAG_I1\,
      I1 => SM_FLAG_I_i_3_n_0,
      I2 => RXE_MSGINVAL_FD1_i_2_n_0,
      I3 => SM_FLAG_I_i_4_n_0,
      I4 => SM_FLAG_I_reg,
      I5 => \RXE_SREG_I_reg[31]_0\(0),
      O => BTL_SAMP_EN_D1_reg_1
    );
SM_FLAG_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2220000"
    )
        port map (
      I0 => SM_FLAG_I_i_5_n_0,
      I1 => SM_FLAG_I_i_6_n_0,
      I2 => RXE_COUNTER_RST30_out,
      I3 => RXE_RXFIFO_WEN_FD1_i_6_n_0,
      I4 => E(0),
      I5 => SM_STUFFBIT_PD1_reg_n_0,
      O => \tlom/SM_FLAG_I1\
    );
SM_FLAG_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAA00000000"
    )
        port map (
      I0 => SM_FLAG_I,
      I1 => \RXE_SREG_I_reg[31]_0\(0),
      I2 => \^rxe_counter_i_reg[5]_0\,
      I3 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I4 => \^state_reg[4]_1\,
      I5 => dest_arst,
      O => SM_FLAG_I_i_3_n_0
    );
SM_FLAG_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => SM_FLAG_I_i_7_n_0,
      O => SM_FLAG_I_i_4_n_0
    );
SM_FLAG_I_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(1),
      I1 => \^rxe_sreg_i_reg[24]_0\(2),
      I2 => \^rxe_sreg_i_reg[24]_0\(0),
      I3 => \^rxe_sreg_i_reg[24]_0\(3),
      O => SM_FLAG_I_i_5_n_0
    );
SM_FLAG_I_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[2]\,
      I5 => TXE_MSGVAL_FD1_i_3_n_0,
      O => SM_FLAG_I_i_6_n_0
    );
SM_FLAG_I_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(3),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => TDC_TRIG_COND_D1_i_4_n_0,
      I5 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => SM_FLAG_I_i_7_n_0
    );
SM_STUFFBIT_PD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SM_STUFFBIT_PD,
      Q => SM_STUFFBIT_PD1_reg_n_0,
      R => SYNC_RST_TL
    );
SSP_EN_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => SSP_EN_D1_reg,
      I1 => SSP_EN_D1_reg_0,
      I2 => \^brs_en_btr\,
      I3 => \^txe_txing_reg_0\,
      I4 => \^brs_en_i_flag_reg_0\,
      I5 => TDC_EN_FS2,
      O => SSP_EN
    );
TDCV_CNT_REG_WEN_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I4 => BSP_IC_BIT_ERROR_I_i_6_n_0,
      I5 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => \^rxe_counter_i_reg[5]_0\
    );
TDCV_CNT_REG_WEN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TDCV_CNT_REG_WEN_reg_0,
      Q => TDCV_CNT_REG_WEN,
      R => SYNC_RST_TL
    );
TDC_TRIG_COND_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \^rxe_counter_i_reg[4]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[3]\,
      I5 => TDC_TRIG_COND_D1_i_3_n_0,
      O => TDC_TRIG_COND
    );
TDC_TRIG_COND_D1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(3),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => TDC_TRIG_COND_D1_i_4_n_0,
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \^rxe_counter_i_reg[3]_0\(1),
      O => \^rxe_counter_i_reg[4]_0\
    );
TDC_TRIG_COND_D1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      O => TDC_TRIG_COND_D1_i_3_n_0
    );
TDC_TRIG_COND_D1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[5]\,
      O => TDC_TRIG_COND_D1_i_4_n_0
    );
TXE_CFD_4_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(27),
      Q => TXE_DLC_I_EXT(0),
      R => SYNC_RST_TL
    );
TXE_CFD_5_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(26),
      Q => TXE_CFD_5,
      R => SYNC_RST_TL
    );
TXE_DLC_I_EN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \^txe_tx_ren_i\,
      I1 => \^txe_tx_ren_d1\,
      I2 => TXE_TX_REN_I_CFD_D1,
      I3 => BUFFER_EMPTY_INTERNAL,
      O => \^txe_tx_ren_d1_reg_0\
    );
TXE_DLC_I_EN_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F0F0F1FFF0F0"
    )
        port map (
      I0 => TXE_PREFETCH_FD,
      I1 => TXE_DLC_I_EN_i_3_n_0,
      I2 => TXE_PREFETCH_FD_i_2_n_0,
      I3 => TXE_DLC_I_EN_i_4_n_0,
      I4 => \^txe_txing_reg_0\,
      I5 => SM_STUFFBIT_PD1_reg_n_0,
      O => \^txe_tx_ren_i\
    );
TXE_DLC_I_EN_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => TXE_DLC_I_EN_i_3_n_0
    );
TXE_DLC_I_EN_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA8AAAAAAAA"
    )
        port map (
      I0 => TXE_DLC_I_EN_i_5_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => TXE_MSGVAL_FD1_i_4_n_0,
      I3 => RXE_RXFIFO_WEN_FD1_i_4_n_0,
      I4 => RXE_RXFIFO_WEN_FD1_i_6_n_0,
      I5 => \RXE_COUNTER_I[8]_i_11_n_0\,
      O => TXE_DLC_I_EN_i_4_n_0
    );
TXE_DLC_I_EN_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEEEEEEEEEEE"
    )
        port map (
      I0 => TXE_MSGVAL_FD1_i_3_n_0,
      I1 => \^state_reg[2]_0\,
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \RXE_MSGPAD_SEL_FS1[1]_i_4_n_0\,
      I5 => \RXE_MSGPAD_SEL_FS1[1]_i_3_n_0\,
      O => TXE_DLC_I_EN_i_5_n_0
    );
TXE_DLC_I_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^txe_tx_ren_d1_reg_0\,
      Q => TXE_DLC_I_EN,
      R => SYNC_RST_TL
    );
\TXE_DLC_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(31),
      Q => TXE_DLC_I_EXT(1),
      R => SYNC_RST_TL
    );
\TXE_DLC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(30),
      Q => TXE_DLC_I_EXT(2),
      R => SYNC_RST_TL
    );
\TXE_DLC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(29),
      Q => TXE_DLC_I_EXT(3),
      R => SYNC_RST_TL
    );
\TXE_DLC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(28),
      Q => TXE_DLC_I_EXT(4),
      R => SYNC_RST_TL
    );
TXE_IC_ARBLSS_I_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^txe_ic_arblss_i\,
      Q => IC_SYNC_ISR_ARBLST,
      R => SYNC_RST_TL
    );
TXE_IC_ARBLSS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_IC_ARBLSS_I_reg_0,
      Q => \^txe_ic_arblss_i\,
      R => SYNC_RST_TL
    );
TXE_IC_TXOK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_IC_TXOK_I_reg_0,
      Q => IC_SYNC_ISR_TXOK,
      R => SYNC_RST_TL
    );
TXE_MSGINVAL_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0080008A"
    )
        port map (
      I0 => \^rxe_counter_i_reg[4]_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => TXE_MSGINVAL_D1_i_2_n_0,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^txe_txing_reg_1\,
      O => TXE_MSGINVAL_I
    );
TXE_MSGINVAL_D1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      O => TXE_MSGINVAL_D1_i_2_n_0
    );
TXE_MSGINVAL_D1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800000000000"
    )
        port map (
      I0 => \^state_reg[4]_1\,
      I1 => \^state_reg[4]_0\,
      I2 => \^txe_txing_reg_0\,
      I3 => \^bsp_txbit_d1_reg_0\,
      I4 => RXE_ERRFLG_I_reg_0,
      I5 => \state[4]_i_7_n_0\,
      O => \^txe_txing_reg_1\
    );
TXE_MSGINVAL_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_MSGINVAL_I,
      Q => TXE_MSGINVAL_D1,
      R => SYNC_RST_TL
    );
TXE_MSGINVAL_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_MSGINVAL_D1,
      Q => TXE_MSGINVAL_D2,
      R => SYNC_RST_TL
    );
TXE_MSGINVAL_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => TXE_MSGINVAL_I,
      Q => TXE_MSGINVAL_FD1,
      R => SYNC_RST_TL
    );
TXE_MSGINVAL_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_MSGINVAL_FD1,
      Q => TXE_MSGINVAL_FD2,
      R => SYNC_RST_TL
    );
TXE_MSGVAL_D1_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^state_reg[1]_0\,
      Q => TXE_MSGVAL_D1_I,
      R => SYNC_RST_TL
    );
TXE_MSGVAL_FD1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => TXE_MSGVAL_FD1_i_2_n_0,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => TXE_MSGVAL_FD1_i_3_n_0,
      I4 => \^txe_txing_reg_0\,
      I5 => RXE_ERRFLG_I_reg_0,
      O => \^state_reg[1]_0\
    );
TXE_MSGVAL_FD1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      O => TXE_MSGVAL_FD1_i_2_n_0
    );
TXE_MSGVAL_FD1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => TXE_MSGVAL_FD1_i_4_n_0,
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I5 => TXE_MSGVAL_FD1_i_5_n_0,
      O => TXE_MSGVAL_FD1_i_3_n_0
    );
TXE_MSGVAL_FD1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[8]\,
      O => TXE_MSGVAL_FD1_i_4_n_0
    );
TXE_MSGVAL_FD1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      O => TXE_MSGVAL_FD1_i_5_n_0
    );
TXE_MSGVAL_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \^state_reg[1]_0\,
      Q => \^txe_msgval_fd1\,
      R => SYNC_RST_TL
    );
TXE_MSGVAL_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^txe_msgval_fd1\,
      Q => TXE_MSGVAL_FD2,
      R => SYNC_RST_TL
    );
TXE_PASSTX_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => TXE_PASSTX_I_i_4_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \^q\(0),
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \^state_reg[2]_1\
    );
TXE_PASSTX_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_counter_i_reg[3]_0\(0),
      O => TXE_PASSTX_I_i_4_n_0
    );
TXE_PASSTX_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_PASSTX_I_reg_1,
      Q => \^txe_passtx_i_reg_0\,
      R => SYNC_RST_TL
    );
TXE_PREFETCH_FD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077FF7000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[4]_0\,
      I1 => \^state_reg[4]_1\,
      I2 => TXE_PREFETCH_FD_i_2_n_0,
      I3 => BTL_SAMP_EN_FD2,
      I4 => TXE_PREFETCH_FD,
      I5 => TXE_PREFETCH_FD_i_3_n_0,
      O => TXE_PREFETCH_FD_i_1_n_0
    );
TXE_PREFETCH_FD_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_3_n_0,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^rxe_counter_i_reg[0]_0\,
      I5 => \^txe_trnsmt_flg_reg_0\,
      O => TXE_PREFETCH_FD_i_2_n_0
    );
TXE_PREFETCH_FD_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cancel_confirmed_tl2ol_i_reg_0\,
      I1 => dest_arst,
      O => TXE_PREFETCH_FD_i_3_n_0
    );
TXE_PREFETCH_FD_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_PREFETCH_FD_i_1_n_0,
      Q => TXE_PREFETCH_FD,
      R => '0'
    );
TXE_TRNSMT_FLG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000EFFEEFF"
    )
        port map (
      I0 => TXE_TRNSMT_FLG_i_2_n_0,
      I1 => \^state_reg[2]_2\,
      I2 => TXE_TRNSMT_FLG_i_4_n_0,
      I3 => E(0),
      I4 => RXE_ERRFLG_I_reg_0,
      I5 => TXE_TRNSMT_FLG_i_5_n_0,
      O => TXE_TRNSMT_FLG_i_1_n_0
    );
TXE_TRNSMT_FLG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000FFFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => MSR_DAR_FS2,
      O => TXE_TRNSMT_FLG_i_2_n_0
    );
TXE_TRNSMT_FLG_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5054555455555555"
    )
        port map (
      I0 => \^txe_txing_reg_1\,
      I1 => \state_reg_n_0_[2]\,
      I2 => TXE_MSGINVAL_D1_i_2_n_0,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \^rxe_counter_i_reg[4]_0\,
      O => \^state_reg[2]_2\
    );
TXE_TRNSMT_FLG_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => TXE_MSGVAL_FD1_i_3_n_0,
      I2 => \RXE_SREG_I[0]_i_3_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^q\(0),
      O => TXE_TRNSMT_FLG_i_4_n_0
    );
TXE_TRNSMT_FLG_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABFFFFFFFFF"
    )
        port map (
      I0 => TXE_TRNSMT_FLG_i_6_n_0,
      I1 => E(0),
      I2 => TXE_TRNSMT_FLG_SET,
      I3 => \^txe_trnsmt_flg_reg_0\,
      I4 => \^cancel_confirmed_tl2ol_i_reg_0\,
      I5 => dest_arst,
      O => TXE_TRNSMT_FLG_i_5_n_0
    );
TXE_TRNSMT_FLG_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^state_reg[0]_3\,
      I1 => MSR_DAR_FS2,
      I2 => TXE_MSGINVAL_D2,
      I3 => TXE_MSGINVAL_D1,
      O => TXE_TRNSMT_FLG_i_6_n_0
    );
TXE_TRNSMT_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_TRNSMT_FLG_i_1_n_0,
      Q => \^txe_trnsmt_flg_reg_0\,
      R => '0'
    );
TXE_TXING_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA20AAA0AA20"
    )
        port map (
      I0 => E(0),
      I1 => TXE_TXING_i_4_n_0,
      I2 => TXE_TRNSMT_FLG_SET,
      I3 => TXE_TXING_i_5_n_0,
      I4 => \^state_reg[2]_3\,
      I5 => \^txe_trnsmt_flg_reg_0\,
      O => TXE_TXING055_out
    );
TXE_TXING_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4004400"
    )
        port map (
      I0 => TXE_TXING_reg_8,
      I1 => \^state_reg[0]_3\,
      I2 => RXE_ERRFLG_I_reg_0,
      I3 => E(0),
      I4 => \^state_reg[2]_1\,
      O => BTL_RXBIT_I_reg_2
    );
TXE_TXING_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7FFFFC"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => TXE_TXING_i_4_n_0
    );
TXE_TXING_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA0000"
    )
        port map (
      I0 => BUFFER_EMPTY_INTERNAL_i_6_n_0,
      I1 => \^txe_passtx_i_reg_0\,
      I2 => BSP_IN_IFSPACE_i_1_n_0,
      I3 => \^rxe_counter_i_reg[0]_0\,
      I4 => \^txe_trnsmt_flg_reg_0\,
      O => TXE_TXING_i_5_n_0
    );
TXE_TXING_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_TXING_reg_7,
      Q => \^txe_txing_reg_0\,
      R => SYNC_RST_TL
    );
TXE_TX_REN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_TX_REN_D1_reg_1,
      Q => \^txe_tx_ren_d1\,
      R => SYNC_RST_TL
    );
TXE_TX_REN_I_CFD_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005D00"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_2_n_0,
      I1 => \^rxe_counter_i_reg[4]_1\,
      I2 => \^state_reg[4]_3\,
      I3 => \^txe_txing_reg_0\,
      I4 => SM_STUFFBIT_PD1_reg_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_5_n_0,
      O => TXE_TX_REN_I_CFD
    );
TXE_TX_REN_I_CFD_D1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8AAA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_20_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_21_n_0,
      I2 => \state[4]_i_7_n_0\,
      I3 => TXE_TX_REN_I_CFD_D1_i_16_n_0,
      I4 => \state_reg_n_0_[2]\,
      I5 => TXE_TX_REN_I_CFD_D1_i_22_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_10_n_0
    );
TXE_TX_REN_I_CFD_D1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111010FFFFFFFF"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_23_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_24_n_0,
      I2 => \state_reg_n_0_[0]\,
      I3 => TXE_TX_REN_I_CFD_D1_i_25_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_26_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_27_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_11_n_0
    );
TXE_TX_REN_I_CFD_D1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222A2A2A2AA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_28_n_0,
      I1 => \^txe_txing_reg_0\,
      I2 => TXE_TX_REN_I_CFD_D1_i_29_n_0,
      I3 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I4 => RXE_PASSFLG_I_reg_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_30_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_12_n_0
    );
TXE_TX_REN_I_CFD_D1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2233333333303333"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_31_n_0,
      I1 => \state_reg_n_0_[3]\,
      I2 => TXE_TX_REN_I_CFD_D1_i_26_n_0,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^q\(0),
      I5 => \state_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_13_n_0
    );
TXE_TX_REN_I_CFD_D1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_14_n_0
    );
TXE_TX_REN_I_CFD_D1_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => SM_FLAG_I_reg,
      O => TXE_TX_REN_I_CFD_D1_i_15_n_0
    );
TXE_TX_REN_I_CFD_D1_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A800AAAAAAAA"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => BSP_IC_BIT_ERROR_I_i_6_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_32_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => TXE_TX_REN_I_CFD_D1_i_33_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_34_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_16_n_0
    );
TXE_TX_REN_I_CFD_D1_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555F7777"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \^bsp_txbit_d1_reg_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => TXE_TX_REN_I_CFD_D1_i_9_0,
      I4 => SM_FLAG_I_reg,
      O => TXE_TX_REN_I_CFD_D1_i_17_n_0
    );
TXE_TX_REN_I_CFD_D1_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => SM_FLAG_I_reg,
      I1 => \^txe_txing_reg_0\,
      I2 => \state_reg_n_0_[0]\,
      O => TXE_TX_REN_I_CFD_D1_i_18_n_0
    );
TXE_TX_REN_I_CFD_D1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I4 => \RXE_COUNTER_I[8]_i_11_n_0\,
      O => TXE_TX_REN_I_CFD_D1_i_2_n_0
    );
TXE_TX_REN_I_CFD_D1_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAAAA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_38_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_39_n_0,
      I2 => \state[4]_i_7_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => TXE_DLC_I_EXT(0),
      I5 => SM_FLAG_I_reg,
      O => TXE_TX_REN_I_CFD_D1_i_20_n_0
    );
TXE_TX_REN_I_CFD_D1_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => SM_FLAG_I_reg,
      I2 => \^txe_txing_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_21_n_0
    );
TXE_TX_REN_I_CFD_D1_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDDDDDFDDDF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => TXE_TX_REN_I_CFD_D1_i_40_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_41_n_0,
      I4 => \^txe_txing_reg_0\,
      I5 => \^bsp_crcerr_i_can_flg_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_22_n_0
    );
TXE_TX_REN_I_CFD_D1_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A200AAAAA200"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => SM_FLAG_I_i_7_n_0,
      I2 => BSP_CRCERR_I_CAN_FLG_i_5_n_0,
      I3 => \state_reg_n_0_[0]\,
      I4 => TXE_TX_REN_I_CFD_D1_i_15_n_0,
      I5 => \^bsp_txbit_d1_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_23_n_0
    );
TXE_TX_REN_I_CFD_D1_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^txe_txing_reg_0\,
      I2 => \state_reg_n_0_[0]\,
      O => TXE_TX_REN_I_CFD_D1_i_24_n_0
    );
TXE_TX_REN_I_CFD_D1_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_15_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_34_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_42_n_0,
      I3 => \^txe_txing_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_25_n_0
    );
TXE_TX_REN_I_CFD_D1_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^bsp_txbit_d1_reg_0\,
      I1 => SM_FLAG_I_reg,
      I2 => \^txe_txing_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_26_n_0
    );
TXE_TX_REN_I_CFD_D1_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => TXE_TX_REN_I_CFD_D1_i_27_n_0
    );
TXE_TX_REN_I_CFD_D1_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_28_n_0
    );
TXE_TX_REN_I_CFD_D1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0002200"
    )
        port map (
      I0 => TXE_CFD_5,
      I1 => MSR_BRSD_FS2,
      I2 => TXE_DLC_I_EXT(1),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_counter_i_reg[3]_0\(2),
      O => TXE_TX_REN_I_CFD_D1_i_29_n_0
    );
TXE_TX_REN_I_CFD_D1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \^rxe_counter_i_reg[3]_0\(3),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_counter_i_reg[3]_0\(0),
      O => \^rxe_counter_i_reg[4]_1\
    );
TXE_TX_REN_I_CFD_D1_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44000CCC44CC0C"
    )
        port map (
      I0 => TXE_DLC_I_EXT(4),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => TXE_DLC_I_EXT(2),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => TXE_DLC_I_EXT(3),
      O => TXE_TX_REN_I_CFD_D1_i_30_n_0
    );
TXE_TX_REN_I_CFD_D1_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50100010"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \^bsp_crcerr_i_canfd_flg_reg_0\,
      I2 => \^rxe_counter_i_reg[4]_0\,
      I3 => \^txe_txing_reg_0\,
      I4 => RXE_OL_LBACK_reg_0,
      O => TXE_TX_REN_I_CFD_D1_i_31_n_0
    );
TXE_TX_REN_I_CFD_D1_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500330F55FF330F"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(12),
      I1 => \TXE_DLC_I_reg[0]_0\(14),
      I2 => \TXE_DLC_I_reg[0]_0\(15),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \TXE_DLC_I_reg[0]_0\(13),
      O => TXE_TX_REN_I_CFD_D1_i_32_n_0
    );
TXE_TX_REN_I_CFD_D1_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0434C4F4"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_43_n_0,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => TXE_TX_REN_I_CFD_D1_i_44_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_45_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_33_n_0
    );
TXE_TX_REN_I_CFD_D1_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(3),
      I2 => TXE_TX_REN_I_CFD_D1_i_46_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => TXE_TX_REN_I_CFD_D1_i_47_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_34_n_0
    );
TXE_TX_REN_I_CFD_D1_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \^rxe_counter_i_reg[3]_0\(3),
      O => \RXE_COUNTER_I_reg[4]_5\
    );
TXE_TX_REN_I_CFD_D1_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => SM_FLAG_I_reg,
      I1 => \^bsp_txbit_d1_reg_0\,
      I2 => \^txe_txing_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_38_n_0
    );
TXE_TX_REN_I_CFD_D1_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88CC88CC880C88"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_51_n_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => TXE_DLC_I_EXT(4),
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \^rxe_counter_i_reg[3]_0\(1),
      O => TXE_TX_REN_I_CFD_D1_i_39_n_0
    );
TXE_TX_REN_I_CFD_D1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2AAAAAAAAA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_6_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_7_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_8_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_9_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_10_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_11_n_0,
      O => \^state_reg[4]_3\
    );
TXE_TX_REN_I_CFD_D1_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => RXE_OL_LBACK_reg_0,
      I1 => \^txe_txing_reg_0\,
      I2 => \^rxe_counter_i_reg[4]_0\,
      O => TXE_TX_REN_I_CFD_D1_i_40_n_0
    );
TXE_TX_REN_I_CFD_D1_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_41_n_0
    );
TXE_TX_REN_I_CFD_D1_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(3),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => TXE_TX_REN_I_CFD_D1_i_32_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => TXE_TX_REN_I_CFD_D1_i_33_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_42_n_0
    );
TXE_TX_REN_I_CFD_D1_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500330F55FF330F"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(8),
      I1 => \TXE_DLC_I_reg[0]_0\(10),
      I2 => \TXE_DLC_I_reg[0]_0\(11),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \TXE_DLC_I_reg[0]_0\(9),
      O => TXE_TX_REN_I_CFD_D1_i_43_n_0
    );
TXE_TX_REN_I_CFD_D1_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(5),
      I1 => \TXE_DLC_I_reg[0]_0\(7),
      I2 => \TXE_DLC_I_reg[0]_0\(4),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \TXE_DLC_I_reg[0]_0\(6),
      O => TXE_TX_REN_I_CFD_D1_i_44_n_0
    );
TXE_TX_REN_I_CFD_D1_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(1),
      I1 => \TXE_DLC_I_reg[0]_0\(3),
      I2 => \TXE_DLC_I_reg[0]_0\(0),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \TXE_DLC_I_reg[0]_0\(2),
      O => TXE_TX_REN_I_CFD_D1_i_45_n_0
    );
TXE_TX_REN_I_CFD_D1_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(21),
      I1 => \TXE_DLC_I_reg[0]_0\(23),
      I2 => \TXE_DLC_I_reg[0]_0\(20),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \TXE_DLC_I_reg[0]_0\(22),
      O => TXE_TX_REN_I_CFD_D1_i_46_n_0
    );
TXE_TX_REN_I_CFD_D1_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404C434F"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_52_n_0,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => TXE_TX_REN_I_CFD_D1_i_53_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_54_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_47_n_0
    );
TXE_TX_REN_I_CFD_D1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => BTL_SAMP_EN_FD2,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \^q\(0),
      O => TXE_TX_REN_I_CFD_D1_i_5_n_0
    );
TXE_TX_REN_I_CFD_D1_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500330F55FF330F"
    )
        port map (
      I0 => TXE_DLC_I_EXT(3),
      I1 => TXE_DLC_I_EXT(1),
      I2 => TXE_DLC_I_EXT(0),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => TXE_DLC_I_EXT(2),
      O => TXE_TX_REN_I_CFD_D1_i_51_n_0
    );
TXE_TX_REN_I_CFD_D1_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(17),
      I1 => \TXE_DLC_I_reg[0]_0\(19),
      I2 => \TXE_DLC_I_reg[0]_0\(16),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \TXE_DLC_I_reg[0]_0\(18),
      O => TXE_TX_REN_I_CFD_D1_i_52_n_0
    );
TXE_TX_REN_I_CFD_D1_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(25),
      I1 => \TXE_DLC_I_reg[0]_0\(26),
      I2 => \TXE_DLC_I_reg[0]_0\(27),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \TXE_DLC_I_reg[0]_0\(24),
      O => TXE_TX_REN_I_CFD_D1_i_53_n_0
    );
TXE_TX_REN_I_CFD_D1_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(31),
      I1 => \TXE_DLC_I_reg[0]_0\(28),
      I2 => \TXE_DLC_I_reg[0]_0\(29),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \TXE_DLC_I_reg[0]_0\(30),
      O => TXE_TX_REN_I_CFD_D1_i_54_n_0
    );
TXE_TX_REN_I_CFD_D1_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(3),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      O => \RXE_COUNTER_I_reg[3]_1\
    );
TXE_TX_REN_I_CFD_D1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_6_n_0
    );
TXE_TX_REN_I_CFD_D1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D0D0F0F0D000"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_12_n_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => TXE_TX_REN_I_CFD_D1_i_13_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_14_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_15_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_16_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_7_n_0
    );
TXE_TX_REN_I_CFD_D1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDDDFDDDFDD"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_21_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => TXE_TX_REN_I_CFD_D1_i_17_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_18_n_0,
      I4 => BSP_CRCERR_I_CANFD_FLG_i_5_n_0,
      I5 => BSP_CRCERR_I_CANFD_FLG_i_4_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_8_n_0
    );
TXE_TX_REN_I_CFD_D1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404040444044"
    )
        port map (
      I0 => \state[0]_i_14_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => TXE_TX_REN_I_CFD_D1_i_17_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_18_n_0,
      I4 => \COUNTER_I[1]_i_5_n_0\,
      I5 => TXE_TX_REN_I_CFD_D1_i_4_0,
      O => TXE_TX_REN_I_CFD_D1_i_9_n_0
    );
TXE_TX_REN_I_CFD_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_TX_REN_I_CFD,
      Q => TXE_TX_REN_I_CFD_D1,
      R => SYNC_RST_TL
    );
TXING_BRS_EN_BTR_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \^brs_en_btr\,
      O => TXE_TXING_reg_6
    );
\XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => can_clk,
      dest_out => BUFFER_IS_READY_SYNCED,
      src_clk => '0',
      src_in => src_in
    );
\XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\
     port map (
      dest_clk => can_clk,
      dest_out => \^dest_out\,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]\
    );
\addr_location_incr_count[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFF2FFFFFFF2"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => TXE_MSGVAL_D1_I,
      I2 => \^cancel_confirmed_tl2ol_i_reg_0\,
      I3 => \addr_location_incr_count_reg[0]\,
      I4 => TXE_MSGINVAL_FD1,
      I5 => TXE_MSGINVAL_FD2,
      O => TXE_MSGVAL_D1_I_reg_0(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => TS_RX_WEN,
      I1 => OL_RX_FIFO_FULL,
      I2 => \^rxe_rxfifo_wen_fd1_reg_0\,
      I3 => \^rxe_rxfifo_wen_fd2\,
      I4 => RXF_FULL_AT_MSG_BOUNDARY,
      I5 => TXE_BRAM_WEN,
      O => ena
    );
\gen_rx1.u_rxxpm_2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      I1 => \^rxe_rxfifo_wen_fd2\,
      I2 => \^rxe_rxfifo_wen_fd1_reg_0\,
      I3 => OL_RX_FIFO_FULL_F1,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      O => RXF_FULL_AT_MSG_BOUNDARY_reg(0)
    );
\gen_rx1.u_rxxpm_2_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => TS_RX_WDATA_F1(7),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(7),
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I5 => \RXE_SREG_I_reg_n_0_[16]\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(7)
    );
\gen_rx1.u_rxxpm_2_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => TS_RX_WDATA_F1(6),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(6),
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I5 => \RXE_SREG_I_reg_n_0_[17]\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(6)
    );
\gen_rx1.u_rxxpm_2_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => TS_RX_WDATA_F1(5),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(5),
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I5 => \RXE_SREG_I_reg_n_0_[18]\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(5)
    );
\gen_rx1.u_rxxpm_2_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => TS_RX_WDATA_F1(4),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(4),
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I5 => data0(31),
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(4)
    );
\gen_rx1.u_rxxpm_2_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => TS_RX_WDATA_F1(3),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(3),
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I5 => data0(30),
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(3)
    );
\gen_rx1.u_rxxpm_2_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => TS_RX_WDATA_F1(2),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(2),
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I5 => data0(29),
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(2)
    );
\gen_rx1.u_rxxpm_2_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => TS_RX_WDATA_F1(1),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(1),
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I5 => data0(28),
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(1)
    );
\gen_rx1.u_rxxpm_2_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => TS_RX_WDATA_F1(0),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \gen_rx1.u_rxxpm_2_i_42_n_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(0),
      I4 => \^rxe_msgpad_sel_fs1_reg[1]_0\,
      I5 => data0(27),
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(0)
    );
\gen_rx1.u_rxxpm_2_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => RXE_DLC_I(0),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => RXE_DLC_I(3),
      I5 => RXE_DLC_I(1),
      O => \gen_rx1.u_rxxpm_2_i_42_n_0\
    );
\gen_rx1.u_rxxpm_2_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000666611106666"
    )
        port map (
      I0 => RXE_MSGPAD_SEL_FS1(1),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_DLC_I(1),
      I3 => RXE_DLC_I(0),
      I4 => RXE_MSGPAD_SEL_FS1(2),
      I5 => RXE_DLC_I(3),
      O => \^rxe_msgpad_sel_fs1_reg[1]_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I1 => CAN_PHY_TX_POS_FLOP_X27(8),
      O => BRSD_P_ERR_1TQ_FD_reg_0(0)
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I1 => CAN_PHY_TX_POS_FLOP_X27(8),
      O => BRSD_P_ERR_1TQ_FD_reg_1(0)
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I15_carry(2),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_7__1_0\(2),
      I4 => \i__carry_i_23_n_0\,
      O => \^arststages_ff_reg[1]_0\
    );
\i__carry_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(2),
      I1 => \i__carry_i_7__1_0\(2),
      I2 => \i__carry_i_14_n_0\,
      I3 => \i__carry_i_7__1_0\(1),
      I4 => \^brs_en_btr\,
      I5 => BTL_COUNTER_I15_carry(1),
      O => \i__carry_i_10__0_n_0\
    );
\i__carry_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5D5DFDF75757F7"
    )
        port map (
      I0 => dest_arst,
      I1 => \i__carry_i_1__4_0\(0),
      I2 => \^brs_en_btr\,
      I3 => BTL_TRNSMT_EN_FD13_carry_i_6_0(0),
      I4 => BTL_TRNSMT_EN_FD13_carry_i_6_0(1),
      I5 => \i__carry_i_1__4_0\(1),
      O => \^arststages_ff_reg[1]_4\
    );
\i__carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80802A2A808A808"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I15_carry(3),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_7__1_0\(3),
      I4 => \i__carry_i_23_n_0\,
      I5 => \i__carry_i_24_n_0\,
      O => \^arststages_ff_reg[1]_1\
    );
\i__carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_7__1_0\(3),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I15_carry(3),
      O => \i__carry_i_11__0_n_0\
    );
\i__carry_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => dest_arst,
      I1 => \i__carry_i_1__4_0\(0),
      I2 => \^brs_en_btr\,
      I3 => BTL_TRNSMT_EN_FD13_carry_i_6_0(0),
      O => \^arststages_ff_reg[1]_6\
    );
\i__carry_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \i__carry_i_19_n_0\,
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I15_carry(4),
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5557F777FFF"
    )
        port map (
      I0 => dest_arst,
      I1 => IC_REG_BTR_TS1(7),
      I2 => BTL_TRNSMT_EN_FD13_carry_i_6_0(1),
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_1__4_0\(1),
      I5 => \i__carry_i_17__0_n_0\,
      O => \i__carry_i_12__0_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(4),
      I1 => BTL_TRNSMT_EN_FD13_carry_i_6_0(4),
      I2 => \i__carry_i_14__0_n_0\,
      I3 => BTL_TRNSMT_EN_FD13_carry_i_6_0(3),
      I4 => \^brs_en_btr\,
      I5 => \i__carry_i_1__4_0\(3),
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447B84BBBB847B"
    )
        port map (
      I0 => \i__carry_i_21_n_0\,
      I1 => dest_arst,
      I2 => BTL_COUNTER_I15_carry(5),
      I3 => \BTL_NTQ_I0_carry__0_0\(5),
      I4 => \^brs_en_btr\,
      I5 => \i__carry_i_25_n_0\,
      O => \i__carry_i_13__0_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I15_carry(0),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_7__1_0\(0),
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(2),
      I1 => BTL_TRNSMT_EN_FD13_carry_i_6_0(2),
      I2 => IC_REG_BTR_TS1(7),
      I3 => BTL_TRNSMT_EN_FD13_carry_i_6_0(1),
      I4 => \^brs_en_btr\,
      I5 => \i__carry_i_1__4_0\(1),
      O => \i__carry_i_14__0_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_7__1_0\(1),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I15_carry(1),
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(3),
      I1 => \^brs_en_btr\,
      I2 => BTL_TRNSMT_EN_FD13_carry_i_6_0(3),
      I3 => \i__carry_i_14__0_n_0\,
      O => \i__carry_i_15__0_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_0(0),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(0),
      O => IC_REG_BTR_TS1(7)
    );
\i__carry_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666666666"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_0\,
      I1 => \i__carry_i_9__0_n_0\,
      I2 => \BTL_NTQ_I0_carry__0_0\(0),
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I5 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      O => \i__carry_i_16__0_n_0\
    );
\i__carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(0),
      O => IC_REG_BTR_TS2(6)
    );
\i__carry_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_6_0(2),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(2),
      O => \i__carry_i_17__0_n_0\
    );
\i__carry_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_1\,
      I1 => \i__carry_i_26_n_0\,
      I2 => \i__carry_i_7__1_0\(2),
      I3 => \^brs_en_btr\,
      I4 => BTL_COUNTER_I15_carry(2),
      O => \i__carry_i_18_n_0\
    );
\i__carry_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(3),
      I1 => \i__carry_i_7__1_0\(3),
      I2 => \i__carry_i_23_n_0\,
      I3 => \i__carry_i_7__1_0\(2),
      I4 => \^brs_en_btr\,
      I5 => BTL_COUNTER_I15_carry(2),
      O => \i__carry_i_19_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2281221200120020"
    )
        port map (
      I0 => \^brs_l_sp_fe_reg_1\,
      I1 => \^ic_reg_n_btr_sjw_cdc_tig_reg[0]\,
      I2 => \i__carry_i_5__5_n_0\,
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_0\(6),
      I5 => \i__carry_i_4__9_n_0\,
      O => BRS_L_SP_FE_reg_4(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000888A46652110"
    )
        port map (
      I0 => \i__carry_i_4__6_n_0\,
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(6),
      I3 => \i__carry_i_5__5_n_0\,
      I4 => \^brs_l_sp_fe_reg_1\,
      I5 => \^ic_reg_n_btr_sjw_cdc_tig_reg[0]\,
      O => BRS_L_SP_FE_reg_3(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660000000000660"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I1 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I2 => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0,
      I3 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I4 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I5 => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_3_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_3(2)
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \i__carry_i_4__3_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I2 => \i__carry_i_5__3_n_0\,
      I3 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I4 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I5 => \i__carry_i_6__6_n_0\,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_2\(2)
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028A0A028000000"
    )
        port map (
      I0 => \i__carry_i_4__2_n_0\,
      I1 => \^btl_ntq_i0_carry__0\(0),
      I2 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I3 => O(2),
      I4 => dest_arst,
      I5 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      O => \arststages_ff_reg[1]_7\(1)
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(6),
      I1 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I2 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I3 => CAN_PHY_TX_POS_FLOP_X27(7),
      O => BRSD_P_ERR_1TQ_FD_reg_8(2)
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(3),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(2),
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(2),
      I2 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I3 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I4 => \^brs_en_btr\,
      I5 => \BTL_NTQ_I0_carry__0_0\(0),
      O => \i__carry_i_20_n_0\
    );
\i__carry_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \i__carry_i_19_n_0\,
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I15_carry(4),
      O => \i__carry_i_21_n_0\
    );
\i__carry_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(0),
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I2 => \BTL_NTQ_I0_carry__0_0\(1),
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      O => \i__carry_i_22_n_0\
    );
\i__carry_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(0),
      I1 => \i__carry_i_7__1_0\(0),
      I2 => BTL_COUNTER_I15_carry(1),
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_7__1_0\(1),
      O => \i__carry_i_23_n_0\
    );
\i__carry_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_7__1_0\(2),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I15_carry(2),
      O => \i__carry_i_24_n_0\
    );
\i__carry_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(3),
      I1 => \i__carry_i_20_n_0\,
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_0\(4),
      O => \i__carry_i_25_n_0\
    );
\i__carry_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(1),
      I1 => \i__carry_i_7__1_0\(1),
      I2 => \i__carry_i_7__1_0\(0),
      I3 => \^brs_en_btr\,
      I4 => BTL_COUNTER_I15_carry(0),
      I5 => dest_arst,
      O => \i__carry_i_26_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00401104"
    )
        port map (
      I0 => \i__carry_i_5__1_n_0\,
      I1 => \i__carry_i_9_n_0\,
      I2 => \^arststages_ff_reg[1]_2\,
      I3 => \i__carry_i_7__1_n_0\,
      I4 => \i__carry_i_13__0_n_0\,
      O => BRS_L_SP_FE_reg_4(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400042210221"
    )
        port map (
      I0 => \i__carry_i_8__1_n_0\,
      I1 => \i__carry_i_9_n_0\,
      I2 => \i__carry_i_10__0_n_0\,
      I3 => \^arststages_ff_reg[1]_1\,
      I4 => \i__carry_i_12_n_0\,
      I5 => \i__carry_i_13__0_n_0\,
      O => BRS_L_SP_FE_reg_3(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028A0A028000000"
    )
        port map (
      I0 => \i__carry_i_6__3_n_0\,
      I1 => O(1),
      I2 => BTL_COUNTER_I17_carry_i_9_n_0,
      I3 => O(0),
      I4 => dest_arst,
      I5 => BTL_COUNTER_I17_carry_i_8_n_0,
      O => \arststages_ff_reg[1]_7\(0)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600660060000"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      I1 => \i__carry_i_7__4_n_0\,
      I2 => \i__carry_i_8__3_n_0\,
      I3 => BTL_COUNTER_I17_carry_i_8_n_0,
      I4 => \i__carry_i_9__1_n_0\,
      I5 => BTL_COUNTER_I17_carry_i_9_n_0,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_2\(1)
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      I1 => CAN_PHY_TX_POS_FLOP_X27(4),
      I2 => BTL_COUNTER_I17_carry_i_9_n_0,
      I3 => CAN_PHY_TX_POS_FLOP_X27(5),
      O => BRSD_P_ERR_1TQ_FD_reg_8(1)
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00088020AAA22A8"
    )
        port map (
      I0 => \i__carry_i_5__4_n_0\,
      I1 => RXE_DLC_I(2),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(3),
      I4 => RXE_DLC_I(1),
      I5 => \RXE_COUNTER_I_reg_n_0_[7]\,
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_8_n_0,
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_11_n_0,
      I2 => BTL_COUNTER_I17_carry_i_9_n_0,
      I3 => CAN_PHY_TX_POS_FLOP_X26_carry_i_12_n_0,
      I4 => BTL_COUNTER_I17_carry_i_6_n_0,
      I5 => \i__carry_i_4__1_n_0\,
      O => BRSD_P_ERR_1TQ_FD_reg_3(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000006000000509"
    )
        port map (
      I0 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I1 => dest_arst,
      I2 => \i__carry_i_14_n_0\,
      I3 => \i__carry_i_15_n_0\,
      I4 => \i__carry_i_16__0_n_0\,
      I5 => IC_REG_BTR_TS2(6),
      O => BRS_L_SP_FE_reg_3(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0801010860000060"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_3\,
      I1 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I2 => IC_REG_BTR_TS2(6),
      I3 => \i__carry_i_9__0_n_0\,
      I4 => \^arststages_ff_reg[1]_0\,
      I5 => \i__carry_i_14_n_0\,
      O => BRS_L_SP_FE_reg_4(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_4\,
      I1 => \^brsd_p_err_1tq_fd_reg\,
      I2 => \^arststages_ff_reg[1]_6\,
      I3 => \BTL_COUNTER_I_REG_reg[0]\(0),
      I4 => \^btl_counter_i_reg_reg[2]\,
      I5 => \i__carry_i_12__0_n_0\,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_2\(0)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\,
      I1 => CAN_PHY_TX_POS_FLOP_X27(2),
      I2 => CAN_PHY_TX_POS_FLOP_X27(3),
      I3 => BTL_COUNTER_I17_carry_i_6_n_0,
      O => BRSD_P_ERR_1TQ_FD_reg_8(0)
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\,
      I1 => \i__carry_i_12__0_n_0\,
      I2 => \^arststages_ff_reg[1]_4\,
      I3 => \^brsd_p_err_1tq_fd_reg\,
      I4 => \^arststages_ff_reg[1]_6\,
      I5 => \BTL_COUNTER_I_REG_reg[0]\(0),
      O => BRSD_P_ERR_1TQ_FD_reg_3(0)
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA96656"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(1),
      I3 => RXE_DLC_I(3),
      I4 => RXE_DLC_I(2),
      I5 => \i__carry_i_6__5_n_0\,
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \i__carry_i_12__0_n_0\,
      I1 => \^arststages_ff_reg[1]_4\,
      I2 => \i__carry_i_7__4_n_0\,
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404FE0E0BFB01F1"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_29_n_0,
      I1 => \BTL_COUNTER_I_REG_reg[8]_2\(5),
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I4 => BTL_TRNSMT_EN_FD13_carry_i_6_n_0,
      I5 => \i__carry_i_1__5_0\,
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04080808"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(6),
      I1 => dest_arst,
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_1__4_0\(5),
      I4 => \i__carry_i_13_n_0\,
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000000"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => BTL_COUNTER_I15_carry(4),
      I2 => \i__carry_i_19_n_0\,
      I3 => \^brs_en_btr\,
      I4 => dest_arst,
      I5 => BTL_COUNTER_I15_carry(5),
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF73BFFFF"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(5),
      I1 => dest_arst,
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_21_n_0\,
      I4 => \^arststages_ff_reg[1]_2\,
      I5 => \i__carry_i_7__1_n_0\,
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \i__carry_i_8__1_n_0\,
      I1 => \^arststages_ff_reg[1]_0\,
      I2 => \^arststages_ff_reg[1]_3\,
      I3 => \^arststages_ff_reg[1]_1\,
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_5_n_0\,
      I1 => CAN_PHY_TX_POS_FLOP_X27(6),
      I2 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I3 => CAN_PHY_TX_POS_FLOP_X27(7),
      O => BRSD_P_ERR_1TQ_FD_reg_7(2)
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
        port map (
      I0 => \i__carry_i_13_n_0\,
      I1 => \i__carry_i_1__4_0\(5),
      I2 => \i__carry_i_1__4_0\(6),
      I3 => \i__carry_i_1__4_0\(7),
      I4 => dest_arst,
      I5 => \^brs_en_btr\,
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000215199954"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I1 => RXE_DLC_I(3),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      I4 => RXE_DLC_I(1),
      I5 => \RXE_COUNTER_I_reg_n_0_[8]\,
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(5),
      I1 => \BTL_NTQ_I0_carry__0_0\(4),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_20_n_0\,
      I4 => \BTL_NTQ_I0_carry__0_0\(3),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I17_carry_i_19(0),
      CO(3 downto 1) => \NLW_i__carry_i_5__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^btl_ntq_i0_carry__0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_5__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFCFEFFF"
    )
        port map (
      I0 => \i__carry_i_21_n_0\,
      I1 => \^brs_en_btr\,
      I2 => dest_arst,
      I3 => BTL_COUNTER_I15_carry(5),
      I4 => BTL_COUNTER_I15_carry(6),
      O => \^brs_l_sp_fe_reg_1\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A2"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I15_carry(4),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_19_n_0\,
      O => \^arststages_ff_reg[1]_2\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      I1 => dest_arst,
      I2 => \i__carry_i_2__3_0\(0),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_9_n_0,
      I1 => CAN_PHY_TX_POS_FLOP_X27(5),
      I2 => BTL_COUNTER_I17_carry_i_8_n_0,
      I3 => CAN_PHY_TX_POS_FLOP_X27(4),
      O => BRSD_P_ERR_1TQ_FD_reg_7(1)
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6775FEDF"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(3),
      I1 => RXE_DLC_I(3),
      I2 => RXE_DLC_I(1),
      I3 => RXE_DLC_I(0),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \i__carry_i_1__4_0\(6),
      I1 => \i__carry_i_1__4_0\(5),
      I2 => \i__carry_i_13_n_0\,
      I3 => \^brs_en_btr\,
      I4 => dest_arst,
      I5 => \i__carry_i_1__4_0\(7),
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F77FFFFF"
    )
        port map (
      I0 => \i__carry_i_11__0_n_0\,
      I1 => dest_arst,
      I2 => BTL_COUNTER_I15_carry_i_11_n_0,
      I3 => \i__carry_i_15_n_0\,
      I4 => \i__carry_i_24_n_0\,
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry(6),
      I1 => BTL_COUNTER_I15_carry(5),
      I2 => dest_arst,
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_21_n_0\,
      O => \^ic_reg_n_btr_sjw_cdc_tig_reg[0]\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => BTL_COUNTER_I17_carry_i_6_n_0,
      I1 => CAN_PHY_TX_POS_FLOP_X27(3),
      I2 => \^btl_counter_i_reg_reg[2]\,
      I3 => CAN_PHY_TX_POS_FLOP_X27(2),
      O => BRSD_P_ERR_1TQ_FD_reg_7(0)
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28222888"
    )
        port map (
      I0 => dest_arst,
      I1 => \i__carry_i_14__0_n_0\,
      I2 => BTL_TRNSMT_EN_FD13_carry_i_6_0(3),
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_1__4_0\(3),
      O => \i__carry_i_7__4_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAF504444AF50"
    )
        port map (
      I0 => \i__carry_i_22_n_0\,
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(2),
      I2 => \BTL_NTQ_I0_carry__0_0\(2),
      I3 => \BTL_NTQ_I0_carry__0_0\(3),
      I4 => \^brs_en_btr\,
      I5 => \BTL_NTQ_I0_carry__0_i_8_0\(3),
      O => \i__carry_i_8__1_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5D5DFDF75757F7"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I15_carry(0),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_7__1_0\(0),
      I4 => \i__carry_i_7__1_0\(1),
      I5 => BTL_COUNTER_I15_carry(1),
      O => \^arststages_ff_reg[1]_3\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD5D57F7"
    )
        port map (
      I0 => dest_arst,
      I1 => \i__carry_i_1__4_0\(4),
      I2 => \^brs_en_btr\,
      I3 => BTL_TRNSMT_EN_FD13_carry_i_6_0(4),
      I4 => \i__carry_i_15__0_n_0\,
      O => \i__carry_i_8__3_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D1DEDDDD2E21222"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(4),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_20_n_0\,
      I3 => \BTL_NTQ_I0_carry__0_0\(3),
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(3),
      I5 => \^arststages_ff_reg[1]_2\,
      O => \i__carry_i_9_n_0\
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(2),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(2),
      O => \i__carry_i_9__0_n_0\
    );
\i__carry_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => dest_arst,
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_1__4_0\(5),
      I3 => \i__carry_i_13_n_0\,
      O => \i__carry_i_9__1_n_0\
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => \state[0]_i_3_n_0\,
      I2 => \state[0]_i_4_n_0\,
      I3 => \state[0]_i_5_n_0\,
      I4 => \state[0]_i_6_n_0\,
      I5 => \state[0]_i_7_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0F0F000D0F0F"
    )
        port map (
      I0 => \^txe_txing_reg_2\,
      I1 => \state[0]_i_2_0\,
      I2 => \state[0]_i_23_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[0]_i_24_n_0\,
      O => \state[0]_i_10_n_0\
    );
\state[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(3),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => TDC_TRIG_COND_D1_i_4_n_0,
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \^rxe_counter_i_reg[3]_0\(1),
      O => \state[0]_i_11_n_0\
    );
\state[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => SM_FLAG_I_i_5_n_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I4 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \state[0]_i_12_n_0\
    );
\state[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D5D5DD5DDDDDD"
    )
        port map (
      I0 => \state[2]_i_20_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I4 => RXE_COUNTER_RST30_out,
      I5 => \COUNTER_I[1]_i_5_n_0\,
      O => \state[0]_i_13_n_0\
    );
\state[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => \state[0]_i_14_n_0\
    );
\state[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFFF4444CCC0"
    )
        port map (
      I0 => \state[4]_i_9_n_0\,
      I1 => \^state_reg[4]_0\,
      I2 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I3 => \^rxe_counter_i_reg[5]_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[0]_i_15_n_0\
    );
\state[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C0C0C0C4C0C4C0"
    )
        port map (
      I0 => RXE_OL_SLEEP_i_2_n_0,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => BSP_CRCERR_I_CANFD_FLG_i_5_n_0,
      I5 => \^state_reg[4]_0\,
      O => \state[0]_i_16_n_0\
    );
\state[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A002AF028F028F"
    )
        port map (
      I0 => \^state_reg[4]_0\,
      I1 => TXE_MSGVAL_FD1_i_3_n_0,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[2]_i_10_n_0\,
      I5 => RXE_ERRFLG_I_reg_0,
      O => \state[0]_i_17_n_0\
    );
\state[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \BIS_COUNTER_I[3]_i_6_n_0\,
      I1 => dest_arst,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      O => \state[0]_i_18_n_0\
    );
\state[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FD00"
    )
        port map (
      I0 => \state[2]_i_18_n_0\,
      I1 => SM_FLAG_I_i_5_n_0,
      I2 => \^rxe_rtr_i\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[4]_i_8_n_0\,
      I5 => \state[0]_i_25_n_0\,
      O => \state[0]_i_19_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8AAAAAAAAA"
    )
        port map (
      I0 => \state[0]_i_8_n_0\,
      I1 => \state[0]_i_9_n_0\,
      I2 => \^state_reg[4]_0\,
      I3 => TXE_MSGVAL_FD1_i_3_n_0,
      I4 => RXE_OL_SLEEP_i_2_n_0,
      I5 => \state[0]_i_10_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055FF5D0055555D"
    )
        port map (
      I0 => \^state_reg[4]_0\,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I2 => \state[0]_i_26_n_0\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => TXE_PASSTX_I_i_4_n_0,
      O => \state[0]_i_20_n_0\
    );
\state[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I4 => \^rxe_counter_i_reg[3]_0\(3),
      I5 => \^rxe_counter_i_reg[3]_0\(2),
      O => \state[0]_i_21_n_0\
    );
\state[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^rxe_counter_i_reg[5]_0\,
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => RXE_ERRFLG_I_reg_0,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \state[0]_i_23_n_0\
    );
\state[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555F555DDFDDDDD"
    )
        port map (
      I0 => \state[0]_i_10_0\,
      I1 => \^rxe_counter_i_reg[4]_0\,
      I2 => \RXE_MSGPAD_SEL_FS1[1]_i_4_n_0\,
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_passflg_i\,
      O => \state[0]_i_24_n_0\
    );
\state[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => \state[4]_i_7_n_0\,
      I2 => \^rxe_counter_i_reg[4]_1\,
      I3 => \state_reg_n_0_[0]\,
      I4 => RXE_ERRFLG_I_reg_0,
      O => \state[0]_i_25_n_0\
    );
\state[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFDFF"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_11_n_0\,
      I1 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I5 => RXE_COUNTER_RST2,
      O => \state[0]_i_26_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF5D"
    )
        port map (
      I0 => \^state_reg[4]_0\,
      I1 => \state[0]_i_11_n_0\,
      I2 => \EMU_REC_I[7]_i_7_n_0\,
      I3 => \state[0]_i_12_n_0\,
      I4 => \state[0]_i_13_n_0\,
      I5 => \state[0]_i_14_n_0\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \state[0]_i_30_n_0\
    );
\state[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \state[0]_i_31_n_0\
    );
\state[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \state[0]_i_32_n_0\
    );
\state[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \state[0]_i_34_n_0\
    );
\state[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \state[0]_i_35_n_0\
    );
\state[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \state[0]_i_36_n_0\
    );
\state[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \state[0]_i_37_n_0\
    );
\state[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(0),
      O => \state[0]_i_38_n_0\
    );
\state[0]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08101001"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I2 => RXE_DLC_I(3),
      I3 => RXE_RXFIFO_WEN_FD1_i_10_n_0,
      I4 => \RXE_COUNTER_I_reg_n_0_[6]\,
      O => \state[0]_i_39_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F4F0FFF0F4F0"
    )
        port map (
      I0 => \state[0]_i_15_n_0\,
      I1 => \^q\(0),
      I2 => \state[0]_i_16_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state[0]_i_17_n_0\,
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000096090090000"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => RXE_DLC_I(1),
      I4 => RXE_DLC_I(0),
      I5 => \^rxe_counter_i_reg[3]_0\(3),
      O => \state[0]_i_40_n_0\
    );
\state[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      O => \state[0]_i_41_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00070F0700030003"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state[0]_i_18_n_0\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state[0]_i_19_n_0\,
      I5 => \^state_reg[4]_0\,
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF08FF2A"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state[2]_i_8_n_0\,
      I3 => \state[0]_i_20_n_0\,
      I4 => \state[0]_i_21_n_0\,
      I5 => TXE_MSGVAL_FD1_i_2_n_0,
      O => \state[0]_i_7_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      O => \state[0]_i_8_n_0\
    );
\state[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000200000002"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \^txe_passtx_i_reg_0\,
      I2 => \state[3]_i_4_n_0\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => EMU_REC_I20_carry_i_9_n_0,
      O => \state[0]_i_9_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFEA"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state[1]_i_3_n_0\,
      I2 => \state[1]_i_4_n_0\,
      I3 => \state[1]_i_5_n_0\,
      I4 => \^q\(0),
      I5 => \state[1]_i_6_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01FFFFFF"
    )
        port map (
      I0 => BUFFER_EMPTY_INTERNAL_i_2_0(0),
      I1 => BUFFER_EMPTY_INTERNAL_i_2_1(0),
      I2 => \state[1]_i_5_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => RXE_OL_SLEEP_i_2_n_0,
      O => \state[1]_i_10_n_0\
    );
\state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F000000000000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^state_reg[4]_0\,
      I2 => RXE_PASSFLG_I_reg_0,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[1]_i_11_n_0\
    );
\state[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[4]_0\,
      I1 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \state[1]_i_13_n_0\
    );
\state[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      O => \state[1]_i_14_n_0\
    );
\state[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888AA8AA888"
    )
        port map (
      I0 => BSP_IC_FRM_ERROR_I_i_5_n_0,
      I1 => BSP_IC_FRM_ERROR_I_i_7_n_0,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state[1]_i_18_n_0\,
      I4 => \state[2]_i_20_n_0\,
      I5 => \state[1]_i_19_n_0\,
      O => \state[1]_i_15_n_0\
    );
\state[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10300000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      O => \state[1]_i_16_n_0\
    );
\state[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FFFFFFFFDDDD"
    )
        port map (
      I0 => \^rxe_counter_i_reg[0]_0\,
      I1 => RXE_ERRFLG_I_reg_0,
      I2 => TXE_TXING_reg_8,
      I3 => \BIS_COUNTER_I[3]_i_6_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[1]_i_17_n_0\
    );
\state[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F777F777F777"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => RXE_COUNTER_RST30_out,
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(2),
      I4 => RXE_DLC_I(1),
      I5 => RXE_DLC_I(0),
      O => \state[1]_i_18_n_0\
    );
\state[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[24]_0\(3),
      I1 => \^rxe_sreg_i_reg[24]_0\(0),
      I2 => \^rxe_sreg_i_reg[24]_0\(2),
      I3 => \^rxe_sreg_i_reg[24]_0\(1),
      I4 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I5 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \state[1]_i_19_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D00010"
    )
        port map (
      I0 => RXE_PASSFLG_I_reg_0,
      I1 => \^state_reg[4]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state[1]_i_7_n_0\,
      I5 => \state[1]_i_8_n_0\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02005750FFFFFFFF"
    )
        port map (
      I0 => \^state_reg[4]_0\,
      I1 => \state[4]_i_3_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => RXE_PASSFLG_I_reg_0,
      I5 => \state[1]_i_9_n_0\,
      O => \state[1]_i_4_n_0\
    );
\state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F0DDDDDDFD"
    )
        port map (
      I0 => \state[1]_i_10_n_0\,
      I1 => \state[1]_i_11_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \EMU_REC_I[7]_i_7_n_0\,
      I4 => \state_reg[1]_1\,
      I5 => \state[1]_i_13_n_0\,
      O => \state[1]_i_5_n_0\
    );
\state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCFCCFFFFCFDD"
    )
        port map (
      I0 => \state[1]_i_14_n_0\,
      I1 => \state[4]_i_2_n_0\,
      I2 => \state[1]_i_15_n_0\,
      I3 => \^state_reg[4]_0\,
      I4 => \state[1]_i_16_n_0\,
      I5 => RXE_PASSFLG_I_reg_0,
      O => \state[1]_i_6_n_0\
    );
\state[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200F20"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => SM_FLAG_I_i_7_n_0,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \state[1]_i_7_n_0\
    );
\state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500FF0057005500"
    )
        port map (
      I0 => \state[1]_i_17_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => RXE_ERRFLG_I_reg_0,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[1]_i_8_n_0\
    );
\state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFEF0FFFFF"
    )
        port map (
      I0 => \state[2]_i_18_n_0\,
      I1 => \state[4]_i_8_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[4]_0\,
      I5 => RXE_ERRFLG_I_reg_0,
      O => \state[1]_i_9_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF54FF54FFFFFF54"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \state[2]_i_4_n_0\,
      I3 => \state[2]_i_5_n_0\,
      I4 => \state[2]_i_6_n_0\,
      I5 => \state[2]_i_7_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => TXE_MSGVAL_FD1_i_4_n_0,
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I3 => TXE_MSGVAL_FD1_i_5_n_0,
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \RXE_COUNTER_I_reg_n_0_[6]\,
      O => \state[2]_i_10_n_0\
    );
\state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => TXE_TXING_reg_8,
      I1 => BIS_COUNTER_I_reg(2),
      I2 => BIS_COUNTER_I_reg(3),
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => BIS_COUNTER_I_reg(1),
      I5 => BIS_COUNTER_I_reg(0),
      O => \state[2]_i_11_n_0\
    );
\state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => TXE_MSGVAL_FD1_i_2_n_0,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[4]_0\,
      I4 => RXE_ERRFLG_I_reg_0,
      I5 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \state[2]_i_12_n_0\
    );
\state[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => \state[4]_i_2_n_0\,
      I1 => \RXE_MSGPAD_SEL_FS1[1]_i_3_n_0\,
      I2 => \state[2]_i_18_n_0\,
      I3 => \^state_reg[4]_0\,
      I4 => \state[4]_i_8_n_0\,
      O => \state[2]_i_13_n_0\
    );
\state[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040004000"
    )
        port map (
      I0 => RXE_OL_SLEEP_i_2_n_0,
      I1 => \state[2]_i_19_n_0\,
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(2),
      I4 => RXE_DLC_I(1),
      I5 => RXE_DLC_I(0),
      O => \state[2]_i_14_n_0\
    );
\state[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \COUNTER_I[1]_i_5_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state[2]_i_20_n_0\,
      O => \state[2]_i_15_n_0\
    );
\state[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      O => \state[2]_i_16_n_0\
    );
\state[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2000"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => TDC_TRIG_COND_D1_i_3_n_0,
      I2 => \^txe_passtx_i_reg_0\,
      I3 => \^rxe_counter_i_reg[0]_0\,
      I4 => \state[0]_i_23_n_0\,
      I5 => \state_reg_n_0_[2]\,
      O => \state[2]_i_17_n_0\
    );
\state[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => TDC_TRIG_COND_D1_i_4_n_0,
      I2 => \^rxe_counter_i_reg[3]_0\(3),
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => \RXE_MSGPAD_SEL_FS1[1]_i_5_n_0\,
      O => \state[2]_i_18_n_0\
    );
\state[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RXE_COUNTER_RST30_out,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      O => \state[2]_i_19_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBAAAAEFFF"
    )
        port map (
      I0 => TXE_MSGINVAL_D1_i_2_n_0,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state[2]_i_8_n_0\,
      I4 => \state[2]_i_9_n_0\,
      I5 => \state_reg[2]_4\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => MSR_DPEE_FS2,
      I1 => \^rxe_counter_i_reg[4]_0\,
      I2 => \^state_reg[2]_0\,
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => \^txe_txing_reg_0\,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      O => \state[2]_i_20_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C0C3028282828"
    )
        port map (
      I0 => \state_reg[2]_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => TXE_MSGVAL_FD1_i_3_n_0,
      I5 => \^state_reg[4]_0\,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F2FFF0F0F2F"
    )
        port map (
      I0 => RXE_ERRFLG_I_reg_0,
      I1 => \state[2]_i_10_n_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[2]_i_11_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFCDCDDDDDCDC"
    )
        port map (
      I0 => \state[2]_i_12_n_0\,
      I1 => \state[2]_i_13_n_0\,
      I2 => \state_reg[2]_4\,
      I3 => \state[0]_i_6_n_0\,
      I4 => \^state_reg[4]_0\,
      I5 => TDC_TRIG_COND_D1_i_3_n_0,
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      O => \state[2]_i_6_n_0\
    );
\state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"053300330533FFFF"
    )
        port map (
      I0 => \state[2]_i_14_n_0\,
      I1 => \RXE_SREG_I[0]_i_3_n_0\,
      I2 => \state[2]_i_15_n_0\,
      I3 => \state[2]_i_16_n_0\,
      I4 => \^state_reg[4]_0\,
      I5 => \state_reg[2]_4\,
      O => \state[2]_i_7_n_0\
    );
\state[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[4]_0\,
      I1 => RXE_ERRFLG_I_reg_0,
      I2 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \state[2]_i_8_n_0\
    );
\state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0888"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => RXE_ERRFLG_I_reg_0,
      I2 => \state_reg_n_0_[0]\,
      I3 => EMU_REC_I20_carry_i_9_n_0,
      I4 => \state[2]_i_17_n_0\,
      O => \state[2]_i_9_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF02FF00FFFF"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_3_n_0,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state[3]_i_2_n_0\,
      I4 => \^state_reg[4]_0\,
      I5 => \state[3]_i_3_n_0\,
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FEFA"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^txe_passtx_i_reg_0\,
      I2 => \state[3]_i_4_n_0\,
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => \state[3]_i_5_n_0\,
      I5 => \state[3]_i_6_n_0\,
      O => \state[3]_i_2_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FF0F"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(3),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => TDC_TRIG_COND_D1_i_4_n_0,
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_counter_i_reg[3]_0\(0),
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      O => \state[3]_i_5_n_0\
    );
\state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_13_n_0\,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => RXE_ERRFLG_I_reg_0,
      I4 => \state[2]_i_10_n_0\,
      I5 => \state[3]_i_7_n_0\,
      O => \state[3]_i_6_n_0\
    );
\state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333337FF33333"
    )
        port map (
      I0 => \state[2]_i_11_n_0\,
      I1 => \state[3]_i_8_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \^q\(0),
      O => \state[3]_i_7_n_0\
    );
\state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => TXE_MSGVAL_FD1_i_3_n_0,
      O => \state[3]_i_8_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAAA"
    )
        port map (
      I0 => \state[4]_i_2_n_0\,
      I1 => \state[4]_i_3_n_0\,
      I2 => \^state_reg[4]_1\,
      I3 => \state[4]_i_5_n_0\,
      I4 => \^state_reg[4]_0\,
      O => \state[4]_i_1_n_0\
    );
\state[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F0D0000"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(0),
      I2 => \^rxe_counter_i_reg[5]_0\,
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \state_reg_n_0_[0]\,
      O => \state[4]_i_10_n_0\
    );
\state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \BIS_COUNTER_I[3]_i_6_n_0\,
      O => \state[4]_i_2_n_0\
    );
\state[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \state[4]_i_7_n_0\,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I2 => RXE_ERRFLG_I_reg_0,
      O => \state[4]_i_3_n_0\
    );
\state[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \^state_reg[4]_1\
    );
\state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F8F8F8F8F8F8"
    )
        port map (
      I0 => \state[4]_i_8_n_0\,
      I1 => \RXE_MSGPAD_SEL_FS1[1]_i_3_n_0\,
      I2 => \state[2]_i_6_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[4]_i_9_n_0\,
      O => \state[4]_i_5_n_0\
    );
\state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_10_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_i_11_n_0,
      I2 => \^brs_l_sp_fe_reg_2\,
      I3 => BRSD_P_ERR_1TQ_FD_i_12_n_0,
      I4 => BRSD_P_ERR_1TQ_FD_i_5_n_0,
      I5 => \^btl_rxbit_i_reg_0\,
      O => \^state_reg[4]_0\
    );
\state[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => BSP_IC_BIT_ERROR_I_i_6_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \RXE_MSGPAD_SEL_FS1[1]_i_5_n_0\,
      I3 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I5 => TXE_MSGVAL_FD1_i_4_n_0,
      O => \state[4]_i_7_n_0\
    );
\state[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_0\,
      I1 => RXE_ERRFLG_I_reg_0,
      I2 => \^rxe_ide_i\,
      I3 => \^rxe_counter_i_reg[4]_0\,
      O => \state[4]_i_8_n_0\
    );
\state[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04C40000"
    )
        port map (
      I0 => \^bsp_crcerr_i_canfd_flg_reg_0\,
      I1 => \^rxe_sreg_i_reg[24]_0\(0),
      I2 => \^txe_txing_reg_0\,
      I3 => \^rxe_sreg_i_reg[24]_0\(1),
      I4 => TXE_PASSTX_I_i_4_n_0,
      I5 => \state[4]_i_10_n_0\,
      O => \state[4]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SYNC_RST_TL
    );
\state_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[0]_i_29_n_0\,
      CO(3) => \NLW_state_reg[0]_i_28_CO_UNCONNECTED\(3),
      CO(2) => RXE_COUNTER_RST2,
      CO(1) => \state_reg[0]_i_28_n_2\,
      CO(0) => \state_reg[0]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[0]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state[0]_i_30_n_0\,
      S(1) => \state[0]_i_31_n_0\,
      S(0) => \state[0]_i_32_n_0\
    );
\state_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[0]_i_33_n_0\,
      CO(3) => \state_reg[0]_i_29_n_0\,
      CO(2) => \state_reg[0]_i_29_n_1\,
      CO(1) => \state_reg[0]_i_29_n_2\,
      CO(0) => \state_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[0]_i_34_n_0\,
      S(2) => \state[0]_i_35_n_0\,
      S(1) => \state[0]_i_36_n_0\,
      S(0) => \state[0]_i_37_n_0\
    );
\state_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[0]_i_33_n_0\,
      CO(2) => \state_reg[0]_i_33_n_1\,
      CO(1) => \state_reg[0]_i_33_n_2\,
      CO(0) => \state_reg[0]_i_33_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[0]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[0]_i_38_n_0\,
      S(2) => \state[0]_i_39_n_0\,
      S(1) => \state[0]_i_40_n_0\,
      S(0) => \state[0]_i_41_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => SYNC_RST_TL
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\,
      R => SYNC_RST_TL
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[3]_i_1_n_0\,
      Q => \state_reg_n_0_[3]\,
      R => SYNC_RST_TL
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[4]_i_1_n_0\,
      Q => \^q\(0),
      R => SYNC_RST_TL
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl is
  port (
    TXING_BRS_EN_BTR_D1 : out STD_LOGIC;
    TDC_SSP_SAMP_PT_reg : out STD_LOGIC;
    TDC_SSP_SAMP_PT_D1 : out STD_LOGIC;
    CAN_PHY_RX_D : out STD_LOGIC;
    BRS_EN_BTR_D1 : out STD_LOGIC;
    BRSD_P_ERR_1TQ_FD : out STD_LOGIC;
    BTL_TRNSMT_EN_FD1 : out STD_LOGIC;
    BTL_SAMP_EN_FD2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_n_btr_ts2_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRS_L_SP_FE_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BTL_COUNTER_I17_carry_i_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i__carry__0_i_2__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i__carry_i_3__6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRS_L_SP_FE_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRS_L_SP_FE_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    HSYNC_OCCR_D_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CAN_PHY_TX_LP_reg_0 : out STD_LOGIC;
    SSP_RCVD_RXBIT : out STD_LOGIC;
    SSP_BTL_TXBIT_I : out STD_LOGIC;
    FBR_ERR_1TQ : out STD_LOGIC;
    BIS_HSYNC_FLG_I_reg_0 : out STD_LOGIC;
    BTL_RXBIT_I_reg_0 : out STD_LOGIC;
    RSYNC_FLG_I : out STD_LOGIC;
    HSYNC_FLG_I_reg_0 : out STD_LOGIC;
    BSP_TXBIT_FD_reg_0 : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2_reg_0 : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_reg_0 : out STD_LOGIC;
    \MEM_reg[3]\ : out STD_LOGIC;
    TXE_TXING_reg : out STD_LOGIC;
    RSYNC_OCCR_D_reg_0 : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \arststages_ff_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]_2\ : out STD_LOGIC;
    TXE_TXING_reg_0 : out STD_LOGIC;
    HSYNC_FLG_I0 : out STD_LOGIC;
    CAN_PHY_RX_D_reg_0 : out STD_LOGIC;
    HSYNC_OCCR_D_reg_1 : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD1_reg_0 : out STD_LOGIC;
    \PIPELINED_BITS_reg[1]\ : out STD_LOGIC;
    \PIPELINED_BITS_reg[0]\ : out STD_LOGIC;
    \ic_reg_f_brpr_cdc_tig_reg[5]\ : out STD_LOGIC;
    \ic_reg_n_brpr_cdc_tig_reg[5]\ : out STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_2 : out STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CAN_PHY_TX_POS_FLOP_X27 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    BTL_RXBIT_I_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_RXBIT_I_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_RXBIT_I_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_RXBIT_I_reg_4 : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg_2 : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg_3 : out STD_LOGIC;
    BTL_RXBIT_I_reg_5 : out STD_LOGIC;
    \ic_reg_f_btr_sjw_cdc_tig_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ERR_TXBERR_I_FD_SSP_EN_1_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXING_BRS_EN_BTR_D1_reg : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    FAST_TRANSMT_PT_D1_reg : in STD_LOGIC;
    BTL_TRNSMT_EN_FD1_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_BTL_HSYNC_EN : in STD_LOGIC;
    BRS_EN_BTR : in STD_LOGIC;
    BRSD_P_ERR_1TQ : in STD_LOGIC;
    SSP_EN : in STD_LOGIC;
    can_clk_x2 : in STD_LOGIC;
    BTL_TRNSMT_EN_I1 : in STD_LOGIC;
    TDC_TRIG_COND : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry_i_2__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry_i_2__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BTL_COUNTER_I_REG[8]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BTL_SAMP_EN_D1_X2_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FAST_TRANSMT_PT_D1_i_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FAST_TRANSMT_PT_D1_i_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \BTL_COUNTER_I_REG[5]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG[5]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FAST_TRANSMT_PT_D1_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BTL_TRNSMT_EN_FD1_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BTL_TRNSMT_EN_FD1_i_2_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BTL_TRNSMT_EN_FD1_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \BTL_COUNTER_I16_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \BTL_COUNTER_I16_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BTL_COUNTER_I_REG[5]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG[5]_i_6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I15_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BTL_COUNTER_I15_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BTL_COUNTER_I_REG[8]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RSYNC_FLG_I_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CAN_PHY_TX_LP_reg_1 : in STD_LOGIC;
    SSP_RCVD_RXBIT_reg : in STD_LOGIC;
    SSP_BTL_TXBIT_I_reg : in STD_LOGIC;
    FBR_ERR_1TQ_reg_0 : in STD_LOGIC;
    BIS_HSYNC_FLG_I_reg_1 : in STD_LOGIC;
    BTL_RXBIT_I_reg_6 : in STD_LOGIC;
    RSYNC_FLG_I_reg_1 : in STD_LOGIC;
    HSYNC_FLG_I_reg_1 : in STD_LOGIC;
    BSP_TXBIT_FD_reg_1 : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2_reg_1 : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_reg_1 : in STD_LOGIC;
    FIRST_FAST_TRANSMT_PT_FLG_reg : in STD_LOGIC;
    CANCEL_CONFIRMED_TL2OL_I_reg : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \RXE_COUNTER_I_reg[0]\ : in STD_LOGIC;
    \TDC_COUNTER_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BTL_COUNTER_I17_carry_i_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_COUNTER_I17_carry_i_7_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_COUNTER_I17_carry_i_7_2 : in STD_LOGIC;
    BTL_COUNTER_I17_carry_i_4_0 : in STD_LOGIC;
    BTL_COUNTER_I17_carry_i_4_1 : in STD_LOGIC;
    BTL_COUNTER_I17_carry_i_7_3 : in STD_LOGIC;
    CAN_PHY_TX_INT_reg_0 : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2 : in STD_LOGIC;
    RSYNC_FLG_I_reg_2 : in STD_LOGIC;
    IFF5_EN_FS2 : in STD_LOGIC;
    HSYNC_FLG_I_reg_2 : in STD_LOGIC;
    \BIS_COUNTER_I_reg[3]\ : in STD_LOGIC;
    CAN_PHY_TX_LP_i_2 : in STD_LOGIC;
    CAN_PHY_RX_I : in STD_LOGIC;
    hsyn_occured_new_flag_reg_0 : in STD_LOGIC;
    \TDC_COUNTER_reg[6]_0\ : in STD_LOGIC;
    \TDC_COUNTER_reg[6]_1\ : in STD_LOGIC;
    CAN_PHY_RX_I_NEG_FLOP : in STD_LOGIC;
    CAN_PHY_TX_LP_i_6_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CAN_PHY_TX_LP_i_7_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\ : in STD_LOGIC;
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_1\ : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X26_carry_i_3 : in STD_LOGIC;
    BTL_COUNTER_I16_carry_0 : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[0]_0\ : in STD_LOGIC;
    BTL_COUNTER_I16_carry_i_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CRC_CRCWORD_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BIS_HSYNC_FLG_I_D1 : in STD_LOGIC;
    \RXE_COUNTER_I_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state[0]_i_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i__carry_i_2__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i__carry__0_i_2__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SSP_COUNT_DOWN_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PIPELINED_BITS_reg[0]_0\ : in STD_LOGIC;
    \RD_PTR_reg[1]\ : in STD_LOGIC;
    ERR_TXBERR_I_FD_SSP_EN_1_reg_0 : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    BTL_COUNTER_I17_carry_i_7_4 : in STD_LOGIC;
    BTL_COUNTER_I17_carry_i_4_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl is
  signal \^bis_hsync_flg_i_reg_0\ : STD_LOGIC;
  signal \^brsd_p_err_1tq_fd\ : STD_LOGIC;
  signal \^brsd_p_err_1tq_fd_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^brs_en_btr_d1\ : STD_LOGIC;
  signal \^brs_l_sp_fe_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^brs_l_sp_fe_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BTL_COUNTER_I15_carry_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_n_1 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_n_3 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_i_4_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_n_1 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_n_3 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_11_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_12_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_13_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_14_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_15_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_16_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_18_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_20_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_21_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_22_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_23_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_24_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_25_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_26_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_27_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_4_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_4_n_1 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_4_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_4_n_3 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_7_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_7_n_1 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_7_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_7_n_3 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_n_3 : STD_LOGIC;
  signal \^btl_counter_i_reg_reg[8]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BTL_COUNTER_I_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \BTL_NTQ_I0_carry__0_n_1\ : STD_LOGIC;
  signal \BTL_NTQ_I0_carry__0_n_2\ : STD_LOGIC;
  signal \BTL_NTQ_I0_carry__0_n_3\ : STD_LOGIC;
  signal \BTL_NTQ_I0_carry__0_n_5\ : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_0 : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_1 : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_2 : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_3 : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_5 : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_6 : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_7 : STD_LOGIC;
  signal \^btl_rxbit_i_reg_0\ : STD_LOGIC;
  signal BTL_SAMP_EN_D1_X2 : STD_LOGIC;
  signal \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal BTL_SAMP_EN_D2_X2 : STD_LOGIC;
  signal \^btl_trnsmt_en_fd1\ : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_n_1 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_n_2 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_n_3 : STD_LOGIC;
  signal \^can_phy_rx_d\ : STD_LOGIC;
  signal CAN_PHY_TX_INT_i_1_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_INT_i_2_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_INT_reg_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_11_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_12_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_9_n_0 : STD_LOGIC;
  signal \^can_phy_tx_lp_reg_0\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_n_1 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_n_2 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_n_3 : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \^can_phy_tx_pos_flop_x27\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal CNTR_EQ_SAMP_I : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HSYNC_FLG_I_i_4_n_0 : STD_LOGIC;
  signal \^hsync_flg_i_reg_0\ : STD_LOGIC;
  signal HSYNC_OCCR : STD_LOGIC;
  signal HSYNC_OCCR_D : STD_LOGIC;
  signal \^hsync_occr_d_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hsync_occr_d_reg_1\ : STD_LOGIC;
  signal HSYNC_OCCR_D_reg_n_0 : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rsync_flg_i\ : STD_LOGIC;
  signal RSYNC_FLG_I_i_5_n_0 : STD_LOGIC;
  signal RSYNC_OCCR_D : STD_LOGIC;
  signal \^rsync_occr_d_reg_0\ : STD_LOGIC;
  signal RSYNC_OCCR_D_reg_n_0 : STD_LOGIC;
  signal RXE_BTL_HSYNC_FD1 : STD_LOGIC;
  signal \SM_REG_I[5]_i_3_n_0\ : STD_LOGIC;
  signal \SM_REG_I[5]_i_4_n_0\ : STD_LOGIC;
  signal SSP_EN_D1 : STD_LOGIC;
  signal TDC_TRIG_COND_D1 : STD_LOGIC;
  signal hsyn_occured_new_flag : STD_LOGIC;
  signal hsyn_occured_new_flag_i_1_n_0 : STD_LOGIC;
  signal hsyn_occured_new_flag_i_2_n_0 : STD_LOGIC;
  signal \^i__carry_i_3__6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tdc_n_19 : STD_LOGIC;
  signal tdc_n_21 : STD_LOGIC;
  signal tdc_n_23 : STD_LOGIC;
  signal tdc_n_24 : STD_LOGIC;
  signal tdc_n_25 : STD_LOGIC;
  signal NLW_BTL_COUNTER_I15_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BTL_COUNTER_I15_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BTL_COUNTER_I15_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_COUNTER_I16_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BTL_COUNTER_I16_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BTL_COUNTER_I16_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_COUNTER_I17_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_BTL_COUNTER_I17_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_COUNTER_I17_carry_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_COUNTER_I17_carry_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_TRNSMT_EN_FD13_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_CAN_PHY_TX_POS_FLOP_X26_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[3]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[3]_i_5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of CANCEL_CONFIRMED_TL2OL_I_i_2 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of ERR_ACKERRPASS_I_i_4 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of HSYNC_FLG_I_i_4 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of RSYNC_OCCR_D_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_10\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SM_REG_I[5]_i_4\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \state[0]_i_27\ : label is "soft_lutpair277";
begin
  BIS_HSYNC_FLG_I_reg_0 <= \^bis_hsync_flg_i_reg_0\;
  BRSD_P_ERR_1TQ_FD <= \^brsd_p_err_1tq_fd\;
  BRSD_P_ERR_1TQ_FD_reg_1(0) <= \^brsd_p_err_1tq_fd_reg_1\(0);
  BRS_EN_BTR_D1 <= \^brs_en_btr_d1\;
  BRS_L_SP_FE_reg_0(0) <= \^brs_l_sp_fe_reg_0\(0);
  BRS_L_SP_FE_reg_1(0) <= \^brs_l_sp_fe_reg_1\(0);
  \BTL_COUNTER_I_REG_reg[8]_0\(7 downto 0) <= \^btl_counter_i_reg_reg[8]_0\(7 downto 0);
  BTL_RXBIT_I_reg_0 <= \^btl_rxbit_i_reg_0\;
  BTL_TRNSMT_EN_FD1 <= \^btl_trnsmt_en_fd1\;
  CAN_PHY_RX_D <= \^can_phy_rx_d\;
  CAN_PHY_TX_LP_reg_0 <= \^can_phy_tx_lp_reg_0\;
  CAN_PHY_TX_POS_FLOP_X27(8 downto 0) <= \^can_phy_tx_pos_flop_x27\(8 downto 0);
  E(0) <= \^e\(0);
  HSYNC_FLG_I_reg_0 <= \^hsync_flg_i_reg_0\;
  HSYNC_OCCR_D_reg_0(0) <= \^hsync_occr_d_reg_0\(0);
  HSYNC_OCCR_D_reg_1 <= \^hsync_occr_d_reg_1\;
  O(2 downto 0) <= \^o\(2 downto 0);
  RSYNC_FLG_I <= \^rsync_flg_i\;
  RSYNC_OCCR_D_reg_0 <= \^rsync_occr_d_reg_0\;
  \i__carry_i_3__6\(0) <= \^i__carry_i_3__6\(0);
  \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0) <= \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0);
\BIS_COUNTER_I[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^btl_rxbit_i_reg_0\,
      I2 => \BIS_COUNTER_I_reg[3]\,
      O => BTL_SAMP_EN_D1_reg_1(0)
    );
\BIS_COUNTER_I[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FFF4F"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => \^e\(0),
      I2 => dest_arst,
      I3 => BIS_HSYNC_FLG_I_D1,
      I4 => \^bis_hsync_flg_i_reg_0\,
      O => BTL_RXBIT_I_reg_4
    );
BIS_HSYNC_FLG_I_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => BIS_HSYNC_FLG_I_reg_1,
      Q => \^bis_hsync_flg_i_reg_0\,
      S => SR(0)
    );
BRSD_P_ERR_1TQ_FD_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => BRSD_P_ERR_1TQ,
      Q => \^brsd_p_err_1tq_fd\,
      R => SR(0)
    );
BRS_EN_BTR_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => BRS_EN_BTR,
      Q => \^brs_en_btr_d1\,
      R => SR(0)
    );
BSP_TXBIT_FD_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_TXBIT_FD_reg_1,
      Q => BSP_TXBIT_FD_reg_0,
      S => SR(0)
    );
BTL_COUNTER_I15_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BTL_COUNTER_I15_carry_n_0,
      CO(2) => BTL_COUNTER_I15_carry_n_1,
      CO(1) => BTL_COUNTER_I15_carry_n_2,
      CO(0) => BTL_COUNTER_I15_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \BTL_COUNTER_I15_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_BTL_COUNTER_I15_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \BTL_COUNTER_I15_carry__0_1\(3 downto 0)
    );
\BTL_COUNTER_I15_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I15_carry_n_0,
      CO(3 downto 1) => \NLW_BTL_COUNTER_I15_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BRSD_P_ERR_1TQ_FD_reg_0(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BTL_COUNTER_I15_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \BTL_COUNTER_I_REG[8]_i_4_0\(0)
    );
BTL_COUNTER_I16_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BTL_COUNTER_I16_carry_n_0,
      CO(2) => BTL_COUNTER_I16_carry_n_1,
      CO(1) => BTL_COUNTER_I16_carry_n_2,
      CO(0) => BTL_COUNTER_I16_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \BTL_COUNTER_I16_carry__0_0\(2 downto 0),
      DI(0) => BTL_COUNTER_I16_carry_i_4_n_0,
      O(3 downto 0) => NLW_BTL_COUNTER_I16_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \BTL_COUNTER_I16_carry__0_1\(3 downto 0)
    );
\BTL_COUNTER_I16_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I16_carry_n_0,
      CO(3 downto 1) => \NLW_BTL_COUNTER_I16_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \BTL_COUNTER_I_REG[5]_i_6_1\(0),
      O(3 downto 0) => \NLW_BTL_COUNTER_I16_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \BTL_COUNTER_I_REG[5]_i_6_2\(0)
    );
BTL_COUNTER_I16_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8FCC8"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd\,
      I1 => BTL_COUNTER_I16_carry_0,
      I2 => tdc_n_25,
      I3 => \^brsd_p_err_1tq_fd_reg_1\(0),
      I4 => \BTL_COUNTER_I_REG_reg[0]_0\,
      O => BTL_COUNTER_I16_carry_i_4_n_0
    );
BTL_COUNTER_I17_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_BTL_COUNTER_I17_carry_CO_UNCONNECTED(3),
      CO(2) => BTL_COUNTER_I17_carry_i_3(0),
      CO(1) => BTL_COUNTER_I17_carry_n_2,
      CO(0) => BTL_COUNTER_I17_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_BTL_COUNTER_I17_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \BTL_COUNTER_I_REG[8]_i_4\(2 downto 0)
    );
BTL_COUNTER_I17_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(2),
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_11_n_0
    );
BTL_COUNTER_I17_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_n_5\,
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_12_n_0
    );
BTL_COUNTER_I17_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(1),
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_13_n_0
    );
BTL_COUNTER_I17_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_14_n_0
    );
BTL_COUNTER_I17_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => \^o\(2),
      I2 => BTL_COUNTER_I17_carry_i_4_0,
      O => BTL_COUNTER_I17_carry_i_15_n_0
    );
BTL_COUNTER_I17_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dest_arst,
      I1 => \BTL_NTQ_I0_carry__0_n_5\,
      I2 => BTL_COUNTER_I17_carry_i_4_2,
      O => BTL_COUNTER_I17_carry_i_16_n_0
    );
BTL_COUNTER_I17_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => \^o\(0),
      I2 => BTL_COUNTER_I17_carry_i_4_1,
      O => BTL_COUNTER_I17_carry_i_18_n_0
    );
BTL_COUNTER_I17_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0),
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_20_n_0
    );
BTL_COUNTER_I17_carry_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BTL_NTQ_I0_carry_n_5,
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_21_n_0
    );
BTL_COUNTER_I17_carry_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BTL_NTQ_I0_carry_n_6,
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_22_n_0
    );
BTL_COUNTER_I17_carry_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BTL_NTQ_I0_carry_n_7,
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_23_n_0
    );
BTL_COUNTER_I17_carry_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0),
      I2 => BTL_COUNTER_I17_carry_i_7_2,
      O => BTL_COUNTER_I17_carry_i_24_n_0
    );
BTL_COUNTER_I17_carry_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_NTQ_I0_carry_n_5,
      I2 => BTL_COUNTER_I17_carry_i_7_3,
      O => BTL_COUNTER_I17_carry_i_25_n_0
    );
BTL_COUNTER_I17_carry_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_NTQ_I0_carry_n_6,
      I2 => BTL_COUNTER_I17_carry_i_7_4,
      O => BTL_COUNTER_I17_carry_i_26_n_0
    );
BTL_COUNTER_I17_carry_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656AFFFF"
    )
        port map (
      I0 => BTL_NTQ_I0_carry_n_7,
      I1 => BTL_COUNTER_I17_carry_i_7_0(0),
      I2 => BRS_EN_BTR,
      I3 => BTL_COUNTER_I17_carry_i_7_1(0),
      I4 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_27_n_0
    );
BTL_COUNTER_I17_carry_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I17_carry_i_7_n_0,
      CO(3) => BTL_COUNTER_I17_carry_i_4_n_0,
      CO(2) => BTL_COUNTER_I17_carry_i_4_n_1,
      CO(1) => BTL_COUNTER_I17_carry_i_4_n_2,
      CO(0) => BTL_COUNTER_I17_carry_i_4_n_3,
      CYINIT => '0',
      DI(3) => BTL_COUNTER_I17_carry_i_11_n_0,
      DI(2) => BTL_COUNTER_I17_carry_i_12_n_0,
      DI(1) => BTL_COUNTER_I17_carry_i_13_n_0,
      DI(0) => BTL_COUNTER_I17_carry_i_14_n_0,
      O(3 downto 0) => \^can_phy_tx_pos_flop_x27\(7 downto 4),
      S(3) => BTL_COUNTER_I17_carry_i_15_n_0,
      S(2) => BTL_COUNTER_I17_carry_i_16_n_0,
      S(1) => \i__carry_i_2__5\(0),
      S(0) => BTL_COUNTER_I17_carry_i_18_n_0
    );
BTL_COUNTER_I17_carry_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I17_carry_i_4_n_0,
      CO(3 downto 0) => NLW_BTL_COUNTER_I17_carry_i_5_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_BTL_COUNTER_I17_carry_i_5_O_UNCONNECTED(3 downto 1),
      O(0) => \^can_phy_tx_pos_flop_x27\(8),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__0_i_2__1_0\(0)
    );
BTL_COUNTER_I17_carry_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BTL_COUNTER_I17_carry_i_7_n_0,
      CO(2) => BTL_COUNTER_I17_carry_i_7_n_1,
      CO(1) => BTL_COUNTER_I17_carry_i_7_n_2,
      CO(0) => BTL_COUNTER_I17_carry_i_7_n_3,
      CYINIT => '1',
      DI(3) => BTL_COUNTER_I17_carry_i_20_n_0,
      DI(2) => BTL_COUNTER_I17_carry_i_21_n_0,
      DI(1) => BTL_COUNTER_I17_carry_i_22_n_0,
      DI(0) => BTL_COUNTER_I17_carry_i_23_n_0,
      O(3 downto 0) => \^can_phy_tx_pos_flop_x27\(3 downto 0),
      S(3) => BTL_COUNTER_I17_carry_i_24_n_0,
      S(2) => BTL_COUNTER_I17_carry_i_25_n_0,
      S(1) => BTL_COUNTER_I17_carry_i_26_n_0,
      S(0) => BTL_COUNTER_I17_carry_i_27_n_0
    );
\BTL_COUNTER_I_REG[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95AAAA"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg_1\(0),
      I1 => BTL_COUNTER_I17_carry_i_7_0(0),
      I2 => BRS_EN_BTR,
      I3 => BTL_COUNTER_I17_carry_i_7_1(0),
      I4 => dest_arst,
      O => \ic_reg_f_btr_sjw_cdc_tig_reg[3]\(0)
    );
\BTL_COUNTER_I_REG[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95999555"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg_1\(0),
      I1 => dest_arst,
      I2 => BTL_COUNTER_I17_carry_i_7_0(0),
      I3 => BRS_EN_BTR,
      I4 => BTL_COUNTER_I17_carry_i_7_1(0),
      O => \arststages_ff_reg[1]_1\(0)
    );
\BTL_COUNTER_I_REG[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55557555"
    )
        port map (
      I0 => \^hsync_occr_d_reg_1\,
      I1 => D(0),
      I2 => \^can_phy_rx_d\,
      I3 => \^bis_hsync_flg_i_reg_0\,
      I4 => \BIS_COUNTER_I_reg[3]\,
      O => CAN_PHY_RX_D_reg_0
    );
\BTL_COUNTER_I_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG_reg[8]_1\(0),
      Q => \BTL_COUNTER_I_REG_reg_n_0_[0]\,
      R => SR(0)
    );
\BTL_COUNTER_I_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG_reg[8]_1\(1),
      Q => \^btl_counter_i_reg_reg[8]_0\(0),
      R => SR(1)
    );
\BTL_COUNTER_I_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG_reg[8]_1\(2),
      Q => \^btl_counter_i_reg_reg[8]_0\(1),
      R => SR(1)
    );
\BTL_COUNTER_I_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG_reg[8]_1\(3),
      Q => \^btl_counter_i_reg_reg[8]_0\(2),
      R => SR(1)
    );
\BTL_COUNTER_I_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG_reg[8]_1\(4),
      Q => \^btl_counter_i_reg_reg[8]_0\(3),
      R => SR(1)
    );
\BTL_COUNTER_I_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG_reg[8]_1\(5),
      Q => \^btl_counter_i_reg_reg[8]_0\(4),
      R => SR(1)
    );
\BTL_COUNTER_I_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG_reg[8]_1\(6),
      Q => \^btl_counter_i_reg_reg[8]_0\(5),
      R => SR(1)
    );
\BTL_COUNTER_I_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG_reg[8]_1\(7),
      Q => \^btl_counter_i_reg_reg[8]_0\(6),
      R => SR(1)
    );
\BTL_COUNTER_I_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG_reg[8]_1\(8),
      Q => \^btl_counter_i_reg_reg[8]_0\(7),
      R => SR(1)
    );
BTL_NTQ_I0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BTL_NTQ_I0_carry_n_0,
      CO(2) => BTL_NTQ_I0_carry_n_1,
      CO(1) => BTL_NTQ_I0_carry_n_2,
      CO(0) => BTL_NTQ_I0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0),
      O(2) => BTL_NTQ_I0_carry_n_5,
      O(1) => BTL_NTQ_I0_carry_n_6,
      O(0) => BTL_NTQ_I0_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\BTL_NTQ_I0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_NTQ_I0_carry_n_0,
      CO(3) => BRS_L_SP_FE_reg(0),
      CO(2) => \BTL_NTQ_I0_carry__0_n_1\,
      CO(1) => \BTL_NTQ_I0_carry__0_n_2\,
      CO(0) => \BTL_NTQ_I0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i__carry_i_2__3\(3 downto 0),
      O(3) => \^o\(2),
      O(2) => \BTL_NTQ_I0_carry__0_n_5\,
      O(1 downto 0) => \^o\(1 downto 0),
      S(3 downto 0) => \i__carry_i_2__3_0\(3 downto 0)
    );
BTL_RXBIT_I_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => BTL_RXBIT_I_reg_6,
      Q => \^btl_rxbit_i_reg_0\,
      S => SR(0)
    );
\BTL_SAMP_EN_D1_X22_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => CNTR_EQ_SAMP_I,
      CO(1) => \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_2\,
      CO(0) => \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => BTL_SAMP_EN_D1_X2_reg_0(2 downto 0)
    );
BTL_SAMP_EN_D1_X2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => \^hsync_occr_d_reg_0\(0),
      Q => BTL_SAMP_EN_D1_X2,
      R => SR(0)
    );
BTL_SAMP_EN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^hsync_occr_d_reg_0\(0),
      Q => \^e\(0),
      R => SR(0)
    );
BTL_SAMP_EN_D2_X2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => BTL_SAMP_EN_D1_X2,
      Q => BTL_SAMP_EN_D2_X2,
      R => SR(0)
    );
BTL_SAMP_EN_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^e\(0),
      Q => BTL_SAMP_EN_FD2,
      R => SR(0)
    );
BTL_TRNSMT_EN_FD13_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arststages_ff_reg[1]\(0),
      CO(2) => BTL_TRNSMT_EN_FD13_carry_n_1,
      CO(1) => BTL_TRNSMT_EN_FD13_carry_n_2,
      CO(0) => BTL_TRNSMT_EN_FD13_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_BTL_TRNSMT_EN_FD13_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '1',
      S(2 downto 0) => BTL_TRNSMT_EN_FD1_reg_2(2 downto 0)
    );
BTL_TRNSMT_EN_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => BTL_TRNSMT_EN_I1,
      Q => \^btl_trnsmt_en_fd1\,
      R => SR(0)
    );
CANCEL_CONFIRMED_TL2OL_I_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \^hsync_occr_d_reg_0\(0),
      I1 => FIRST_FAST_TRANSMT_PT_FLG_reg,
      I2 => \^e\(0),
      I3 => CANCEL_CONFIRMED_TL2OL_I_reg,
      O => TXE_TXING_reg
    );
CAN_PHY_RX_D_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => D(0),
      Q => \^can_phy_rx_d\,
      S => SR(0)
    );
CAN_PHY_TX_INT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBBB"
    )
        port map (
      I0 => CAN_PHY_TX_INT_i_2_n_0,
      I1 => dest_arst,
      I2 => CAN_PHY_TX_INT_reg_0,
      I3 => CAN_PHY_TX_POS_FLOP_X2,
      I4 => CAN_PHY_TX_INT_reg_n_0,
      O => CAN_PHY_TX_INT_i_1_n_0
    );
CAN_PHY_TX_INT_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => BTL_SAMP_EN_D1_X2,
      I1 => BTL_TRNSMT_EN_FD1_reg_1,
      I2 => BTL_SAMP_EN_D2_X2,
      O => CAN_PHY_TX_INT_i_2_n_0
    );
CAN_PHY_TX_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => CAN_PHY_TX_INT_i_1_n_0,
      Q => CAN_PHY_TX_INT_reg_n_0,
      R => '0'
    );
CAN_PHY_TX_LP_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_6_0(4),
      I1 => CAN_PHY_TX_LP_i_6_0(3),
      I2 => CAN_PHY_TX_LP_i_6_0(6),
      I3 => CAN_PHY_TX_LP_i_6_0(5),
      O => CAN_PHY_TX_LP_i_11_n_0
    );
CAN_PHY_TX_LP_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_7_0(4),
      I1 => CAN_PHY_TX_LP_i_7_0(3),
      I2 => CAN_PHY_TX_LP_i_7_0(6),
      I3 => CAN_PHY_TX_LP_i_7_0(5),
      O => CAN_PHY_TX_LP_i_12_n_0
    );
CAN_PHY_TX_LP_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404055555555"
    )
        port map (
      I0 => \^btl_trnsmt_en_fd1\,
      I1 => \^hsync_occr_d_reg_1\,
      I2 => \^rsync_occr_d_reg_0\,
      I3 => CAN_PHY_TX_LP_i_9_n_0,
      I4 => CAN_PHY_TX_LP_i_2,
      I5 => \^i__carry_i_3__6\(0),
      O => BTL_TRNSMT_EN_FD1_reg_0
    );
CAN_PHY_TX_LP_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_6_0(2),
      I1 => CAN_PHY_TX_LP_i_6_0(1),
      I2 => CAN_PHY_TX_LP_i_6_0(0),
      I3 => CAN_PHY_TX_LP_i_11_n_0,
      O => \ic_reg_f_brpr_cdc_tig_reg[5]\
    );
CAN_PHY_TX_LP_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_7_0(2),
      I1 => CAN_PHY_TX_LP_i_7_0(1),
      I2 => CAN_PHY_TX_LP_i_7_0(0),
      I3 => CAN_PHY_TX_LP_i_12_n_0,
      O => \ic_reg_n_brpr_cdc_tig_reg[5]\
    );
CAN_PHY_TX_LP_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^brs_l_sp_fe_reg_0\(0),
      I1 => \^brs_l_sp_fe_reg_1\(0),
      O => CAN_PHY_TX_LP_i_9_n_0
    );
CAN_PHY_TX_LP_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => CAN_PHY_TX_LP_reg_1,
      Q => \^can_phy_tx_lp_reg_0\,
      S => SR(0)
    );
\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \arststages_ff_reg[1]_0\(0),
      CO(1) => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 1) => RSYNC_FLG_I_reg_0(1 downto 0),
      S(0) => tdc_n_19
    );
CAN_PHY_TX_POS_FLOP_X26_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CAN_PHY_TX_POS_FLOP_X26_carry_n_0,
      CO(2) => CAN_PHY_TX_POS_FLOP_X26_carry_n_1,
      CO(1) => CAN_PHY_TX_POS_FLOP_X26_carry_n_2,
      CO(0) => CAN_PHY_TX_POS_FLOP_X26_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\(2 downto 0),
      DI(0) => tdc_n_24,
      O(3 downto 0) => NLW_CAN_PHY_TX_POS_FLOP_X26_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(3 downto 0)
    );
\CAN_PHY_TX_POS_FLOP_X26_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CAN_PHY_TX_POS_FLOP_X26_carry_n_0,
      CO(3 downto 1) => \NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_2\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => FAST_TRANSMT_PT_D1_i_3(0),
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => FAST_TRANSMT_PT_D1_i_3_0(0)
    );
\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_0\,
      CO(2) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_1\,
      CO(1) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0\(2 downto 0),
      DI(0) => tdc_n_23,
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_1\(2 downto 0),
      S(0) => tdc_n_21
    );
\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i__carry__0_i_2__1\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \BTL_COUNTER_I_REG[5]_i_6\(0),
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \BTL_COUNTER_I_REG[5]_i_6_0\(0)
    );
\CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^i__carry_i_3__6\(0),
      CO(2) => \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_1\,
      CO(1) => \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '1',
      S(2 downto 0) => FAST_TRANSMT_PT_D1_i_2(2 downto 0)
    );
\CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \^brs_l_sp_fe_reg_1\(0),
      CO(1) => \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => BTL_TRNSMT_EN_FD1_i_2_0(2 downto 0)
    );
\CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \^brs_l_sp_fe_reg_0\(0),
      CO(1) => \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => BTL_TRNSMT_EN_FD1_i_2(2 downto 0)
    );
CAN_PHY_TX_POS_FLOP_X2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => CAN_PHY_TX_POS_FLOP_X2_reg_1,
      Q => CAN_PHY_TX_POS_FLOP_X2_reg_0,
      R => '0'
    );
CAN_PHY_TX_POS_FLOP_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CAN_PHY_TX_POS_FLOP_reg_1,
      Q => CAN_PHY_TX_POS_FLOP_reg_0,
      R => '0'
    );
\CRC_CRCWORD_I1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => \CRC_CRCWORD_I1_reg[0]\(0),
      O => BTL_RXBIT_I_reg_1(0)
    );
ERR_ACKERRPASS_I_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^btl_rxbit_i_reg_0\,
      O => BTL_SAMP_EN_D1_reg_2
    );
FBR_ERR_1TQ_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => FBR_ERR_1TQ_reg_0,
      Q => FBR_ERR_1TQ,
      R => '0'
    );
HSYNC_FLG_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040FF4040"
    )
        port map (
      I0 => IFF5_EN_FS2,
      I1 => hsyn_occured_new_flag,
      I2 => HSYNC_FLG_I_i_4_n_0,
      I3 => HSYNC_FLG_I_reg_2,
      I4 => BTL_TRNSMT_EN_FD1_reg_1,
      I5 => RXE_BTL_HSYNC_FD1,
      O => HSYNC_FLG_I0
    );
HSYNC_FLG_I_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => \^e\(0),
      O => HSYNC_FLG_I_i_4_n_0
    );
HSYNC_FLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => HSYNC_FLG_I_reg_1,
      Q => \^hsync_flg_i_reg_0\,
      R => SR(0)
    );
HSYNC_OCCR_D_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => D(0),
      I1 => CAN_PHY_TX_INT_reg_n_0,
      I2 => \^btl_rxbit_i_reg_0\,
      I3 => \^hsync_flg_i_reg_0\,
      I4 => HSYNC_OCCR_D_reg_n_0,
      O => HSYNC_OCCR_D
    );
HSYNC_OCCR_D_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => HSYNC_OCCR_D,
      Q => HSYNC_OCCR_D_reg_n_0,
      R => SR(0)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[0]\(0),
      O => BTL_RXBIT_I_reg_2(0)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]\(0),
      O => BTL_RXBIT_I_reg_3(0)
    );
RSYNC_FLG_I_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF77F7"
    )
        port map (
      I0 => CNTR_EQ_SAMP_I,
      I1 => BTL_TRNSMT_EN_FD1_reg_1,
      I2 => \^rsync_flg_i\,
      I3 => hsyn_occured_new_flag_i_2_n_0,
      I4 => RSYNC_OCCR_D_reg_n_0,
      O => RSYNC_FLG_I_i_5_n_0
    );
RSYNC_FLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RSYNC_FLG_I_reg_1,
      Q => \^rsync_flg_i\,
      R => '0'
    );
RSYNC_OCCR_D_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => D(0),
      I1 => CAN_PHY_TX_INT_reg_n_0,
      I2 => \^btl_rxbit_i_reg_0\,
      I3 => \^rsync_flg_i\,
      I4 => RSYNC_OCCR_D_reg_n_0,
      O => RSYNC_OCCR_D
    );
RSYNC_OCCR_D_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => RSYNC_OCCR_D,
      Q => RSYNC_OCCR_D_reg_n_0,
      R => SR(0)
    );
RXE_BTL_HSYNC_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => RXE_BTL_HSYNC_EN,
      Q => RXE_BTL_HSYNC_FD1,
      R => SR(0)
    );
\RXE_COUNTER_I[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \RXE_COUNTER_I_reg[0]\,
      O => BTL_SAMP_EN_D1_reg_0
    );
\RXE_COUNTER_I[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \RXE_COUNTER_I_reg[8]\(0),
      O => BTL_SAMP_EN_D1_reg_3
    );
\SM_REG_I[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => HSYNC_OCCR,
      I1 => HSYNC_OCCR_D_reg_n_0,
      I2 => RSYNC_OCCR_D_reg_n_0,
      I3 => \SM_REG_I[5]_i_3_n_0\,
      I4 => BTL_TRNSMT_EN_FD1_reg_1,
      I5 => CNTR_EQ_SAMP_I,
      O => \^hsync_occr_d_reg_0\(0)
    );
\SM_REG_I[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000222222202"
    )
        port map (
      I0 => \^hsync_flg_i_reg_0\,
      I1 => \SM_REG_I[5]_i_4_n_0\,
      I2 => CAN_PHY_RX_I,
      I3 => hsyn_occured_new_flag_reg_0,
      I4 => SSP_EN,
      I5 => \^can_phy_tx_lp_reg_0\,
      O => HSYNC_OCCR
    );
\SM_REG_I[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000222222202"
    )
        port map (
      I0 => \^rsync_flg_i\,
      I1 => \SM_REG_I[5]_i_4_n_0\,
      I2 => CAN_PHY_RX_I,
      I3 => hsyn_occured_new_flag_reg_0,
      I4 => SSP_EN,
      I5 => \^can_phy_tx_lp_reg_0\,
      O => \SM_REG_I[5]_i_3_n_0\
    );
\SM_REG_I[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => CAN_PHY_TX_INT_reg_n_0,
      O => \SM_REG_I[5]_i_4_n_0\
    );
SSP_EN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SSP_EN,
      Q => SSP_EN_D1,
      R => SR(0)
    );
TDC_TRIG_COND_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TDC_TRIG_COND,
      Q => TDC_TRIG_COND_D1,
      R => SR(0)
    );
hsyn_occured_new_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55100000"
    )
        port map (
      I0 => \^e\(0),
      I1 => hsyn_occured_new_flag_i_2_n_0,
      I2 => \^hsync_flg_i_reg_0\,
      I3 => hsyn_occured_new_flag,
      I4 => dest_arst,
      O => hsyn_occured_new_flag_i_1_n_0
    );
hsyn_occured_new_flag_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFFFFFFFFF"
    )
        port map (
      I0 => \^can_phy_tx_lp_reg_0\,
      I1 => SSP_EN,
      I2 => hsyn_occured_new_flag_reg_0,
      I3 => CAN_PHY_RX_I,
      I4 => CAN_PHY_TX_INT_reg_n_0,
      I5 => \^btl_rxbit_i_reg_0\,
      O => hsyn_occured_new_flag_i_2_n_0
    );
hsyn_occured_new_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => hsyn_occured_new_flag_i_1_n_0,
      Q => hsyn_occured_new_flag,
      R => '0'
    );
\state[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => \state[0]_i_24\(0),
      O => BTL_RXBIT_I_reg_5
    );
tdc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc
     port map (
      BRSD_P_ERR_1TQ_FD_reg => BRSD_P_ERR_1TQ_FD_reg_2,
      BRSD_P_ERR_1TQ_FD_reg_0(0) => tdc_n_21,
      BRSD_P_ERR_1TQ_FD_reg_1 => \^brsd_p_err_1tq_fd_reg_1\(0),
      BRSD_P_ERR_1TQ_FD_reg_2(0) => tdc_n_24,
      BRS_EN_BTR => BRS_EN_BTR,
      BTL_COUNTER_I16_carry_i_4(0) => BTL_COUNTER_I16_carry_i_4_0(0),
      \BTL_COUNTER_I_REG[5]_i_6\ => RSYNC_OCCR_D_reg_n_0,
      \BTL_COUNTER_I_REG_reg[0]\ => \^brsd_p_err_1tq_fd\,
      \BTL_COUNTER_I_REG_reg[0]_0\ => \^brs_en_btr_d1\,
      \BTL_COUNTER_I_REG_reg[0]_1\ => \BTL_COUNTER_I_REG_reg[0]_0\,
      \BTL_COUNTER_I_REG_reg[1]\ => tdc_n_25,
      CAN_PHY_RX_I_NEG_FLOP => CAN_PHY_RX_I_NEG_FLOP,
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(2) => BTL_NTQ_I0_carry_n_5,
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(1) => BTL_NTQ_I0_carry_n_6,
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(0) => BTL_NTQ_I0_carry_n_7,
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\ => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\,
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_1\ => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_1\,
      CAN_PHY_TX_POS_FLOP_X26_carry => BTL_COUNTER_I16_carry_0,
      CAN_PHY_TX_POS_FLOP_X26_carry_i_3 => CAN_PHY_TX_POS_FLOP_X26_carry_i_3,
      CAN_PHY_TX_POS_FLOP_X26_carry_i_3_0(2) => \^btl_counter_i_reg_reg[8]_0\(2),
      CAN_PHY_TX_POS_FLOP_X26_carry_i_3_0(1) => \^btl_counter_i_reg_reg[8]_0\(0),
      CAN_PHY_TX_POS_FLOP_X26_carry_i_3_0(0) => \BTL_COUNTER_I_REG_reg_n_0_[0]\,
      CAN_PHY_TX_POS_FLOP_X27(1 downto 0) => \^can_phy_tx_pos_flop_x27\(1 downto 0),
      D(0) => D(0),
      DI(0) => tdc_n_23,
      ERR_TXBERR_I_FD_SSP_EN_1_reg_0 => ERR_TXBERR_I_FD_SSP_EN_1_reg,
      ERR_TXBERR_I_FD_SSP_EN_1_reg_1 => ERR_TXBERR_I_FD_SSP_EN_1_reg_0,
      FAST_TRANSMT_PT_D1_reg_0 => FAST_TRANSMT_PT_D1_reg,
      FIRST_FAST_TRANSMT_PT_FLG_reg_0 => FIRST_FAST_TRANSMT_PT_FLG_reg,
      HSYNC_FLG_I_reg => CAN_PHY_TX_INT_reg_n_0,
      HSYNC_FLG_I_reg_0 => \^btl_rxbit_i_reg_0\,
      HSYNC_FLG_I_reg_1 => \^hsync_flg_i_reg_0\,
      HSYNC_FLG_I_reg_2 => HSYNC_OCCR_D_reg_n_0,
      HSYNC_OCCR_D_reg => \^hsync_occr_d_reg_1\,
      \MEM_reg[0]_0\ => \^can_phy_tx_lp_reg_0\,
      \MEM_reg[3]_0\ => \MEM_reg[3]\,
      O(0) => \BTL_NTQ_I0_carry__0_n_5\,
      \PIPELINED_BITS_reg[0]_0\ => \PIPELINED_BITS_reg[0]\,
      \PIPELINED_BITS_reg[0]_1\ => \PIPELINED_BITS_reg[0]_0\,
      \PIPELINED_BITS_reg[1]_0\ => \PIPELINED_BITS_reg[1]\,
      Q(6 downto 0) => Q(6 downto 0),
      \RD_PTR_reg[1]_0\ => \RD_PTR_reg[1]\,
      RSYNC_FLG_I_i_3_0 => \^rsync_flg_i\,
      RSYNC_FLG_I_i_3_1 => RSYNC_FLG_I_i_5_n_0,
      RSYNC_FLG_I_reg => RSYNC_FLG_I_reg_2,
      RSYNC_FLG_I_reg_0 => \^bis_hsync_flg_i_reg_0\,
      RSYNC_FLG_I_reg_1 => BTL_TRNSMT_EN_FD1_reg_1,
      RSYNC_OCCR_D_reg => \^rsync_occr_d_reg_0\,
      S(0) => tdc_n_19,
      SR(0) => SR(0),
      SSP_BTL_TXBIT_I => SSP_BTL_TXBIT_I,
      SSP_BTL_TXBIT_I_reg_0 => SSP_BTL_TXBIT_I_reg,
      \SSP_COUNT_DOWN_reg[6]_0\(0) => \SSP_COUNT_DOWN_reg[6]\(0),
      SSP_EN => SSP_EN,
      SSP_EN_D1 => SSP_EN_D1,
      SSP_RCVD_RXBIT => SSP_RCVD_RXBIT,
      SSP_RCVD_RXBIT_reg_0 => SSP_RCVD_RXBIT_reg,
      \TDC_COUNTER_reg[6]_0\(5 downto 0) => \TDC_COUNTER_reg[6]\(5 downto 0),
      \TDC_COUNTER_reg[6]_1\ => \TDC_COUNTER_reg[6]_0\,
      \TDC_COUNTER_reg[6]_2\ => \TDC_COUNTER_reg[6]_1\,
      TDC_SSP_SAMP_PT_D1 => TDC_SSP_SAMP_PT_D1,
      TDC_SSP_SAMP_PT_reg_0 => TDC_SSP_SAMP_PT_reg,
      TDC_TRIG_COND_D1 => TDC_TRIG_COND_D1,
      TXE_TXING_reg => TXE_TXING_reg_0,
      TXING_BRS_EN_BTR_D1 => TXING_BRS_EN_BTR_D1,
      TXING_BRS_EN_BTR_D1_reg_0 => TXING_BRS_EN_BTR_D1_reg,
      \WR_PTR_reg[1]_0\ => \^e\(0),
      \arststages_ff_reg[1]\ => \arststages_ff_reg[1]_2\,
      can_clk => can_clk,
      dest_arst => dest_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SM_FLAG_I : out STD_LOGIC;
    SM_FLAG_I_FSB : out STD_LOGIC;
    EMU_CTR_FLG_I : out STD_LOGIC;
    IC_SYNC_ECR_WEN : out STD_LOGIC;
    IC_REG_MSR_SNOOP_FS2_D1_reg : out STD_LOGIC;
    \EMU_REC_I_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EMU_TEC_I_reg[4]_0\ : out STD_LOGIC;
    \EMU_REC_I_reg[7]_1\ : out STD_LOGIC;
    \COUNTER_I_reg[0]_0\ : out STD_LOGIC;
    \CRC_CRCWORD_I1_reg[4]_0\ : out STD_LOGIC;
    \CRC_CRCWORD_I1_reg[14]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \CRC_CRCWORD_I1_reg[9]_0\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[1]\ : out STD_LOGIC;
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \RXE_COUNTER_I_reg[1]_0\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]\ : out STD_LOGIC;
    \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ISO_CRC.SBC_SEQ_REG_reg[3]_0\ : out STD_LOGIC;
    \CRC_CRCWORD_I1_reg[14]_1\ : out STD_LOGIC;
    SM_STUFFBIT_PD : out STD_LOGIC;
    \COUNTER_I_reg[1]_0\ : out STD_LOGIC;
    SM_FLAG_I_reg_0 : out STD_LOGIC;
    \SM_REG_I_reg[1]_0\ : out STD_LOGIC;
    \SM_REG_I_reg[1]_1\ : out STD_LOGIC;
    EMU_ERRWRN : out STD_LOGIC;
    EMU_STAT1 : out STD_LOGIC;
    \EMU_REC_I_reg[7]_2\ : out STD_LOGIC;
    \EMU_TEC_I_reg[5]_0\ : out STD_LOGIC;
    \EMU_OL_ECR_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    SM_FLAG_I_reg_1 : in STD_LOGIC;
    SM_FLAG_I_FSB_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EMU_REC_I_reg[7]_3\ : in STD_LOGIC;
    EMU_CTR_FLG_I0 : in STD_LOGIC;
    \EMU_OL_ECR_I_reg[0]_1\ : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \EMU_OL_ECR_I_reg[0]_2\ : in STD_LOGIC;
    EMU_REC_I20_carry_0 : in STD_LOGIC;
    \EMU_OL_ECR_I_reg[12]_0\ : in STD_LOGIC;
    \EMU_OL_ECR_I_reg[15]_0\ : in STD_LOGIC;
    \state[1]_i_5\ : in STD_LOGIC;
    \CRC_CRCWORD_I1_reg[0]_0\ : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_reg_i_19_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BSP_CRCERR_I_CANFD_FLG_i_4 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_9 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_36_0 : in STD_LOGIC;
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\ : in STD_LOGIC;
    EMU_REC_I20_carry_1 : in STD_LOGIC;
    EMU_REC_I20_carry_2 : in STD_LOGIC;
    \PREV_COUNTER_I_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNTER_I_reg[1]_1\ : in STD_LOGIC;
    CRC_CRCWORD_I1 : in STD_LOGIC;
    \CRC_CRCWORD_I1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EMU_OL_ECR_I_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om is
  signal BSP_CRCERR_I_CANFD_FLG_i_17_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_18_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_19_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_20_n_0 : STD_LOGIC;
  signal BSP_IC_STUFF_ERROR_I_i_3_n_0 : STD_LOGIC;
  signal COUNTER_I : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \COUNTER_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_I[1]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_I[1]_i_2_n_0\ : STD_LOGIC;
  signal \^counter_i_reg[0]_0\ : STD_LOGIC;
  signal \^counter_i_reg[1]_0\ : STD_LOGIC;
  signal CRC17_CRCWORD : STD_LOGIC_VECTOR ( 1 to 16 );
  signal CRC17_FD_CRCWORD_I : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal CRC21_CRCWORD : STD_LOGIC_VECTOR ( 6 to 20 );
  signal CRC21_FD_CRCWORD_I : STD_LOGIC_VECTOR ( 20 downto 3 );
  signal CRC_CRCWORD : STD_LOGIC_VECTOR ( 2 to 11 );
  signal CRC_CRCWORD_I : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \CRC_CRCWORD_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_CRCWORD_I1[14]_i_4_n_0\ : STD_LOGIC;
  signal \^crc_crcword_i1_reg[14]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^emu_ctr_flg_i\ : STD_LOGIC;
  signal EMU_CTR_FLG_I_i_1_n_0 : STD_LOGIC;
  signal \EMU_OL_ECR_I[0]_i_1_n_0\ : STD_LOGIC;
  signal EMU_OL_ECR_WEN_I_i_1_n_0 : STD_LOGIC;
  signal EMU_REC_I2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal EMU_REC_I20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EMU_REC_I20_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_n_1\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_n_2\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_n_3\ : STD_LOGIC;
  signal EMU_REC_I20_carry_i_1_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_i_2_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_i_3_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_i_4_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_i_5_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_n_1 : STD_LOGIC;
  signal EMU_REC_I20_carry_n_2 : STD_LOGIC;
  signal EMU_REC_I20_carry_n_3 : STD_LOGIC;
  signal \EMU_REC_I[7]_i_1_n_0\ : STD_LOGIC;
  signal \EMU_REC_I[7]_i_9_n_0\ : STD_LOGIC;
  signal \^emu_rec_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \EMU_REC_I_reg_n_0_[0]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[1]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[3]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[5]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[6]\ : STD_LOGIC;
  signal \^emu_stat1\ : STD_LOGIC;
  signal EMU_TEC_I2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal EMU_TEC_I2_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EMU_TEC_I2__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_n_1\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_n_2\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_n_3\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_n_1\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_n_2\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_n_3\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_n_1\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_n_2\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_n_3\ : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_1_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_2_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_3_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_4_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_5_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_n_1 : STD_LOGIC;
  signal EMU_TEC_I2_carry_n_2 : STD_LOGIC;
  signal EMU_TEC_I2_carry_n_3 : STD_LOGIC;
  signal EMU_TEC_I_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^emu_tec_i_reg[4]_0\ : STD_LOGIC;
  signal EMU_WR_ACK_FS2 : STD_LOGIC;
  signal EMU_WR_ACK_FS3 : STD_LOGIC;
  signal \^ic_sync_ecr_wen\ : STD_LOGIC;
  signal IC_SYNC_SR_ERRWRN_i_2_n_0 : STD_LOGIC;
  signal IC_SYNC_SR_ERRWRN_i_3_n_0 : STD_LOGIC;
  signal IC_SYNC_SR_ERRWRN_i_4_n_0 : STD_LOGIC;
  signal \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\ : STD_LOGIC;
  signal \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ISO_CRC.SBC[0]_i_1_n_0\ : STD_LOGIC;
  signal \ISO_CRC.SBC[0]_i_2_n_0\ : STD_LOGIC;
  signal \ISO_CRC.SBC[1]_i_1_n_0\ : STD_LOGIC;
  signal \ISO_CRC.SBC[2]_i_1_n_0\ : STD_LOGIC;
  signal \ISO_CRC.SBC_SEQ_CMB0\ : STD_LOGIC;
  signal \ISO_CRC.SBC_SEQ_CMB01_out\ : STD_LOGIC;
  signal \ISO_CRC.SBC_reg_n_0_[1]\ : STD_LOGIC;
  signal PREV_COUNTER_I : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXE_SREG_I[0]_i_4_n_0\ : STD_LOGIC;
  signal \RXE_SREG_I[0]_i_5_n_0\ : STD_LOGIC;
  signal SBC_SEQ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^sm_flag_i\ : STD_LOGIC;
  signal \^sm_flag_i_fsb\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[0]\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[3]\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[5]\ : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_36_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_37_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_49_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_50_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_56_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_57_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_reg_i_48_n_0 : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal \NLW_EMU_REC_I20_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EMU_TEC_I2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_EMU_TEC_I2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EMU_TEC_I2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BSP_IC_FRM_ERROR_I_i_4 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of BSP_IC_STUFF_ERROR_I_i_2 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \COUNTER_I[1]_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[10]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[14]_i_3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[7]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[8]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \EMU_REC_I[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \EMU_REC_I[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \EMU_REC_I[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \EMU_REC_I[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \EMU_REC_I[4]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \EMU_REC_I[5]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \EMU_REC_I[6]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \EMU_REC_I[7]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of IC_SYNC_SR_ERRWRN_i_3 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[11]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[13]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[14]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[3]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[6]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[11]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[13]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[20]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[3]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[4]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[7]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC[0]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC[0]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC_SEQ_REG[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC_SEQ_REG[2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of TXE_PASSTX_I_i_2 : label is "soft_lutpair290";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is "TRUE";
  attribute SOFT_HLUTNM of \state[0]_i_22\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \state[1]_i_12\ : label is "soft_lutpair290";
begin
  \COUNTER_I_reg[0]_0\ <= \^counter_i_reg[0]_0\;
  \COUNTER_I_reg[1]_0\ <= \^counter_i_reg[1]_0\;
  \CRC_CRCWORD_I1_reg[14]_0\(5 downto 0) <= \^crc_crcword_i1_reg[14]_0\(5 downto 0);
  EMU_CTR_FLG_I <= \^emu_ctr_flg_i\;
  \EMU_REC_I_reg[7]_0\(0) <= \^emu_rec_i_reg[7]_0\(0);
  EMU_STAT1 <= \^emu_stat1\;
  \EMU_TEC_I_reg[4]_0\ <= \^emu_tec_i_reg[4]_0\;
  IC_SYNC_ECR_WEN <= \^ic_sync_ecr_wen\;
  \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\(0) <= \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0);
  \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(5 downto 0) <= \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5 downto 0);
  Q(0) <= \^q\(0);
  SM_FLAG_I <= \^sm_flag_i\;
  SM_FLAG_I_FSB <= \^sm_flag_i_fsb\;
BSP_CRCERR_I_CANFD_FLG_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => CRC21_CRCWORD(16),
      I1 => CRC21_CRCWORD(14),
      I2 => CRC21_CRCWORD(15),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I5 => CRC21_CRCWORD(17),
      O => BSP_CRCERR_I_CANFD_FLG_i_17_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F503F5F"
    )
        port map (
      I0 => CRC21_CRCWORD(18),
      I1 => CRC21_CRCWORD(19),
      I2 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => CRC21_CRCWORD(20),
      O => BSP_CRCERR_I_CANFD_FLG_i_18_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => CRC21_CRCWORD(9),
      I1 => CRC21_CRCWORD(7),
      I2 => CRC21_CRCWORD(6),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I4 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I5 => CRC21_CRCWORD(8),
      O => BSP_CRCERR_I_CANFD_FLG_i_19_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => CRC21_CRCWORD(12),
      I1 => CRC21_CRCWORD(10),
      I2 => CRC21_CRCWORD(11),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I5 => CRC21_CRCWORD(13),
      O => BSP_CRCERR_I_CANFD_FLG_i_20_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500330F55FF330F"
    )
        port map (
      I0 => SBC_SEQ(3),
      I1 => SBC_SEQ(1),
      I2 => SBC_SEQ(0),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I5 => SBC_SEQ(2),
      O => \ISO_CRC.SBC_SEQ_REG_reg[3]_0\
    );
BSP_CRCERR_I_CANFD_FLG_reg_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => BSP_CRCERR_I_CANFD_FLG_i_19_n_0,
      I1 => BSP_CRCERR_I_CANFD_FLG_i_20_n_0,
      O => \RXE_COUNTER_I_reg[1]_0\,
      S => BSP_CRCERR_I_CANFD_FLG_i_4
    );
BSP_CRCERR_I_CANFD_FLG_reg_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => BSP_CRCERR_I_CANFD_FLG_i_17_n_0,
      I1 => BSP_CRCERR_I_CANFD_FLG_i_18_n_0,
      O => \RXE_COUNTER_I_reg[1]\,
      S => BSP_CRCERR_I_CANFD_FLG_i_4
    );
BSP_CRCERR_I_CAN_FLG_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F35FF35"
    )
        port map (
      I0 => \^crc_crcword_i1_reg[14]_0\(5),
      I1 => CRC_CRCWORD(2),
      I2 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => CRC_CRCWORD(3),
      O => \CRC_CRCWORD_I1_reg[14]_1\
    );
BSP_CRCERR_I_CAN_FLG_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => CRC_CRCWORD(10),
      I1 => CRC_CRCWORD(8),
      I2 => CRC_CRCWORD(11),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I5 => CRC_CRCWORD(9),
      O => \CRC_CRCWORD_I1_reg[4]_0\
    );
BSP_CRCERR_I_CAN_FLG_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => CRC_CRCWORD(5),
      I1 => CRC_CRCWORD(6),
      I2 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => CRC_CRCWORD(4),
      O => \CRC_CRCWORD_I1_reg[9]_0\
    );
BSP_IC_FRM_ERROR_I_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \SM_REG_I_reg_n_0_[0]\,
      O => \SM_REG_I_reg[1]_1\
    );
BSP_IC_STUFF_ERROR_I_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sm_flag_i\,
      I1 => BSP_IC_STUFF_ERROR_I_i_3_n_0,
      O => SM_FLAG_I_reg_0
    );
BSP_IC_STUFF_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \SM_REG_I_reg_n_0_[2]\,
      I1 => \SM_REG_I_reg_n_0_[3]\,
      I2 => \SM_REG_I_reg_n_0_[4]\,
      I3 => \SM_REG_I_reg_n_0_[5]\,
      I4 => p_1_in,
      I5 => \SM_REG_I_reg_n_0_[0]\,
      O => BSP_IC_STUFF_ERROR_I_i_3_n_0
    );
\COUNTER_I[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA6A"
    )
        port map (
      I0 => COUNTER_I(0),
      I1 => \PREV_COUNTER_I_reg[0]_0\(0),
      I2 => \^sm_flag_i_fsb\,
      I3 => \COUNTER_I[1]_i_2_n_0\,
      I4 => \COUNTER_I_reg[1]_1\,
      O => \COUNTER_I[0]_i_1_n_0\
    );
\COUNTER_I[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9AAAAAAA"
    )
        port map (
      I0 => COUNTER_I(1),
      I1 => \COUNTER_I[1]_i_2_n_0\,
      I2 => \^sm_flag_i_fsb\,
      I3 => \PREV_COUNTER_I_reg[0]_0\(0),
      I4 => COUNTER_I(0),
      I5 => \COUNTER_I_reg[1]_1\,
      O => \COUNTER_I[1]_i_1_n_0\
    );
\COUNTER_I[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \SM_REG_I_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \^counter_i_reg[0]_0\,
      O => \COUNTER_I[1]_i_2_n_0\
    );
\COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \COUNTER_I[0]_i_1_n_0\,
      Q => COUNTER_I(0),
      R => '0'
    );
\COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \COUNTER_I[1]_i_1_n_0\,
      Q => COUNTER_I(1),
      R => '0'
    );
\CRC_CRCWORD_I1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC_CRCWORD(5),
      I1 => \^crc_crcword_i1_reg[14]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC_CRCWORD_I(10)
    );
\CRC_CRCWORD_I1[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \CRC_CRCWORD_I1[14]_i_4_n_0\,
      I1 => \^sm_flag_i\,
      I2 => \CRC_CRCWORD_I1_reg[0]_0\,
      O => \CRC_CRCWORD_I1[14]_i_2_n_0\
    );
\CRC_CRCWORD_I1[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^crc_crcword_i1_reg[14]_0\(4),
      I1 => \^crc_crcword_i1_reg[14]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC_CRCWORD_I(14)
    );
\CRC_CRCWORD_I1[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000010000"
    )
        port map (
      I0 => \SM_REG_I_reg_n_0_[4]\,
      I1 => \SM_REG_I_reg_n_0_[5]\,
      I2 => \SM_REG_I_reg_n_0_[2]\,
      I3 => \SM_REG_I_reg_n_0_[3]\,
      I4 => \SM_REG_I_reg_n_0_[0]\,
      I5 => p_1_in,
      O => \CRC_CRCWORD_I1[14]_i_4_n_0\
    );
\CRC_CRCWORD_I1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^crc_crcword_i1_reg[14]_0\(2),
      I1 => \^crc_crcword_i1_reg[14]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC_CRCWORD_I(3)
    );
\CRC_CRCWORD_I1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC_CRCWORD(11),
      I1 => \^crc_crcword_i1_reg[14]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC_CRCWORD_I(4)
    );
\CRC_CRCWORD_I1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC_CRCWORD(8),
      I1 => \^crc_crcword_i1_reg[14]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC_CRCWORD_I(7)
    );
\CRC_CRCWORD_I1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^crc_crcword_i1_reg[14]_0\(3),
      I1 => \^crc_crcword_i1_reg[14]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC_CRCWORD_I(8)
    );
\CRC_CRCWORD_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => \CRC_CRCWORD_I1_reg[0]_1\(0),
      Q => \^crc_crcword_i1_reg[14]_0\(0),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(10),
      Q => CRC_CRCWORD(4),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD(4),
      Q => CRC_CRCWORD(3),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD(3),
      Q => CRC_CRCWORD(2),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD(2),
      Q => \^crc_crcword_i1_reg[14]_0\(4),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(14),
      Q => \^crc_crcword_i1_reg[14]_0\(5),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => \^crc_crcword_i1_reg[14]_0\(0),
      Q => \^crc_crcword_i1_reg[14]_0\(1),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => \^crc_crcword_i1_reg[14]_0\(1),
      Q => \^crc_crcword_i1_reg[14]_0\(2),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(3),
      Q => CRC_CRCWORD(11),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(4),
      Q => CRC_CRCWORD(10),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD(10),
      Q => CRC_CRCWORD(9),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD(9),
      Q => CRC_CRCWORD(8),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(7),
      Q => \^crc_crcword_i1_reg[14]_0\(3),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(8),
      Q => CRC_CRCWORD(6),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD(6),
      Q => CRC_CRCWORD(5),
      R => CRC_CRCWORD_I1
    );
EMU_CTR_FLG_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80000A8"
    )
        port map (
      I0 => dest_arst,
      I1 => EMU_CTR_FLG_I0,
      I2 => \^emu_ctr_flg_i\,
      I3 => EMU_WR_ACK_FS3,
      I4 => EMU_WR_ACK_FS2,
      O => EMU_CTR_FLG_I_i_1_n_0
    );
EMU_CTR_FLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_CTR_FLG_I_i_1_n_0,
      Q => \^emu_ctr_flg_i\,
      R => '0'
    );
\EMU_OL_ECR_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FFFFFFFF"
    )
        port map (
      I0 => \^emu_tec_i_reg[4]_0\,
      I1 => \EMU_REC_I_reg[7]_3\,
      I2 => \EMU_OL_ECR_I_reg[0]_1\,
      I3 => EMU_CTR_FLG_I0,
      I4 => \^emu_ctr_flg_i\,
      I5 => dest_arst,
      O => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(0),
      O => EMU_TEC_I2_0(0)
    );
\EMU_OL_ECR_I[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555500000000"
    )
        port map (
      I0 => \EMU_OL_ECR_I_reg[12]_0\,
      I1 => EMU_TEC_I_reg(6),
      I2 => EMU_TEC_I_reg(5),
      I3 => \^q\(0),
      I4 => IC_SYNC_SR_ERRWRN_i_4_n_0,
      I5 => \EMU_OL_ECR_I_reg[15]_0\,
      O => \in\(7)
    );
\EMU_OL_ECR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_REC_I2(7),
      Q => \EMU_OL_ECR_I_reg[0]_0\(15),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_TEC_I2_0(5),
      Q => \EMU_OL_ECR_I_reg[0]_0\(5),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_TEC_I2_0(4),
      Q => \EMU_OL_ECR_I_reg[0]_0\(4),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_TEC_I2_0(3),
      Q => \EMU_OL_ECR_I_reg[0]_0\(3),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_TEC_I2_0(2),
      Q => \EMU_OL_ECR_I_reg[0]_0\(2),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_TEC_I2_0(1),
      Q => \EMU_OL_ECR_I_reg[0]_0\(1),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_TEC_I2_0(0),
      Q => \EMU_OL_ECR_I_reg[0]_0\(0),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_REC_I2(6),
      Q => \EMU_OL_ECR_I_reg[0]_0\(14),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_REC_I2(5),
      Q => \EMU_OL_ECR_I_reg[0]_0\(13),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_REC_I2(4),
      Q => \EMU_OL_ECR_I_reg[0]_0\(12),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_REC_I2(3),
      Q => \EMU_OL_ECR_I_reg[0]_0\(11),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_REC_I2(2),
      Q => \EMU_OL_ECR_I_reg[0]_0\(10),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_REC_I2(1),
      Q => \EMU_OL_ECR_I_reg[0]_0\(9),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_REC_I2(0),
      Q => \EMU_OL_ECR_I_reg[0]_0\(8),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_TEC_I2_0(7),
      Q => \EMU_OL_ECR_I_reg[0]_0\(7),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
\EMU_OL_ECR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \EMU_OL_ECR_I_reg[0]_3\(0),
      D => EMU_TEC_I2_0(6),
      Q => \EMU_OL_ECR_I_reg[0]_0\(6),
      R => \EMU_OL_ECR_I[0]_i_1_n_0\
    );
EMU_OL_ECR_WEN_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => EMU_CTR_FLG_I0,
      I1 => \^emu_ctr_flg_i\,
      I2 => \^ic_sync_ecr_wen\,
      O => EMU_OL_ECR_WEN_I_i_1_n_0
    );
EMU_OL_ECR_WEN_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_OL_ECR_WEN_I_i_1_n_0,
      Q => \^ic_sync_ecr_wen\,
      R => SYNC_RST_TL
    );
EMU_REC_I20_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => EMU_REC_I20_carry_n_0,
      CO(2) => EMU_REC_I20_carry_n_1,
      CO(1) => EMU_REC_I20_carry_n_2,
      CO(0) => EMU_REC_I20_carry_n_3,
      CYINIT => '0',
      DI(3) => \EMU_REC_I_reg_n_0_[3]\,
      DI(2) => \EMU_REC_I_reg_n_0_[2]\,
      DI(1) => \EMU_REC_I_reg_n_0_[1]\,
      DI(0) => \EMU_REC_I_reg_n_0_[0]\,
      O(3 downto 0) => EMU_REC_I20(3 downto 0),
      S(3) => EMU_REC_I20_carry_i_1_n_0,
      S(2) => EMU_REC_I20_carry_i_2_n_0,
      S(1) => EMU_REC_I20_carry_i_3_n_0,
      S(0) => EMU_REC_I20_carry_i_4_n_0
    );
\EMU_REC_I20_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => EMU_REC_I20_carry_n_0,
      CO(3) => \NLW_EMU_REC_I20_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \EMU_REC_I20_carry__0_n_1\,
      CO(1) => \EMU_REC_I20_carry__0_n_2\,
      CO(0) => \EMU_REC_I20_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \EMU_REC_I_reg_n_0_[6]\,
      DI(1) => \EMU_REC_I_reg_n_0_[5]\,
      DI(0) => \EMU_REC_I_reg_n_0_[4]\,
      O(3 downto 0) => EMU_REC_I20(7 downto 4),
      S(3) => \EMU_REC_I20_carry__0_i_1_n_0\,
      S(2) => \EMU_REC_I20_carry__0_i_2_n_0\,
      S(1) => \EMU_REC_I20_carry__0_i_3_n_0\,
      S(0) => \EMU_REC_I20_carry__0_i_4_n_0\
    );
\EMU_REC_I20_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => EMU_REC_I20_carry_0,
      I1 => EMU_REC_I20_carry_i_5_n_0,
      I2 => \^emu_rec_i_reg[7]_0\(0),
      O => \EMU_REC_I20_carry__0_i_1_n_0\
    );
\EMU_REC_I20_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => EMU_REC_I20_carry_0,
      I1 => EMU_REC_I20_carry_i_5_n_0,
      I2 => \EMU_REC_I_reg_n_0_[6]\,
      O => \EMU_REC_I20_carry__0_i_2_n_0\
    );
\EMU_REC_I20_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => EMU_REC_I20_carry_0,
      I1 => EMU_REC_I20_carry_i_5_n_0,
      I2 => \EMU_REC_I_reg_n_0_[5]\,
      O => \EMU_REC_I20_carry__0_i_3_n_0\
    );
\EMU_REC_I20_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => EMU_REC_I20_carry_0,
      I1 => EMU_REC_I20_carry_i_5_n_0,
      I2 => \EMU_REC_I_reg_n_0_[4]\,
      O => \EMU_REC_I20_carry__0_i_4_n_0\
    );
EMU_REC_I20_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455FFFFABAA0000"
    )
        port map (
      I0 => EMU_REC_I20_carry_i_5_n_0,
      I1 => EMU_REC_I20_carry_1,
      I2 => \^emu_rec_i_reg[7]_0\(0),
      I3 => EMU_REC_I20_carry_2,
      I4 => EMU_REC_I20_carry_0,
      I5 => \EMU_REC_I_reg_n_0_[3]\,
      O => EMU_REC_I20_carry_i_1_n_0
    );
EMU_REC_I20_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => EMU_REC_I20_carry_0,
      I1 => EMU_REC_I20_carry_i_5_n_0,
      I2 => \EMU_REC_I_reg_n_0_[2]\,
      O => EMU_REC_I20_carry_i_2_n_0
    );
EMU_REC_I20_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => EMU_REC_I20_carry_0,
      I1 => EMU_REC_I20_carry_i_5_n_0,
      I2 => \EMU_REC_I_reg_n_0_[1]\,
      O => EMU_REC_I20_carry_i_3_n_0
    );
EMU_REC_I20_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => EMU_REC_I20_carry_0,
      I1 => EMU_REC_I20_carry_i_5_n_0,
      I2 => \EMU_REC_I_reg_n_0_[0]\,
      O => EMU_REC_I20_carry_i_4_n_0
    );
EMU_REC_I20_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \EMU_OL_ECR_I_reg[0]_2\,
      I1 => \^emu_rec_i_reg[7]_0\(0),
      I2 => \EMU_REC_I_reg_n_0_[5]\,
      I3 => \EMU_REC_I_reg_n_0_[6]\,
      I4 => IC_SYNC_SR_ERRWRN_i_2_n_0,
      O => EMU_REC_I20_carry_i_5_n_0
    );
\EMU_REC_I[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \EMU_OL_ECR_I_reg[0]_2\,
      I2 => EMU_REC_I20(0),
      O => EMU_REC_I2(0)
    );
\EMU_REC_I[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \EMU_OL_ECR_I_reg[0]_2\,
      I2 => EMU_REC_I20(1),
      O => EMU_REC_I2(1)
    );
\EMU_REC_I[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \EMU_OL_ECR_I_reg[0]_2\,
      I2 => EMU_REC_I20(2),
      O => EMU_REC_I2(2)
    );
\EMU_REC_I[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \EMU_OL_ECR_I_reg[0]_2\,
      I2 => EMU_REC_I20(3),
      O => EMU_REC_I2(3)
    );
\EMU_REC_I[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \EMU_OL_ECR_I_reg[0]_2\,
      I2 => EMU_REC_I20(4),
      O => EMU_REC_I2(4)
    );
\EMU_REC_I[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \EMU_OL_ECR_I_reg[0]_2\,
      I2 => EMU_REC_I20(5),
      O => EMU_REC_I2(5)
    );
\EMU_REC_I[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \EMU_OL_ECR_I_reg[0]_2\,
      I2 => EMU_REC_I20(6),
      O => EMU_REC_I2(6)
    );
\EMU_REC_I[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FFFF"
    )
        port map (
      I0 => \^emu_tec_i_reg[4]_0\,
      I1 => \EMU_REC_I_reg[7]_3\,
      I2 => \EMU_OL_ECR_I_reg[0]_1\,
      I3 => E(0),
      I4 => dest_arst,
      O => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_REC_I[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \EMU_OL_ECR_I_reg[0]_2\,
      I2 => EMU_REC_I20(7),
      O => EMU_REC_I2(7)
    );
\EMU_REC_I[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \EMU_OL_ECR_I_reg[12]_0\,
      I1 => EMU_TEC_I_reg(4),
      I2 => EMU_TEC_I_reg(3),
      I3 => \^q\(0),
      I4 => EMU_TEC_I_reg(6),
      I5 => EMU_TEC_I_reg(5),
      O => \^emu_tec_i_reg[4]_0\
    );
\EMU_REC_I[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \EMU_REC_I_reg_n_0_[1]\,
      I2 => \EMU_REC_I_reg_n_0_[2]\,
      I3 => \EMU_REC_I_reg_n_0_[0]\,
      I4 => \EMU_REC_I[7]_i_9_n_0\,
      O => \EMU_REC_I_reg[7]_2\
    );
\EMU_REC_I[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \EMU_REC_I_reg_n_0_[5]\,
      I1 => \EMU_REC_I_reg_n_0_[6]\,
      I2 => \EMU_REC_I_reg_n_0_[4]\,
      I3 => \EMU_REC_I_reg_n_0_[3]\,
      O => \EMU_REC_I[7]_i_9_n_0\
    );
\EMU_REC_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(0),
      Q => \EMU_REC_I_reg_n_0_[0]\,
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_REC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(1),
      Q => \EMU_REC_I_reg_n_0_[1]\,
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_REC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(2),
      Q => \EMU_REC_I_reg_n_0_[2]\,
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_REC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(3),
      Q => \EMU_REC_I_reg_n_0_[3]\,
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_REC_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(4),
      Q => \EMU_REC_I_reg_n_0_[4]\,
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_REC_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(5),
      Q => \EMU_REC_I_reg_n_0_[5]\,
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_REC_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(6),
      Q => \EMU_REC_I_reg_n_0_[6]\,
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_REC_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(7),
      Q => \^emu_rec_i_reg[7]_0\(0),
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_TEC_I2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \EMU_TEC_I2__0_carry_n_0\,
      CO(2) => \EMU_TEC_I2__0_carry_n_1\,
      CO(1) => \EMU_TEC_I2__0_carry_n_2\,
      CO(0) => \EMU_TEC_I2__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => EMU_TEC_I_reg(3 downto 0),
      O(3 downto 1) => EMU_TEC_I2_0(3 downto 1),
      O(0) => \NLW_EMU_TEC_I2__0_carry_O_UNCONNECTED\(0),
      S(3) => \EMU_TEC_I2__0_carry_i_1_n_0\,
      S(2) => \EMU_TEC_I2__0_carry_i_2_n_0\,
      S(1) => \EMU_TEC_I2__0_carry_i_3_n_0\,
      S(0) => \EMU_TEC_I2__0_carry_i_4_n_0\
    );
\EMU_TEC_I2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \EMU_TEC_I2__0_carry_n_0\,
      CO(3) => \NLW_EMU_TEC_I2__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \EMU_TEC_I2__0_carry__0_n_1\,
      CO(1) => \EMU_TEC_I2__0_carry__0_n_2\,
      CO(0) => \EMU_TEC_I2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => EMU_TEC_I_reg(6 downto 4),
      O(3 downto 0) => EMU_TEC_I2_0(7 downto 4),
      S(3) => \EMU_TEC_I2__0_carry__0_i_1_n_0\,
      S(2) => \EMU_TEC_I2__0_carry__0_i_2_n_0\,
      S(1) => \EMU_TEC_I2__0_carry__0_i_3_n_0\,
      S(0) => \EMU_TEC_I2__0_carry__0_i_4_n_0\
    );
\EMU_TEC_I2__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => \^q\(0),
      O => \EMU_TEC_I2__0_carry__0_i_1_n_0\
    );
\EMU_TEC_I2__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(6),
      O => \EMU_TEC_I2__0_carry__0_i_2_n_0\
    );
\EMU_TEC_I2__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(5),
      O => \EMU_TEC_I2__0_carry__0_i_3_n_0\
    );
\EMU_TEC_I2__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(4),
      O => \EMU_TEC_I2__0_carry__0_i_4_n_0\
    );
\EMU_TEC_I2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => EMU_TEC_I2_carry_i_5_n_0,
      I1 => \EMU_OL_ECR_I_reg[12]_0\,
      I2 => EMU_TEC_I_reg(3),
      O => \EMU_TEC_I2__0_carry_i_1_n_0\
    );
\EMU_TEC_I2__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(2),
      O => \EMU_TEC_I2__0_carry_i_2_n_0\
    );
\EMU_TEC_I2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(1),
      O => \EMU_TEC_I2__0_carry_i_3_n_0\
    );
\EMU_TEC_I2__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(0),
      O => \EMU_TEC_I2__0_carry_i_4_n_0\
    );
EMU_TEC_I2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => EMU_TEC_I2_carry_n_0,
      CO(2) => EMU_TEC_I2_carry_n_1,
      CO(1) => EMU_TEC_I2_carry_n_2,
      CO(0) => EMU_TEC_I2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => EMU_TEC_I_reg(3 downto 0),
      O(3 downto 0) => EMU_TEC_I2(3 downto 0),
      S(3) => EMU_TEC_I2_carry_i_1_n_0,
      S(2) => EMU_TEC_I2_carry_i_2_n_0,
      S(1) => EMU_TEC_I2_carry_i_3_n_0,
      S(0) => EMU_TEC_I2_carry_i_4_n_0
    );
\EMU_TEC_I2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => EMU_TEC_I2_carry_n_0,
      CO(3) => \NLW_EMU_TEC_I2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \EMU_TEC_I2_carry__0_n_1\,
      CO(1) => \EMU_TEC_I2_carry__0_n_2\,
      CO(0) => \EMU_TEC_I2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => EMU_TEC_I_reg(6 downto 4),
      O(3 downto 0) => EMU_TEC_I2(7 downto 4),
      S(3) => \EMU_TEC_I2_carry__0_i_1_n_0\,
      S(2) => \EMU_TEC_I2_carry__0_i_2_n_0\,
      S(1) => \EMU_TEC_I2_carry__0_i_3_n_0\,
      S(0) => \EMU_TEC_I2_carry__0_i_4_n_0\
    );
\EMU_TEC_I2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => \^q\(0),
      O => \EMU_TEC_I2_carry__0_i_1_n_0\
    );
\EMU_TEC_I2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(6),
      O => \EMU_TEC_I2_carry__0_i_2_n_0\
    );
\EMU_TEC_I2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(5),
      O => \EMU_TEC_I2_carry__0_i_3_n_0\
    );
\EMU_TEC_I2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(4),
      O => \EMU_TEC_I2_carry__0_i_4_n_0\
    );
EMU_TEC_I2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => EMU_TEC_I2_carry_i_5_n_0,
      I1 => \EMU_OL_ECR_I_reg[12]_0\,
      I2 => EMU_TEC_I_reg(3),
      O => EMU_TEC_I2_carry_i_1_n_0
    );
EMU_TEC_I2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(2),
      O => EMU_TEC_I2_carry_i_2_n_0
    );
EMU_TEC_I2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(1),
      O => EMU_TEC_I2_carry_i_3_n_0
    );
EMU_TEC_I2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => EMU_TEC_I_reg(0),
      O => EMU_TEC_I2_carry_i_4_n_0
    );
EMU_TEC_I2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555555D"
    )
        port map (
      I0 => \EMU_OL_ECR_I_reg[15]_0\,
      I1 => IC_SYNC_SR_ERRWRN_i_4_n_0,
      I2 => \^q\(0),
      I3 => EMU_TEC_I_reg(5),
      I4 => EMU_TEC_I_reg(6),
      O => EMU_TEC_I2_carry_i_5_n_0
    );
\EMU_TEC_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(0),
      Q => EMU_TEC_I_reg(0),
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_TEC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(1),
      Q => EMU_TEC_I_reg(1),
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_TEC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(2),
      Q => EMU_TEC_I_reg(2),
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_TEC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(3),
      Q => EMU_TEC_I_reg(3),
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_TEC_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(4),
      Q => EMU_TEC_I_reg(4),
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_TEC_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(5),
      Q => EMU_TEC_I_reg(5),
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_TEC_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(6),
      Q => EMU_TEC_I_reg(6),
      R => \EMU_REC_I[7]_i_1_n_0\
    );
\EMU_TEC_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(7),
      Q => \^q\(0),
      R => \EMU_REC_I[7]_i_1_n_0\
    );
EMU_WR_ACK_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_WR_ACK_FS2,
      Q => EMU_WR_ACK_FS3,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_ERRWRN_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF40"
    )
        port map (
      I0 => IC_SYNC_SR_ERRWRN_i_2_n_0,
      I1 => \EMU_REC_I_reg_n_0_[6]\,
      I2 => \EMU_REC_I_reg_n_0_[5]\,
      I3 => IC_SYNC_SR_ERRWRN_i_3_n_0,
      I4 => IC_SYNC_SR_ERRWRN_i_4_n_0,
      I5 => \^emu_stat1\,
      O => EMU_ERRWRN
    );
IC_SYNC_SR_ERRWRN_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \EMU_REC_I_reg_n_0_[1]\,
      I1 => \EMU_REC_I_reg_n_0_[3]\,
      I2 => \EMU_REC_I_reg_n_0_[0]\,
      I3 => \EMU_REC_I_reg_n_0_[4]\,
      I4 => \EMU_REC_I_reg_n_0_[2]\,
      O => IC_SYNC_SR_ERRWRN_i_2_n_0
    );
IC_SYNC_SR_ERRWRN_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => EMU_TEC_I_reg(6),
      I1 => EMU_TEC_I_reg(5),
      O => IC_SYNC_SR_ERRWRN_i_3_n_0
    );
IC_SYNC_SR_ERRWRN_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => EMU_TEC_I_reg(0),
      I1 => EMU_TEC_I_reg(2),
      I2 => EMU_TEC_I_reg(4),
      I3 => EMU_TEC_I_reg(3),
      I4 => EMU_TEC_I_reg(1),
      O => IC_SYNC_SR_ERRWRN_i_4_n_0
    );
\IC_SYNC_SR_ESTAT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^emu_rec_i_reg[7]_0\(0),
      I1 => \^q\(0),
      O => \^emu_stat1\
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(6),
      I1 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC17_FD_CRCWORD_I(11)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(4),
      I1 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC17_FD_CRCWORD_I(13)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(3),
      I1 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC17_FD_CRCWORD_I(14)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EB"
    )
        port map (
      I0 => \^counter_i_reg[0]_0\,
      I1 => p_1_in,
      I2 => \SM_REG_I_reg_n_0_[0]\,
      I3 => \CRC_CRCWORD_I1_reg[0]_0\,
      O => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(1),
      I1 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC17_FD_CRCWORD_I(16)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => COUNTER_I(0),
      I1 => COUNTER_I(1),
      I2 => \^sm_flag_i_fsb\,
      I3 => PREV_COUNTER_I(1),
      I4 => PREV_COUNTER_I(0),
      O => \^counter_i_reg[0]_0\
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(16),
      I1 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC17_FD_CRCWORD_I(1)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(14),
      I1 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC17_FD_CRCWORD_I(3)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(13),
      I1 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC17_FD_CRCWORD_I(4)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(11),
      I1 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC17_FD_CRCWORD_I(6)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[0]_0\(0),
      Q => CRC17_CRCWORD(16),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(7),
      Q => CRC17_CRCWORD(6),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(11),
      Q => CRC17_CRCWORD(5),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(5),
      Q => CRC17_CRCWORD(4),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(13),
      Q => CRC17_CRCWORD(3),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(14),
      Q => CRC17_CRCWORD(2),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(2),
      Q => CRC17_CRCWORD(1),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(16),
      Q => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(1),
      Q => CRC17_CRCWORD(15),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(15),
      Q => CRC17_CRCWORD(14),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(3),
      Q => CRC17_CRCWORD(13),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(4),
      Q => CRC17_CRCWORD(12),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(12),
      Q => CRC17_CRCWORD(11),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(6),
      Q => CRC17_CRCWORD(10),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(10),
      Q => CRC17_CRCWORD(9),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(9),
      Q => CRC17_CRCWORD(8),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(8),
      Q => CRC17_CRCWORD(7),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(10),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC21_FD_CRCWORD_I(11)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(8),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC21_FD_CRCWORD_I(13)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(4),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC21_FD_CRCWORD_I(20)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(18),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC21_FD_CRCWORD_I(3)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(17),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC21_FD_CRCWORD_I(4)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(14),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\,
      O => CRC21_FD_CRCWORD_I(7)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0\(0),
      Q => CRC21_CRCWORD(20),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(11),
      Q => CRC21_CRCWORD(10),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(11),
      Q => CRC21_CRCWORD(9),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(9),
      Q => CRC21_CRCWORD(8),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(13),
      Q => CRC21_CRCWORD(7),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(7),
      Q => CRC21_CRCWORD(6),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(6),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(0),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(0),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(1),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(1),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(2),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(2),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(3),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(3),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(4),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(20),
      Q => CRC21_CRCWORD(19),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(20),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(19),
      Q => CRC21_CRCWORD(18),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(3),
      Q => CRC21_CRCWORD(17),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(4),
      Q => CRC21_CRCWORD(16),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(16),
      Q => CRC21_CRCWORD(15),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(15),
      Q => CRC21_CRCWORD(14),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(7),
      Q => CRC21_CRCWORD(13),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(13),
      Q => CRC21_CRCWORD(12),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(12),
      Q => CRC21_CRCWORD(11),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.SBC[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => p_1_in0_in,
      I1 => \ISO_CRC.SBC[0]_i_2_n_0\,
      I2 => \ISO_CRC.SBC_reg_n_0_[1]\,
      I3 => p_0_out(0),
      I4 => CRC_CRCWORD_I1,
      O => \ISO_CRC.SBC[0]_i_1_n_0\
    );
\ISO_CRC.SBC[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^sm_flag_i\,
      I1 => \CRC_CRCWORD_I1[14]_i_4_n_0\,
      I2 => \^sm_flag_i_fsb\,
      I3 => E(0),
      O => \ISO_CRC.SBC[0]_i_2_n_0\
    );
\ISO_CRC.SBC[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \ISO_CRC.SBC_reg_n_0_[1]\,
      I1 => \ISO_CRC.SBC[0]_i_2_n_0\,
      I2 => p_0_out(0),
      I3 => CRC_CRCWORD_I1,
      O => \ISO_CRC.SBC[1]_i_1_n_0\
    );
\ISO_CRC.SBC[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \ISO_CRC.SBC[0]_i_2_n_0\,
      I2 => CRC_CRCWORD_I1,
      O => \ISO_CRC.SBC[2]_i_1_n_0\
    );
\ISO_CRC.SBC_SEQ_REG[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ISO_CRC.SBC_reg_n_0_[1]\,
      I1 => p_1_in0_in,
      O => \ISO_CRC.SBC_SEQ_CMB01_out\
    );
\ISO_CRC.SBC_SEQ_REG[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ISO_CRC.SBC_reg_n_0_[1]\,
      I1 => p_0_out(0),
      O => \ISO_CRC.SBC_SEQ_CMB0\
    );
\ISO_CRC.SBC_SEQ_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in0_in,
      Q => SBC_SEQ(0),
      R => SYNC_RST_TL
    );
\ISO_CRC.SBC_SEQ_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC_SEQ_CMB01_out\,
      Q => SBC_SEQ(1),
      R => SYNC_RST_TL
    );
\ISO_CRC.SBC_SEQ_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC_SEQ_CMB0\,
      Q => SBC_SEQ(2),
      R => SYNC_RST_TL
    );
\ISO_CRC.SBC_SEQ_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_0_out(0),
      Q => SBC_SEQ(3),
      R => SYNC_RST_TL
    );
\ISO_CRC.SBC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC[0]_i_1_n_0\,
      Q => p_1_in0_in,
      R => '0'
    );
\ISO_CRC.SBC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC[1]_i_1_n_0\,
      Q => \ISO_CRC.SBC_reg_n_0_[1]\,
      R => '0'
    );
\ISO_CRC.SBC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC[2]_i_1_n_0\,
      Q => p_0_out(0),
      R => '0'
    );
\PREV_COUNTER_I_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => COUNTER_I(0),
      Q => PREV_COUNTER_I(0),
      S => SYNC_RST_TL
    );
\PREV_COUNTER_I_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => COUNTER_I(1),
      Q => PREV_COUNTER_I(1),
      S => SYNC_RST_TL
    );
\RXE_MSGPAD_SEL_FS1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEBEB00EBEBEB"
    )
        port map (
      I0 => \^counter_i_reg[0]_0\,
      I1 => p_1_in,
      I2 => \SM_REG_I_reg_n_0_[0]\,
      I3 => \^sm_flag_i\,
      I4 => \CRC_CRCWORD_I1[14]_i_4_n_0\,
      I5 => \^sm_flag_i_fsb\,
      O => \SM_REG_I_reg[1]_0\
    );
\RXE_SREG_I[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0FF7777FFFF"
    )
        port map (
      I0 => COUNTER_I(1),
      I1 => COUNTER_I(0),
      I2 => \RXE_SREG_I[0]_i_4_n_0\,
      I3 => \^sm_flag_i\,
      I4 => \^sm_flag_i_fsb\,
      I5 => \RXE_SREG_I[0]_i_5_n_0\,
      O => \^counter_i_reg[1]_0\
    );
\RXE_SREG_I[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SM_REG_I_reg_n_0_[5]\,
      I1 => \SM_REG_I_reg_n_0_[4]\,
      O => \RXE_SREG_I[0]_i_4_n_0\
    );
\RXE_SREG_I[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000000000005"
    )
        port map (
      I0 => \SM_REG_I_reg_n_0_[4]\,
      I1 => \SM_REG_I_reg_n_0_[5]\,
      I2 => \SM_REG_I_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => \SM_REG_I_reg_n_0_[3]\,
      I5 => \SM_REG_I_reg_n_0_[2]\,
      O => \RXE_SREG_I[0]_i_5_n_0\
    );
SM_FLAG_I_FSB_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SM_FLAG_I_FSB_reg_0,
      Q => \^sm_flag_i_fsb\,
      R => '0'
    );
SM_FLAG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SM_FLAG_I_reg_1,
      Q => \^sm_flag_i\,
      R => '0'
    );
\SM_REG_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => D(0),
      Q => \SM_REG_I_reg_n_0_[0]\,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => \SM_REG_I_reg_n_0_[0]\,
      Q => p_1_in,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => p_1_in,
      Q => \SM_REG_I_reg_n_0_[2]\,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => \SM_REG_I_reg_n_0_[2]\,
      Q => \SM_REG_I_reg_n_0_[3]\,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => \SM_REG_I_reg_n_0_[3]\,
      Q => \SM_REG_I_reg_n_0_[4]\,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => \SM_REG_I_reg_n_0_[4]\,
      Q => \SM_REG_I_reg_n_0_[5]\,
      R => SYNC_RST_TL
    );
SM_STUFFBIT_PD1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_i_reg[1]_0\,
      O => SM_STUFFBIT_PD
    );
TXE_PASSTX_I_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \EMU_REC_I_reg[7]_3\,
      I1 => \^q\(0),
      I2 => \^emu_rec_i_reg[7]_0\(0),
      O => IC_REG_MSR_SNOOP_FS2_D1_reg
    );
TXE_TX_REN_I_CFD_D1_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FCFC55550C0C55"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_reg_i_48_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_49_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(3),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(2),
      I4 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I5 => TXE_TX_REN_I_CFD_D1_i_50_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_36_n_0
    );
TXE_TX_REN_I_CFD_D1_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      I1 => CRC17_CRCWORD(1),
      I2 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      O => TXE_TX_REN_I_CFD_D1_i_37_n_0
    );
TXE_TX_REN_I_CFD_D1_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => CRC17_CRCWORD(2),
      I1 => CRC17_CRCWORD(4),
      I2 => CRC17_CRCWORD(3),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I5 => CRC17_CRCWORD(5),
      O => TXE_TX_REN_I_CFD_D1_i_49_n_0
    );
TXE_TX_REN_I_CFD_D1_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => CRC17_CRCWORD(10),
      I1 => CRC17_CRCWORD(12),
      I2 => CRC17_CRCWORD(11),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I5 => CRC17_CRCWORD(13),
      O => TXE_TX_REN_I_CFD_D1_i_50_n_0
    );
TXE_TX_REN_I_CFD_D1_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA0C0A0C"
    )
        port map (
      I0 => CRC17_CRCWORD(14),
      I1 => CRC17_CRCWORD(16),
      I2 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I4 => CRC17_CRCWORD(15),
      O => TXE_TX_REN_I_CFD_D1_i_56_n_0
    );
TXE_TX_REN_I_CFD_D1_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => CRC17_CRCWORD(7),
      I1 => CRC17_CRCWORD(8),
      I2 => CRC17_CRCWORD(9),
      I3 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(0),
      I4 => TXE_TX_REN_I_CFD_D1_reg_i_19_0(1),
      I5 => CRC17_CRCWORD(6),
      O => TXE_TX_REN_I_CFD_D1_i_57_n_0
    );
TXE_TX_REN_I_CFD_D1_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_36_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_37_n_0,
      O => \RXE_COUNTER_I_reg[4]\,
      S => TXE_TX_REN_I_CFD_D1_i_9
    );
TXE_TX_REN_I_CFD_D1_reg_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_56_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_57_n_0,
      O => TXE_TX_REN_I_CFD_D1_reg_i_48_n_0,
      S => TXE_TX_REN_I_CFD_D1_i_36_0
    );
\XPM_CDC_MODULES.EMU_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\
     port map (
      dest_clk => can_clk,
      dest_out => EMU_WR_ACK_FS2,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]\
    );
\state[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => EMU_TEC_I_reg(5),
      I1 => EMU_TEC_I_reg(6),
      I2 => \^q\(0),
      I3 => EMU_TEC_I_reg(3),
      I4 => EMU_TEC_I_reg(4),
      O => \EMU_TEC_I_reg[5]_0\
    );
\state[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \state[1]_i_5\,
      I1 => \^emu_rec_i_reg[7]_0\(0),
      I2 => \^q\(0),
      I3 => \EMU_REC_I_reg[7]_3\,
      O => \EMU_REC_I_reg[7]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch is
  port (
    IC_REG_MSR_LBACK_FS2_D1_reg_0 : out STD_LOGIC;
    MSR_DPEE_FS2 : out STD_LOGIC;
    MSR_SBR_FS2 : out STD_LOGIC;
    MSR_DAR_FS2 : out STD_LOGIC;
    IC_REG_IFF_EN_FS2_reg_0 : out STD_LOGIC;
    IFF6_EN_FS2 : out STD_LOGIC;
    IFF5_EN_FS2 : out STD_LOGIC;
    MSR_BRSD_FS2 : out STD_LOGIC;
    MSR_SLEEP_FS2 : out STD_LOGIC;
    TDC_EN_FS2 : out STD_LOGIC;
    MSR_SNOOP_FS2 : out STD_LOGIC;
    CAN_PHY_RX_I : out STD_LOGIC;
    IC_REG_MSR_LBACK_FS2_D1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_TIMESTAMP_RST_FS3_reg_0 : out STD_LOGIC;
    IC_TIMESTAMP_RST_P : out STD_LOGIC;
    IC_REG_MSR_LBACK : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]_0\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_1\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_2\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \syncstages_ff_reg[0]_4\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_5\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_6\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_7\ : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    CAN_PHY_RX_I_NEG_FLOP : in STD_LOGIC;
    \SM_REG_I_reg[0]\ : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    SSP_EN : in STD_LOGIC;
    CAN_PHY_TX_LP : in STD_LOGIC;
    TS_COUNTER_SW_RST_D1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch is
  signal IC_REG_F_BRPR_TDC_EN_FS2_I : STD_LOGIC;
  signal IC_REG_IFF5_EN_FS2_I : STD_LOGIC;
  signal IC_REG_IFF6_EN_FS2_I : STD_LOGIC;
  signal IC_REG_IFF_EN_FS2_I : STD_LOGIC;
  signal \^ic_reg_iff_en_fs2_reg_0\ : STD_LOGIC;
  signal IC_REG_MSR_BRSD_FS2_I : STD_LOGIC;
  signal IC_REG_MSR_DAR_FS2_I : STD_LOGIC;
  signal IC_REG_MSR_DPEE_FS2_I : STD_LOGIC;
  signal IC_REG_MSR_LBACK_FS2 : STD_LOGIC;
  signal \^ic_reg_msr_lback_fs2_d1_reg_0\ : STD_LOGIC;
  signal IC_REG_MSR_SLEEP_FS2_I : STD_LOGIC;
  signal IC_REG_MSR_SNOOP_FS2 : STD_LOGIC;
  signal IC_REG_SBR_FS2_I : STD_LOGIC;
  signal IC_TIMESTAMP_RST_FS2 : STD_LOGIC;
  signal IC_TIMESTAMP_RST_FS3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TIME_STAMP_CNT[15]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of TS_COUNTER_SW_RST_D1_i_1 : label is "soft_lutpair308";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is "TRUE";
begin
  IC_REG_IFF_EN_FS2_reg_0 <= \^ic_reg_iff_en_fs2_reg_0\;
  IC_REG_MSR_LBACK_FS2_D1_reg_0 <= \^ic_reg_msr_lback_fs2_d1_reg_0\;
CAN_PHY_RX_D_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => CAN_PHY_RX_I_NEG_FLOP,
      I1 => \^ic_reg_iff_en_fs2_reg_0\,
      I2 => \SM_REG_I_reg[0]\,
      I3 => \^ic_reg_msr_lback_fs2_d1_reg_0\,
      I4 => SSP_EN,
      I5 => CAN_PHY_TX_LP,
      O => D(0)
    );
IC_REG_F_BRPR_TDC_EN_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_F_BRPR_TDC_EN_FS2_I,
      Q => TDC_EN_FS2,
      R => SYNC_RST_TL
    );
IC_REG_IFF5_EN_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_IFF5_EN_FS2_I,
      Q => IFF5_EN_FS2,
      R => SYNC_RST_TL
    );
IC_REG_IFF6_EN_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_IFF6_EN_FS2_I,
      Q => IFF6_EN_FS2,
      R => SYNC_RST_TL
    );
IC_REG_IFF_EN_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_IFF_EN_FS2_I,
      Q => \^ic_reg_iff_en_fs2_reg_0\,
      R => SYNC_RST_TL
    );
IC_REG_MSR_BRSD_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_BRSD_FS2_I,
      Q => MSR_BRSD_FS2,
      R => SYNC_RST_TL
    );
IC_REG_MSR_DAR_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_DAR_FS2_I,
      Q => MSR_DAR_FS2,
      R => SYNC_RST_TL
    );
IC_REG_MSR_DPEE_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_DPEE_FS2_I,
      Q => MSR_DPEE_FS2,
      R => SYNC_RST_TL
    );
IC_REG_MSR_LBACK_FS2_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_LBACK_FS2,
      Q => \^ic_reg_msr_lback_fs2_d1_reg_0\,
      R => SYNC_RST_TL
    );
IC_REG_MSR_SLEEP_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_SLEEP_FS2_I,
      Q => MSR_SLEEP_FS2,
      R => SYNC_RST_TL
    );
IC_REG_MSR_SNOOP_FS2_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_SNOOP_FS2,
      Q => MSR_SNOOP_FS2,
      R => SYNC_RST_TL
    );
IC_REG_SBR_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_SBR_FS2_I,
      Q => MSR_SBR_FS2,
      R => SYNC_RST_TL
    );
IC_TIMESTAMP_RST_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_TIMESTAMP_RST_FS2,
      Q => IC_TIMESTAMP_RST_FS3,
      R => SYNC_RST_TL
    );
\SM_REG_I[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CAN_PHY_RX_I_NEG_FLOP,
      I1 => \^ic_reg_iff_en_fs2_reg_0\,
      I2 => \SM_REG_I_reg[0]\,
      O => CAN_PHY_RX_I
    );
\SSP_COUNT_DOWN[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ic_reg_msr_lback_fs2_d1_reg_0\,
      I1 => dest_arst,
      O => IC_REG_MSR_LBACK_FS2_D1_reg_1(0)
    );
\TIME_STAMP_CNT[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF6F"
    )
        port map (
      I0 => IC_TIMESTAMP_RST_FS3,
      I1 => IC_TIMESTAMP_RST_FS2,
      I2 => dest_arst,
      I3 => TS_COUNTER_SW_RST_D1,
      O => IC_TIMESTAMP_RST_FS3_reg_0
    );
TS_COUNTER_SW_RST_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => IC_TIMESTAMP_RST_FS2,
      I1 => IC_TIMESTAMP_RST_FS3,
      O => IC_TIMESTAMP_RST_P
    );
\XPM_CDC_MODULES.BRSD_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_BRSD_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_6\
    );
\XPM_CDC_MODULES.DAR_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_DAR_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_2\
    );
\XPM_CDC_MODULES.DPEE_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_DPEE_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_4\
    );
\XPM_CDC_MODULES.IFF5_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_IFF5_EN_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_3\(2)
    );
\XPM_CDC_MODULES.IFF6_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_IFF6_EN_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_3\(1)
    );
\XPM_CDC_MODULES.IFF_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_IFF_EN_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_3\(0)
    );
\XPM_CDC_MODULES.LBACK_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_LBACK_FS2,
      src_clk => '0',
      src_in => IC_REG_MSR_LBACK
    );
\XPM_CDC_MODULES.SBR_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_SBR_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_5\
    );
\XPM_CDC_MODULES.SLEEP_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_SLEEP_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_0\
    );
\XPM_CDC_MODULES.SNOOP_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_SNOOP_FS2,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_1\
    );
\XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_F_BRPR_TDC_EN_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]\(0)
    );
\XPM_CDC_MODULES.TSMP_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\
     port map (
      dest_clk => can_clk,
      dest_out => IC_TIMESTAMP_RST_FS2,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl is
  port (
    TXE_MSGVAL_D2_reg_0 : out STD_LOGIC;
    RXF_FULL_AXI : out STD_LOGIC;
    TXEWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg_0 : out STD_LOGIC;
    TXE_MSGVAL_D1_reg_0 : out STD_LOGIC;
    addr_location_incr_count_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_SYNC_ISR_MSGLST_TXE : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FILL_LEVEL_reg[2]_0\ : out STD_LOGIC;
    \FILL_LEVEL_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \IC_REG_WMR_I2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    TXE_BRAM_WEN : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    addr_location_incr_count_reg_1 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg_0 : in STD_LOGIC;
    \RD_DATA_RET_reg[27]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[29]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[29]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[29]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[28]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[28]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[28]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[27]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[27]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[27]_2\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    TXE_MSGVAL_D1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TXE_MSGVAL_FD2 : in STD_LOGIC;
    TXE_MSGVAL_FD1 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    TS_RX_WEN : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_3\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_4\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_5\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_6\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_7\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_8\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_9\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_10\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_11\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_12\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_13\ : in STD_LOGIC;
    TS_RX_WDATA_F1 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_14\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_15\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_0\ : in STD_LOGIC;
    \FILL_LEVEL_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_INDEX_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_17\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl is
  signal CANCEL_REQ_2C_CDC_TO_n_0 : STD_LOGIC;
  signal DAR_ENABLED_FS2 : STD_LOGIC;
  signal DAR_ENABLED_FS2_D1 : STD_LOGIC;
  signal \FILL_LEVEL[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[1]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[2]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[4]_i_2_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[4]_i_3_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[5]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[5]_i_2_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[5]_i_3_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[5]_i_4_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[5]_i_5_n_0\ : STD_LOGIC;
  signal \^fill_level_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ic_reg_wmr_i2_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal IC_REG_WMR_I_TXE : STD_LOGIC_VECTOR ( 1 to 3 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \RD_INDEX[5]_i_1_n_0\ : STD_LOGIC;
  signal \^rxf_full_axi\ : STD_LOGIC;
  signal RXF_FULL_AXI0 : STD_LOGIC;
  signal RXF_FULL_AXI_i_2_n_0 : STD_LOGIC;
  signal RXF_FULL_AXI_i_3_n_0 : STD_LOGIC;
  signal RXF_FULL_I0 : STD_LOGIC;
  signal \RXF_FULL_I1__6\ : STD_LOGIC;
  signal RXF_FULL_I_i_2_n_0 : STD_LOGIC;
  signal RXF_FULL_I_i_4_n_0 : STD_LOGIC;
  signal \^rxf_full_i_reg_0\ : STD_LOGIC;
  signal RXWM_SET_i_1_n_0 : STD_LOGIC;
  signal RXWM_SET_i_2_n_0 : STD_LOGIC;
  signal TXE_BRAM_ADDR : STD_LOGIC_VECTOR ( 5 to 9 );
  signal TXE_MSGVAL_D10 : STD_LOGIC;
  signal \^txe_msgval_d1_reg_0\ : STD_LOGIC;
  signal TXE_MSGVAL_D20 : STD_LOGIC;
  signal \^txe_msgval_d2_reg_0\ : STD_LOGIC;
  signal TXE_MSGVAL_D3 : STD_LOGIC;
  signal \^addr_location_incr_count_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_fifo_rx0.u_rxxpm_1_i_55_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in21_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal p_1_in9_in : STD_LOGIC;
  signal rd_index_gray_reg : STD_LOGIC_VECTOR ( 0 to 5 );
  signal rd_index_gray_reg0 : STD_LOGIC;
  signal rd_index_gray_reg01_out : STD_LOGIC;
  signal rd_index_gray_reg03_out : STD_LOGIC;
  signal rd_index_gray_reg05_out : STD_LOGIC;
  signal rd_index_gray_reg07_out : STD_LOGIC;
  signal rd_index_gray_synced_fs2 : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal transmit_mode_d1 : STD_LOGIC;
  signal wr_index_binary_synced_fs3 : STD_LOGIC_VECTOR ( 2 to 5 );
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_index_gray_2msb_xor_axi : STD_LOGIC;
  signal wr_index_gray_reg : STD_LOGIC_VECTOR ( 1 to 5 );
  signal wr_index_gray_reg0 : STD_LOGIC;
  signal wr_index_gray_reg010_out : STD_LOGIC;
  signal wr_index_gray_reg012_out : STD_LOGIC;
  signal wr_index_gray_reg014_out : STD_LOGIC;
  signal wr_index_gray_reg016_out : STD_LOGIC;
  signal \wr_index_gray_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal wr_index_gray_synced_fs3 : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_index_i[5]_i_1_n_0\ : STD_LOGIC;
  signal wr_index_i_reg : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \wr_index_id_loc[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[1]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FILL_LEVEL[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \FILL_LEVEL[4]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FILL_LEVEL[5]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FILL_LEVEL[5]_i_5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \RD_INDEX[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \RD_INDEX[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \RD_INDEX[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \RD_INDEX[5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of RXF_FULL_AXI_i_2 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of RXF_FULL_I_i_2 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of TXE_MSGVAL_D1_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of TXE_MSGVAL_D2_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_fifo_rx0.u_rxxpm_1_i_45\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_fifo_rx0.u_rxxpm_1_i_55\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[3]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[1]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \wr_index_i[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \wr_index_i[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \wr_index_i[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wr_index_id_loc[1]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \wr_index_id_loc[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \wr_index_id_loc[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wr_index_id_loc[4]_i_1\ : label is "soft_lutpair144";
begin
  \FILL_LEVEL_reg[5]_0\(5 downto 0) <= \^fill_level_reg[5]_0\(5 downto 0);
  \IC_REG_WMR_I2_reg[3]_0\(1 downto 0) <= \^ic_reg_wmr_i2_reg[3]_0\(1 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  RXF_FULL_AXI <= \^rxf_full_axi\;
  RXF_FULL_I_reg_0 <= \^rxf_full_i_reg_0\;
  TXE_MSGVAL_D1_reg_0 <= \^txe_msgval_d1_reg_0\;
  TXE_MSGVAL_D2_reg_0 <= \^txe_msgval_d2_reg_0\;
  addr_location_incr_count_reg_0(0) <= \^addr_location_incr_count_reg_0\(0);
CANCEL_REQ_2C_CDC_TO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync
     port map (
      DAR_ENABLED_FS2_D1 => DAR_ENABLED_FS2_D1,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\,
      \SINGLE_BIT.s_level_out_d2_reg_0\ => CANCEL_REQ_2C_CDC_TO_n_0,
      SR(0) => SR(0),
      can_clk => can_clk,
      dest_arst => dest_arst
    );
DAR_2C_CDC_TO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5
     port map (
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      SR(0) => SR(0),
      can_clk => can_clk,
      \out\ => DAR_ENABLED_FS2
    );
DAR_ENABLED_FS2_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => DAR_ENABLED_FS2,
      Q => DAR_ENABLED_FS2_D1,
      R => SR(0)
    );
\FILL_LEVEL[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      O => \FILL_LEVEL[0]_i_1__1_n_0\
    );
\FILL_LEVEL[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I2 => \^q\(0),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      O => \FILL_LEVEL[1]_i_1_n_0\
    );
\FILL_LEVEL[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696666699996696"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I4 => \^q\(1),
      I5 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      O => \FILL_LEVEL[2]_i_1_n_0\
    );
\FILL_LEVEL[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(3),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I2 => \FILL_LEVEL[4]_i_3_n_0\,
      O => \FILL_LEVEL[3]_i_1_n_0\
    );
\FILL_LEVEL[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \^q\(4),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I2 => \^q\(3),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I4 => \FILL_LEVEL[4]_i_3_n_0\,
      O => \FILL_LEVEL[4]_i_2_n_0\
    );
\FILL_LEVEL[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BB0000FFFFB2BB"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I3 => \^q\(0),
      I4 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I5 => \^q\(2),
      O => \FILL_LEVEL[4]_i_3_n_0\
    );
\FILL_LEVEL[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF65A6"
    )
        port map (
      I0 => \FILL_LEVEL[5]_i_2_n_0\,
      I1 => \FILL_LEVEL[5]_i_3_n_0\,
      I2 => \^q\(4),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I4 => \^rxf_full_axi\,
      O => \FILL_LEVEL[5]_i_1_n_0\
    );
\FILL_LEVEL[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0EFF0F0F00EF0E"
    )
        port map (
      I0 => \FILL_LEVEL[5]_i_4_n_0\,
      I1 => \FILL_LEVEL[5]_i_5_n_0\,
      I2 => \^q\(4),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I4 => \^q\(3),
      I5 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O => \FILL_LEVEL[5]_i_2_n_0\
    );
\FILL_LEVEL[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \FILL_LEVEL[4]_i_3_n_0\,
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I2 => \^q\(3),
      O => \FILL_LEVEL[5]_i_3_n_0\
    );
\FILL_LEVEL[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDDDD0000DD0D"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I4 => \^q\(1),
      I5 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      O => \FILL_LEVEL[5]_i_4_n_0\
    );
\FILL_LEVEL[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^q\(2),
      O => \FILL_LEVEL[5]_i_5_n_0\
    );
\FILL_LEVEL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[0]_i_1__1_n_0\,
      Q => \^fill_level_reg[5]_0\(0),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[1]_i_1_n_0\,
      Q => \^fill_level_reg[5]_0\(1),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[2]_i_1_n_0\,
      Q => \^fill_level_reg[5]_0\(2),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[3]_i_1_n_0\,
      Q => \^fill_level_reg[5]_0\(3),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[4]_i_2_n_0\,
      Q => \^fill_level_reg[5]_0\(4),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[5]_i_1_n_0\,
      Q => \^fill_level_reg[5]_0\(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => IC_REG_WMR_I_TXE(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => IC_REG_WMR_I_TXE(2),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => IC_REG_WMR_I_TXE(3),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_wmr_i2_reg[3]_0\(1),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_wmr_i2_reg[3]_0\(0),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
IC_SYNC_ISR_MSGLST_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_reg_0,
      Q => IC_SYNC_ISR_MSGLST_TXE,
      R => SR(0)
    );
\RD_DATA_RET[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => IC_REG_WMR_I_TXE(1),
      I1 => \RD_DATA_RET_reg[27]\,
      I2 => \RD_DATA_RET_reg[27]_0\,
      I3 => \RD_DATA_RET_reg[27]_1\,
      I4 => \RD_DATA_RET_reg[27]_2\,
      O => D(2)
    );
\RD_DATA_RET[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => IC_REG_WMR_I_TXE(2),
      I1 => \RD_DATA_RET_reg[27]\,
      I2 => \RD_DATA_RET_reg[28]\,
      I3 => \RD_DATA_RET_reg[28]_0\,
      I4 => \RD_DATA_RET_reg[28]_1\,
      O => D(1)
    );
\RD_DATA_RET[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => IC_REG_WMR_I_TXE(3),
      I1 => \RD_DATA_RET_reg[27]\,
      I2 => \RD_DATA_RET_reg[29]\,
      I3 => \RD_DATA_RET_reg[29]_0\,
      I4 => \RD_DATA_RET_reg[29]_1\,
      O => D(0)
    );
\RD_INDEX[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => p_0_in_0,
      O => p_0_in(5)
    );
\RD_INDEX[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^fill_level_reg[5]_0\(2),
      I1 => \^fill_level_reg[5]_0\(3),
      I2 => \^fill_level_reg[5]_0\(0),
      I3 => \^fill_level_reg[5]_0\(1),
      I4 => \^fill_level_reg[5]_0\(5),
      I5 => \^fill_level_reg[5]_0\(4),
      O => \FILL_LEVEL_reg[2]_0\
    );
\RD_INDEX[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => p_0_in(4)
    );
\RD_INDEX[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => p_0_in(3)
    );
\RD_INDEX[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => p_0_in(2)
    );
\RD_INDEX[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \RD_INDEX[5]_i_1_n_0\
    );
\RD_INDEX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => p_0_in(5),
      Q => p_0_in_0,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => rd_index_gray_reg0,
      Q => \^q\(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => \RD_INDEX[5]_i_1_n_0\,
      Q => \^q\(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
RD_PTR_2C_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\
     port map (
      D(5) => rd_index_gray_synced_fs2(0),
      D(4) => rd_index_gray_synced_fs2(1),
      D(3) => rd_index_gray_synced_fs2(2),
      D(2) => rd_index_gray_synced_fs2(3),
      D(1) => rd_index_gray_synced_fs2(4),
      D(0) => rd_index_gray_synced_fs2(5),
      Q(5) => rd_index_gray_reg(0),
      Q(4) => rd_index_gray_reg(1),
      Q(3) => rd_index_gray_reg(2),
      Q(2) => rd_index_gray_reg(3),
      Q(1) => rd_index_gray_reg(4),
      Q(0) => rd_index_gray_reg(5),
      SR(0) => SR(0),
      can_clk => can_clk
    );
RXF_FULL_AXI_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4224000000000000"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in_0,
      I2 => p_0_in26_in,
      I3 => \^q\(4),
      I4 => RXF_FULL_AXI_i_2_n_0,
      I5 => RXF_FULL_AXI_i_3_n_0,
      O => RXF_FULL_AXI0
    );
RXF_FULL_AXI_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09606009"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_1_in21_in,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      O => RXF_FULL_AXI_i_2_n_0
    );
RXF_FULL_AXI_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069690069000069"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[5]\,
      O => RXF_FULL_AXI_i_3_n_0
    );
RXF_FULL_AXI_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXF_FULL_AXI0,
      Q => \^rxf_full_axi\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
RXF_FULL_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824214200000000"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => wr_index_i_reg(0),
      I2 => RXF_FULL_I_i_2_n_0,
      I3 => wr_index_i_reg(1),
      I4 => p_0_in32_in,
      I5 => \RXF_FULL_I1__6\,
      O => RXF_FULL_I0
    );
RXF_FULL_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => wr_index_i_reg(5),
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(3),
      I4 => wr_index_i_reg(2),
      O => RXF_FULL_I_i_2_n_0
    );
RXF_FULL_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060900060000090"
    )
        port map (
      I0 => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      I1 => p_1_in9_in,
      I2 => RXF_FULL_I_i_4_n_0,
      I3 => p_1_in13_in,
      I4 => p_1_in11_in,
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      O => \RXF_FULL_I1__6\
    );
RXF_FULL_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006699066600009"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(4),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      O => RXF_FULL_I_i_4_n_0
    );
RXF_FULL_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXF_FULL_I0,
      Q => \^rxf_full_i_reg_0\,
      R => SR(0)
    );
RXWM_SET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAEFFAFAFAAEFAE"
    )
        port map (
      I0 => \^fill_level_reg[5]_0\(5),
      I1 => RXWM_SET_i_2_n_0,
      I2 => IC_REG_WMR_I_TXE(1),
      I3 => \^fill_level_reg[5]_0\(4),
      I4 => IC_REG_WMR_I_TXE(2),
      I5 => \^fill_level_reg[5]_0\(3),
      O => RXWM_SET_i_1_n_0
    );
RXWM_SET_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2FFFF000022B2"
    )
        port map (
      I0 => \^fill_level_reg[5]_0\(1),
      I1 => \^ic_reg_wmr_i2_reg[3]_0\(1),
      I2 => \^fill_level_reg[5]_0\(0),
      I3 => \^ic_reg_wmr_i2_reg[3]_0\(0),
      I4 => IC_REG_WMR_I_TXE(3),
      I5 => \^fill_level_reg[5]_0\(2),
      O => RXWM_SET_i_2_n_0
    );
RXWM_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXWM_SET_i_1_n_0,
      Q => TXEWM_SET,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
TXE_MSGVAL_D1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => TXE_MSGVAL_D1_reg_1(0),
      I2 => TXE_MSGVAL_FD2,
      I3 => TXE_MSGVAL_FD1,
      O => TXE_MSGVAL_D10
    );
TXE_MSGVAL_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_MSGVAL_D10,
      Q => \^txe_msgval_d1_reg_0\,
      R => SR(0)
    );
TXE_MSGVAL_D2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => TXE_MSGVAL_D1_reg_1(0),
      I2 => \^txe_msgval_d1_reg_0\,
      O => TXE_MSGVAL_D20
    );
TXE_MSGVAL_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_MSGVAL_D20,
      Q => \^txe_msgval_d2_reg_0\,
      R => SR(0)
    );
TXE_MSGVAL_D3_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^txe_msgval_d2_reg_0\,
      Q => TXE_MSGVAL_D3,
      R => SR(0)
    );
WR_PTR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\
     port map (
      D(5) => wr_index_gray_synced_fs3(0),
      D(4) => wr_index_gray_synced_fs3(1),
      D(3) => wr_index_gray_synced_fs3(2),
      D(2) => wr_index_gray_synced_fs3(3),
      D(1) => wr_index_gray_synced_fs3(4),
      D(0) => wr_index_gray_synced_fs3(5),
      \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      Q(4) => wr_index_gray_reg(1),
      Q(3) => wr_index_gray_reg(2),
      Q(2) => wr_index_gray_reg(3),
      Q(1) => wr_index_gray_reg(4),
      Q(0) => wr_index_gray_reg(5),
      s_axi_aclk => s_axi_aclk,
      wr_index_i_reg(0) => wr_index_i_reg(0)
    );
addr_location_incr_count_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => addr_location_incr_count_reg_1,
      Q => \^addr_location_incr_count_reg_0\(0),
      R => SR(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(8),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(1),
      O => addra(2)
    );
\gen_fifo_rx0.u_rxxpm_1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8ABABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(9),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_16\(0),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_1_17\,
      O => addra(1)
    );
\gen_fifo_rx0.u_rxxpm_1_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^addr_location_incr_count_reg_0\(0),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => addra(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(10),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(31),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(31)
    );
\gen_fifo_rx0.u_rxxpm_1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_3\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(9),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(30),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(30)
    );
\gen_fifo_rx0.u_rxxpm_1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_4\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(8),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(29),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(29)
    );
\gen_fifo_rx0.u_rxxpm_1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_5\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(7),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(28),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(28)
    );
\gen_fifo_rx0.u_rxxpm_1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_6\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(6),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(27),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(27)
    );
\gen_fifo_rx0.u_rxxpm_1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_7\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(5),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(26),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(26)
    );
\gen_fifo_rx0.u_rxxpm_1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_fifo_rx0.u_rxxpm_1_i_55_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(4),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(25),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(25)
    );
\gen_fifo_rx0.u_rxxpm_1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(9),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(10)
    );
\gen_fifo_rx0.u_rxxpm_1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_9\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(3),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(24),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(24)
    );
\gen_fifo_rx0.u_rxxpm_1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_10\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(2),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(23),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(23)
    );
\gen_fifo_rx0.u_rxxpm_1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_11\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(1),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(22),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(22)
    );
\gen_fifo_rx0.u_rxxpm_1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_12\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(0),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(21),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(21)
    );
\gen_fifo_rx0.u_rxxpm_1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_13\,
      I1 => TS_RX_WDATA_F1(20),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(20),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(20)
    );
\gen_fifo_rx0.u_rxxpm_1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_14\,
      I1 => TS_RX_WDATA_F1(19),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(19),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(19)
    );
\gen_fifo_rx0.u_rxxpm_1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_15\,
      I1 => TS_RX_WDATA_F1(18),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(18),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(18)
    );
\gen_fifo_rx0.u_rxxpm_1_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I1 => TS_RX_WDATA_F1(17),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(17),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(17)
    );
\gen_fifo_rx0.u_rxxpm_1_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      I1 => TS_RX_WDATA_F1(16),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(16),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(16)
    );
\gen_fifo_rx0.u_rxxpm_1_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(15),
      I1 => TS_RX_WDATA_F1(15),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(15),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(15)
    );
\gen_fifo_rx0.u_rxxpm_1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(8),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(9)
    );
\gen_fifo_rx0.u_rxxpm_1_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(14),
      I1 => TS_RX_WDATA_F1(14),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(14),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(14)
    );
\gen_fifo_rx0.u_rxxpm_1_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(13),
      I1 => TS_RX_WDATA_F1(13),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(13),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(13)
    );
\gen_fifo_rx0.u_rxxpm_1_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(12),
      I1 => TS_RX_WDATA_F1(12),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(12),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(12)
    );
\gen_fifo_rx0.u_rxxpm_1_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(11),
      I1 => TS_RX_WDATA_F1(11),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(11),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(11)
    );
\gen_fifo_rx0.u_rxxpm_1_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(10),
      I1 => TS_RX_WDATA_F1(10),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(10),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(10)
    );
\gen_fifo_rx0.u_rxxpm_1_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(9),
      I1 => TS_RX_WDATA_F1(9),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(9),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(9)
    );
\gen_fifo_rx0.u_rxxpm_1_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(8),
      I1 => TS_RX_WDATA_F1(8),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(8),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(8)
    );
\gen_fifo_rx0.u_rxxpm_1_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(7),
      I1 => TS_RX_WDATA_F1(7),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(7),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(7)
    );
\gen_fifo_rx0.u_rxxpm_1_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(6),
      I1 => TS_RX_WDATA_F1(6),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(6),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(6)
    );
\gen_fifo_rx0.u_rxxpm_1_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(5),
      I1 => TS_RX_WDATA_F1(5),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(5),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(5)
    );
\gen_fifo_rx0.u_rxxpm_1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(7),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(8)
    );
\gen_fifo_rx0.u_rxxpm_1_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(4),
      I1 => TS_RX_WDATA_F1(4),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(4),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(4)
    );
\gen_fifo_rx0.u_rxxpm_1_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(3),
      I1 => TS_RX_WDATA_F1(3),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(3),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(3)
    );
\gen_fifo_rx0.u_rxxpm_1_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(2),
      I1 => TS_RX_WDATA_F1(2),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(2),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(2)
    );
\gen_fifo_rx0.u_rxxpm_1_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(1),
      I1 => TS_RX_WDATA_F1(1),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(1),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(1)
    );
\gen_fifo_rx0.u_rxxpm_1_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(0),
      I1 => TS_RX_WDATA_F1(0),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(0),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txe_msgval_d1_reg_0\,
      I1 => \^txe_msgval_d2_reg_0\,
      O => TXE_BRAM_WEN
    );
\gen_fifo_rx0.u_rxxpm_1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(6),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(7)
    );
\gen_fifo_rx0.u_rxxpm_1_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => transmit_mode_d1,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(16),
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \^txe_msgval_d1_reg_0\,
      O => \gen_fifo_rx0.u_rxxpm_1_i_55_n_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(5),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(6)
    );
\gen_fifo_rx0.u_rxxpm_1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(5),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(4),
      O => addra(5)
    );
\gen_fifo_rx0.u_rxxpm_1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(6),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(3),
      O => addra(4)
    );
\gen_fifo_rx0.u_rxxpm_1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(7),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(2),
      O => addra(3)
    );
\rd_index_gray_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_0_in_0,
      O => rd_index_gray_reg07_out
    );
\rd_index_gray_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => rd_index_gray_reg05_out
    );
\rd_index_gray_reg[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => rd_index_gray_reg03_out
    );
\rd_index_gray_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => rd_index_gray_reg01_out
    );
\rd_index_gray_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => rd_index_gray_reg0
    );
\rd_index_gray_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in_0,
      Q => rd_index_gray_reg(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg07_out,
      Q => rd_index_gray_reg(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg05_out,
      Q => rd_index_gray_reg(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg03_out,
      Q => rd_index_gray_reg(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg01_out,
      Q => rd_index_gray_reg(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg0,
      Q => rd_index_gray_reg(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_synced_fs2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(0),
      Q => p_0_in0_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(1),
      Q => p_0_in32_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(2),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(3),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(4),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(5),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      R => SR(0)
    );
transmit_mode_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CANCEL_REQ_2C_CDC_TO_n_0,
      Q => transmit_mode_d1,
      R => '0'
    );
\wr_index_binary_synced_fs3_d1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in26_in,
      I1 => p_1_in,
      O => wr_index_gray_2msb_xor_axi
    );
\wr_index_binary_synced_fs3_d1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => p_0_in26_in,
      O => wr_index_binary_synced_fs3(2)
    );
\wr_index_binary_synced_fs3_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => p_0_in26_in,
      O => wr_index_binary_synced_fs3(3)
    );
\wr_index_binary_synced_fs3_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in21_in,
      I1 => p_0_in26_in,
      I2 => p_1_in,
      I3 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      O => wr_index_binary_synced_fs3(4)
    );
\wr_index_binary_synced_fs3_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => p_0_in26_in,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[5]\,
      I5 => p_1_in21_in,
      O => wr_index_binary_synced_fs3(5)
    );
\wr_index_binary_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_2msb_xor_axi,
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(2),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(3),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(4),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(5),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA6AAAAA"
    )
        port map (
      I0 => wr_index_i_reg(0),
      I1 => wr_index_i_reg(2),
      I2 => wr_index_i_reg(3),
      I3 => \wr_index_gray_reg[1]_i_2_n_0\,
      I4 => wr_index_i_reg(4),
      I5 => wr_index_i_reg(1),
      O => wr_index_gray_reg016_out
    );
\wr_index_gray_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => TXE_MSGVAL_D3,
      I1 => wr_index_i_reg(5),
      O => \wr_index_gray_reg[1]_i_2_n_0\
    );
\wr_index_gray_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => wr_index_i_reg(1),
      I1 => wr_index_i_reg(4),
      I2 => wr_index_i_reg(5),
      I3 => TXE_MSGVAL_D3,
      I4 => wr_index_i_reg(3),
      I5 => wr_index_i_reg(2),
      O => wr_index_gray_reg014_out
    );
\wr_index_gray_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(3),
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(4),
      O => wr_index_gray_reg012_out
    );
\wr_index_gray_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(4),
      I2 => wr_index_i_reg(5),
      I3 => TXE_MSGVAL_D3,
      O => wr_index_gray_reg010_out
    );
\wr_index_gray_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => TXE_MSGVAL_D3,
      I1 => wr_index_i_reg(5),
      I2 => wr_index_i_reg(4),
      O => wr_index_gray_reg0
    );
\wr_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg016_out,
      Q => wr_index_gray_reg(1),
      R => SR(0)
    );
\wr_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg014_out,
      Q => wr_index_gray_reg(2),
      R => SR(0)
    );
\wr_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg012_out,
      Q => wr_index_gray_reg(3),
      R => SR(0)
    );
\wr_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg010_out,
      Q => wr_index_gray_reg(4),
      R => SR(0)
    );
\wr_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg0,
      Q => wr_index_gray_reg(5),
      R => SR(0)
    );
\wr_index_gray_synced_fs3_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(0),
      Q => p_1_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(1),
      Q => p_0_in26_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(2),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(3),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(4),
      Q => p_1_in21_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(5),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => wr_index_i_reg(1),
      I1 => wr_index_i_reg(4),
      I2 => \wr_index_gray_reg[1]_i_2_n_0\,
      I3 => wr_index_i_reg(3),
      I4 => wr_index_i_reg(2),
      I5 => wr_index_i_reg(0),
      O => p_1_in1_in
    );
\wr_index_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(3),
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(4),
      I5 => wr_index_i_reg(1),
      O => p_1_in13_in
    );
\wr_index_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => wr_index_i_reg(5),
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(3),
      I4 => wr_index_i_reg(2),
      O => p_1_in11_in
    );
\wr_index_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => TXE_MSGVAL_D3,
      I1 => wr_index_i_reg(5),
      I2 => wr_index_i_reg(4),
      I3 => wr_index_i_reg(3),
      O => p_1_in9_in
    );
\wr_index_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => TXE_MSGVAL_D3,
      I2 => wr_index_i_reg(4),
      O => p_1_in8_in
    );
\wr_index_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TXE_MSGVAL_D3,
      I1 => wr_index_i_reg(5),
      O => \wr_index_i[5]_i_1_n_0\
    );
\wr_index_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in1_in,
      Q => wr_index_i_reg(0),
      R => SR(0)
    );
\wr_index_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in13_in,
      Q => wr_index_i_reg(1),
      R => SR(0)
    );
\wr_index_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => wr_index_i_reg(2),
      R => SR(0)
    );
\wr_index_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in9_in,
      Q => wr_index_i_reg(3),
      R => SR(0)
    );
\wr_index_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in8_in,
      Q => wr_index_i_reg(4),
      R => SR(0)
    );
\wr_index_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \wr_index_i[5]_i_1_n_0\,
      Q => wr_index_i_reg(5),
      R => SR(0)
    );
\wr_index_id_loc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \wr_index_id_loc[1]_i_3_n_0\,
      I1 => dest_arst,
      O => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => TXE_BRAM_ADDR(6),
      I1 => TXE_BRAM_ADDR(9),
      I2 => TXE_BRAM_ADDR(8),
      I3 => TXE_BRAM_ADDR(7),
      I4 => TXE_BRAM_ADDR(5),
      O => \p_0_in__3\(5)
    );
\wr_index_id_loc[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(2),
      I2 => wr_index_i_reg(5),
      I3 => wr_index_i_reg(4),
      I4 => TXE_MSGVAL_D3,
      I5 => wr_index_i_reg(1),
      O => \wr_index_id_loc[1]_i_3_n_0\
    );
\wr_index_id_loc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => TXE_BRAM_ADDR(7),
      I1 => TXE_BRAM_ADDR(8),
      I2 => TXE_BRAM_ADDR(9),
      I3 => TXE_BRAM_ADDR(6),
      O => \p_0_in__3\(4)
    );
\wr_index_id_loc[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => TXE_BRAM_ADDR(9),
      I1 => TXE_BRAM_ADDR(8),
      I2 => TXE_BRAM_ADDR(7),
      O => \p_0_in__3\(3)
    );
\wr_index_id_loc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TXE_BRAM_ADDR(9),
      I1 => TXE_BRAM_ADDR(8),
      O => \p_0_in__3\(2)
    );
\wr_index_id_loc[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TXE_BRAM_ADDR(9),
      O => \p_0_in__3\(1)
    );
\wr_index_id_loc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(5),
      Q => TXE_BRAM_ADDR(5),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(4),
      Q => TXE_BRAM_ADDR(6),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(3),
      Q => TXE_BRAM_ADDR(7),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(2),
      Q => TXE_BRAM_ADDR(8),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(1),
      Q => TXE_BRAM_ADDR(9),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen is
  port (
    ADDR_M_CC : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \TXE_DATA_TS_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \TXE_DATA_TS_reg[1]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[2]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[3]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[4]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[5]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[7]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TXE_DATA_TS_reg[8]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[9]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[10]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[11]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[12]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[13]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[14]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[15]_0\ : out STD_LOGIC;
    \syncstages_ff_reg[0][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    can_clk : in STD_LOGIC;
    \addr_location_incr_count_reg[4]_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txe_id_data_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_location_incr_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen is
  signal \TXE_DATA_TS[0]_i_1_n_0\ : STD_LOGIC;
  signal \^txe_data_ts_reg[7]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \TXE_DATA_TS_reg_n_0_[0]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[10]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[11]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[12]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[13]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[14]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[15]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[1]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[2]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[3]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[4]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[5]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[8]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[9]\ : STD_LOGIC;
  signal \addr_location_incr_count[0]_i_2_n_0\ : STD_LOGIC;
  signal addr_location_incr_count_reg : STD_LOGIC_VECTOR ( 0 to 4 );
  signal locked_id_loc_sig_fs2 : STD_LOGIC_VECTOR ( 0 to 9 );
  signal locked_id_loc_sig_fs2_d1 : STD_LOGIC_VECTOR ( 0 to 9 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal txe_id_data_i : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \txe_id_data_i[0]_i_1_n_0\ : STD_LOGIC;
  signal u_txxpm_1_i_1_n_3 : STD_LOGIC;
  signal u_txxpm_1_i_2_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_2_n_1 : STD_LOGIC;
  signal u_txxpm_1_i_2_n_2 : STD_LOGIC;
  signal u_txxpm_1_i_2_n_3 : STD_LOGIC;
  signal u_txxpm_1_i_3_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_3_n_1 : STD_LOGIC;
  signal u_txxpm_1_i_3_n_2 : STD_LOGIC;
  signal u_txxpm_1_i_3_n_3 : STD_LOGIC;
  signal u_txxpm_1_i_4_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_5_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_6_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_7_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_8_n_0 : STD_LOGIC;
  signal NLW_u_txxpm_1_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_u_txxpm_1_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 10;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_location_incr_count[0]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \addr_location_incr_count[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \addr_location_incr_count[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \addr_location_incr_count[3]_i_1\ : label is "soft_lutpair149";
begin
  \TXE_DATA_TS_reg[7]_1\(0) <= \^txe_data_ts_reg[7]_1\(0);
\TXE_DATA_TS[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      I1 => addr_location_incr_count_reg(3),
      I2 => addr_location_incr_count_reg(2),
      I3 => addr_location_incr_count_reg(0),
      I4 => addr_location_incr_count_reg(1),
      O => \TXE_DATA_TS[0]_i_1_n_0\
    );
\TXE_DATA_TS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(31),
      Q => \TXE_DATA_TS_reg_n_0_[0]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(21),
      Q => \TXE_DATA_TS_reg_n_0_[10]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(20),
      Q => \TXE_DATA_TS_reg_n_0_[11]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(19),
      Q => \TXE_DATA_TS_reg_n_0_[12]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(18),
      Q => \TXE_DATA_TS_reg_n_0_[13]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(17),
      Q => \TXE_DATA_TS_reg_n_0_[14]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(16),
      Q => \TXE_DATA_TS_reg_n_0_[15]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(30),
      Q => \TXE_DATA_TS_reg_n_0_[1]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(29),
      Q => \TXE_DATA_TS_reg_n_0_[2]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(28),
      Q => \TXE_DATA_TS_reg_n_0_[3]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(27),
      Q => \TXE_DATA_TS_reg_n_0_[4]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(26),
      Q => \TXE_DATA_TS_reg_n_0_[5]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(24),
      Q => \^txe_data_ts_reg[7]_1\(0),
      R => SR(0)
    );
\TXE_DATA_TS_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(23),
      Q => \TXE_DATA_TS_reg_n_0_[8]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(22),
      Q => \TXE_DATA_TS_reg_n_0_[9]\,
      R => SR(0)
    );
\XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single
     port map (
      dest_clk => can_clk,
      dest_out(9) => locked_id_loc_sig_fs2(0),
      dest_out(8) => locked_id_loc_sig_fs2(1),
      dest_out(7) => locked_id_loc_sig_fs2(2),
      dest_out(6) => locked_id_loc_sig_fs2(3),
      dest_out(5) => locked_id_loc_sig_fs2(4),
      dest_out(4) => locked_id_loc_sig_fs2(5),
      dest_out(3) => locked_id_loc_sig_fs2(6),
      dest_out(2) => locked_id_loc_sig_fs2(7),
      dest_out(1) => locked_id_loc_sig_fs2(8),
      dest_out(0) => locked_id_loc_sig_fs2(9),
      src_clk => '0',
      src_in(9 downto 1) => \syncstages_ff_reg[0][9]\(8 downto 0),
      src_in(0) => '0'
    );
\addr_location_incr_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00000000"
    )
        port map (
      I0 => addr_location_incr_count_reg(2),
      I1 => addr_location_incr_count_reg(1),
      I2 => addr_location_incr_count_reg(3),
      I3 => addr_location_incr_count_reg(4),
      I4 => addr_location_incr_count_reg(0),
      I5 => \addr_location_incr_count_reg[4]_0\,
      O => \addr_location_incr_count[0]_i_2_n_0\
    );
\addr_location_incr_count[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => addr_location_incr_count_reg(1),
      I1 => addr_location_incr_count_reg(4),
      I2 => addr_location_incr_count_reg(3),
      I3 => addr_location_incr_count_reg(2),
      I4 => addr_location_incr_count_reg(0),
      O => \p_0_in__2\(4)
    );
\addr_location_incr_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => addr_location_incr_count_reg(2),
      I1 => addr_location_incr_count_reg(3),
      I2 => addr_location_incr_count_reg(4),
      I3 => addr_location_incr_count_reg(1),
      O => \p_0_in__2\(3)
    );
\addr_location_incr_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      I1 => addr_location_incr_count_reg(3),
      I2 => addr_location_incr_count_reg(2),
      O => \p_0_in__2\(2)
    );
\addr_location_incr_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      I1 => addr_location_incr_count_reg(3),
      O => \p_0_in__2\(1)
    );
\addr_location_incr_count[4]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      O => \p_0_in__2\(0)
    );
\addr_location_incr_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(4),
      Q => addr_location_incr_count_reg(0),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\addr_location_incr_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(3),
      Q => addr_location_incr_count_reg(1),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\addr_location_incr_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(2),
      Q => addr_location_incr_count_reg(2),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\addr_location_incr_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(1),
      Q => addr_location_incr_count_reg(3),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\addr_location_incr_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(0),
      Q => addr_location_incr_count_reg(4),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[0]\,
      I1 => txe_id_data_i(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[0]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[1]\,
      I1 => txe_id_data_i(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[1]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[2]\,
      I1 => txe_id_data_i(2),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[2]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[3]\,
      I1 => txe_id_data_i(3),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[3]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[4]\,
      I1 => txe_id_data_i(4),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[4]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[5]\,
      I1 => txe_id_data_i(5),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[5]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \^txe_data_ts_reg[7]_1\(0),
      I1 => txe_id_data_i(7),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[7]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[8]\,
      I1 => txe_id_data_i(8),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[8]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[9]\,
      I1 => txe_id_data_i(9),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[9]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[10]\,
      I1 => txe_id_data_i(10),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[10]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[11]\,
      I1 => txe_id_data_i(11),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[11]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[12]\,
      I1 => txe_id_data_i(12),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[12]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[13]\,
      I1 => txe_id_data_i(13),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[13]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[14]\,
      I1 => txe_id_data_i(14),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[14]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[15]\,
      I1 => txe_id_data_i(15),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[15]_0\
    );
\locked_id_loc_sig_fs2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(0),
      Q => locked_id_loc_sig_fs2_d1(0),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(1),
      Q => locked_id_loc_sig_fs2_d1(1),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(2),
      Q => locked_id_loc_sig_fs2_d1(2),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(3),
      Q => locked_id_loc_sig_fs2_d1(3),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(4),
      Q => locked_id_loc_sig_fs2_d1(4),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(5),
      Q => locked_id_loc_sig_fs2_d1(5),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(6),
      Q => locked_id_loc_sig_fs2_d1(6),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(7),
      Q => locked_id_loc_sig_fs2_d1(7),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(8),
      Q => locked_id_loc_sig_fs2_d1(8),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(9),
      Q => locked_id_loc_sig_fs2_d1(9),
      R => SR(0)
    );
\txe_id_data_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      I1 => addr_location_incr_count_reg(3),
      I2 => addr_location_incr_count_reg(2),
      I3 => addr_location_incr_count_reg(0),
      I4 => addr_location_incr_count_reg(1),
      O => \txe_id_data_i[0]_i_1_n_0\
    );
\txe_id_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(31),
      Q => txe_id_data_i(0),
      R => SR(0)
    );
\txe_id_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(21),
      Q => txe_id_data_i(10),
      R => SR(0)
    );
\txe_id_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(20),
      Q => txe_id_data_i(11),
      R => SR(0)
    );
\txe_id_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(19),
      Q => txe_id_data_i(12),
      R => SR(0)
    );
\txe_id_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(18),
      Q => txe_id_data_i(13),
      R => SR(0)
    );
\txe_id_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(17),
      Q => txe_id_data_i(14),
      R => SR(0)
    );
\txe_id_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(16),
      Q => txe_id_data_i(15),
      R => SR(0)
    );
\txe_id_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(15),
      Q => Q(15),
      R => SR(0)
    );
\txe_id_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(14),
      Q => Q(14),
      R => SR(0)
    );
\txe_id_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(13),
      Q => Q(13),
      R => SR(0)
    );
\txe_id_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(12),
      Q => Q(12),
      R => SR(0)
    );
\txe_id_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(30),
      Q => txe_id_data_i(1),
      R => SR(0)
    );
\txe_id_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(11),
      Q => Q(11),
      R => SR(0)
    );
\txe_id_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(10),
      Q => Q(10),
      R => SR(0)
    );
\txe_id_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(9),
      Q => Q(9),
      R => SR(0)
    );
\txe_id_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(8),
      Q => Q(8),
      R => SR(0)
    );
\txe_id_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(7),
      Q => Q(7),
      R => SR(0)
    );
\txe_id_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(6),
      Q => Q(6),
      R => SR(0)
    );
\txe_id_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(5),
      Q => Q(5),
      R => SR(0)
    );
\txe_id_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(4),
      Q => Q(4),
      R => SR(0)
    );
\txe_id_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(3),
      Q => Q(3),
      R => SR(0)
    );
\txe_id_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
\txe_id_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(29),
      Q => txe_id_data_i(2),
      R => SR(0)
    );
\txe_id_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\txe_id_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\txe_id_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(28),
      Q => txe_id_data_i(3),
      R => SR(0)
    );
\txe_id_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(27),
      Q => txe_id_data_i(4),
      R => SR(0)
    );
\txe_id_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(26),
      Q => txe_id_data_i(5),
      R => SR(0)
    );
\txe_id_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(25),
      Q => Q(16),
      R => SR(0)
    );
\txe_id_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(24),
      Q => txe_id_data_i(7),
      R => SR(0)
    );
\txe_id_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(23),
      Q => txe_id_data_i(8),
      R => SR(0)
    );
\txe_id_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(22),
      Q => txe_id_data_i(9),
      R => SR(0)
    );
u_txxpm_1_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => u_txxpm_1_i_2_n_0,
      CO(3 downto 1) => NLW_u_txxpm_1_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => u_txxpm_1_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_u_txxpm_1_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => ADDR_M_CC(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => locked_id_loc_sig_fs2_d1(0),
      S(0) => locked_id_loc_sig_fs2_d1(1)
    );
u_txxpm_1_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => u_txxpm_1_i_3_n_0,
      CO(3) => u_txxpm_1_i_2_n_0,
      CO(2) => u_txxpm_1_i_2_n_1,
      CO(1) => u_txxpm_1_i_2_n_2,
      CO(0) => u_txxpm_1_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => locked_id_loc_sig_fs2_d1(5),
      O(3 downto 0) => ADDR_M_CC(7 downto 4),
      S(3) => locked_id_loc_sig_fs2_d1(2),
      S(2) => locked_id_loc_sig_fs2_d1(3),
      S(1) => locked_id_loc_sig_fs2_d1(4),
      S(0) => u_txxpm_1_i_4_n_0
    );
u_txxpm_1_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => u_txxpm_1_i_3_n_0,
      CO(2) => u_txxpm_1_i_3_n_1,
      CO(1) => u_txxpm_1_i_3_n_2,
      CO(0) => u_txxpm_1_i_3_n_3,
      CYINIT => '0',
      DI(3) => locked_id_loc_sig_fs2_d1(6),
      DI(2) => locked_id_loc_sig_fs2_d1(7),
      DI(1) => locked_id_loc_sig_fs2_d1(8),
      DI(0) => locked_id_loc_sig_fs2_d1(9),
      O(3 downto 0) => ADDR_M_CC(3 downto 0),
      S(3) => u_txxpm_1_i_5_n_0,
      S(2) => u_txxpm_1_i_6_n_0,
      S(1) => u_txxpm_1_i_7_n_0,
      S(0) => u_txxpm_1_i_8_n_0
    );
u_txxpm_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(5),
      I1 => addr_location_incr_count_reg(0),
      O => u_txxpm_1_i_4_n_0
    );
u_txxpm_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(6),
      I1 => addr_location_incr_count_reg(1),
      O => u_txxpm_1_i_5_n_0
    );
u_txxpm_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(7),
      I1 => addr_location_incr_count_reg(2),
      O => u_txxpm_1_i_6_n_0
    );
u_txxpm_1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(8),
      I1 => addr_location_incr_count_reg(3),
      O => u_txxpm_1_i_7_n_0
    );
u_txxpm_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(9),
      I1 => addr_location_incr_count_reg(4),
      O => u_txxpm_1_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment is
  port (
    bus2ip_rnw_i_reg_0 : out STD_LOGIC;
    Bus2IP_CS : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_i_reg[14]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    E_DATA_ACK : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dest_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus2ip_addr_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[14]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^bus2ip_rnw_i_reg_0\ : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state1__2\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus2ip_addr_i[10]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[11]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[13]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[14]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[9]_i_1\ : label is "soft_lutpair2";
begin
  bus2ip_rnw_i_reg_0 <= \^bus2ip_rnw_i_reg_0\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CAEAE0C0C0C0C"
    )
        port map (
      I0 => s_axi_bresp_i,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \state1__2\,
      I3 => s_axi_rresp_i,
      I4 => \^bus2ip_rnw_i_reg_0\,
      I5 => E_DATA_ACK,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F8F8F88888888"
    )
        port map (
      I0 => \state1__2\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awvalid,
      I4 => s_axi_wvalid,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => \state1__2\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000800"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => s_axi_wready,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => E_DATA_ACK,
      I3 => \^bus2ip_rnw_i_reg_0\,
      I4 => s_axi_rresp_i,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      S => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
I_DECODER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder
     port map (
      Bus2IP_CS => Bus2IP_CS,
      E_DATA_ACK => E_DATA_ACK,
      Q => start2,
      dest_rst => dest_rst,
      s_axi_aclk => s_axi_aclk
    );
\bus2ip_addr_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[10]_i_1_n_0\
    );
\bus2ip_addr_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_awaddr(9),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[11]_i_1_n_0\
    );
\bus2ip_addr_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_awaddr(10),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[12]_i_1_n_0\
    );
\bus2ip_addr_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_awaddr(11),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[13]_i_1_n_0\
    );
\bus2ip_addr_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => \bus2ip_addr_i[14]_i_1_n_0\
    );
\bus2ip_addr_i[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => s_axi_awaddr(12),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[14]_i_2_n_0\
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_awaddr(0),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_awaddr(2),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_awaddr(3),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_awaddr(4),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[7]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_awaddr(6),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_awaddr(7),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[9]_i_1_n_0\
    );
\bus2ip_addr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[10]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(8),
      R => rst
    );
\bus2ip_addr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[11]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(9),
      R => rst
    );
\bus2ip_addr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[12]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(10),
      R => rst
    );
\bus2ip_addr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[13]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(11),
      R => rst
    );
\bus2ip_addr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[14]_i_2_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(12),
      R => rst
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(0),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(1),
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(2),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(3),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(4),
      R => rst
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[7]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(5),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(6),
      R => rst
    );
\bus2ip_addr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[9]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(7),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => \^bus2ip_rnw_i_reg_0\,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => s_axi_bresp_i,
      I1 => E_DATA_ACK,
      I2 => \^bus2ip_rnw_i_reg_0\,
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => rst
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(9),
      Q => s_axi_rdata(9),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => s_axi_rresp_i,
      I1 => E_DATA_ACK,
      I2 => \^bus2ip_rnw_i_reg_0\,
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_axi_lite_ipif is
  port (
    Bus2IP_RNW : out STD_LOGIC;
    Bus2IP_CS : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_i_reg[14]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    E_DATA_ACK : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dest_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_axi_lite_ipif;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment
     port map (
      Bus2IP_CS => Bus2IP_CS,
      Bus2IP_Reset => Bus2IP_Reset,
      E_DATA_ACK => E_DATA_ACK,
      Q(31 downto 0) => Q(31 downto 0),
      \bus2ip_addr_i_reg[14]_0\(12 downto 0) => \bus2ip_addr_i_reg[14]\(12 downto 0),
      bus2ip_rnw_i_reg_0 => Bus2IP_RNW,
      dest_rst => dest_rst,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(12 downto 0) => s_axi_araddr(12 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(12 downto 0) => s_axi_awaddr(12 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm is
  port (
    MATCH_RUNNING_SIG_reg : out STD_LOGIC;
    ID_MATCH_EN_D2_reg : out STD_LOGIC;
    RXMNF_SET : out STD_LOGIC;
    RXF_FULL_AXI : out STD_LOGIC;
    RXWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg : out STD_LOGIC;
    \addr_location_incr_count_reg[1]\ : out STD_LOGIC;
    RXF_FULL_AXI_0 : out STD_LOGIC;
    RXWM_SET_F1 : out STD_LOGIC;
    RXF_FULL_I_reg_0 : out STD_LOGIC;
    CS_H_D1 : out STD_LOGIC;
    enb : out STD_LOGIC;
    ACK_RX : out STD_LOGIC;
    CS_H_D1_1 : out STD_LOGIC;
    host_req_reg : out STD_LOGIC;
    ACK_RX_T : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FILL_LEVEL_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ack_s_gate_toggle_reg : out STD_LOGIC;
    MATCH_RESULT_SIG_reg : out STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg : out STD_LOGIC;
    \wr_index_id_loc_reg[0]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg_0 : out STD_LOGIC;
    \addr_location_incr_count_reg[0]\ : out STD_LOGIC;
    pr1_rd_req0 : out STD_LOGIC;
    VALID_S_SIG_IMM : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[2]\ : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \IC_REG_WMR_I2_reg[1]\ : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[0]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RUNNING_FIFO_ID_LOC_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_imm_cs_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]\ : out STD_LOGIC;
    ID_MATCH_EN_D2_reg_0 : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_0\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[5]\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[3]\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[1]_0\ : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \num_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \num_reg_reg[3]\ : out STD_LOGIC;
    ACF_VAL_I : out STD_LOGIC;
    \RD_INDEX_reg[1]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \RD_INDEX_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \IC_REG_WMR_I2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_index_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_id_loc_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_ADDR_M_CC_F1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    MATCH_RESULT_TO_BSP0 : out STD_LOGIC;
    \MATCHED_FILTER_INDEX_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \IC_REG_RXFP_I2_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \out\ : in STD_LOGIC;
    ACK_H_reg : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ID_MATCH_EN_OL : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    can_clk : in STD_LOGIC;
    addr_location_incr_count : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_location_incr_count_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_RX : in STD_LOGIC;
    CS_H_INTERNAL : in STD_LOGIC;
    CS_RX_T : in STD_LOGIC;
    CS_H_INTERNAL_3 : in STD_LOGIC;
    ack_s_gate_toggle_reg_0 : in STD_LOGIC;
    MATCH_RESULT_SIG_reg_0 : in STD_LOGIC;
    MATCH_RUNNING_SIG_reg_0 : in STD_LOGIC;
    pr1_rd_req_reg : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    CS_H_D1_4 : in STD_LOGIC;
    \RD_DATA_RET[18]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_DATA_RET[20]_i_7\ : in STD_LOGIC;
    \RD_DATA_RET[20]_i_7_0\ : in STD_LOGIC;
    \RD_DATA_RET[18]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_INDEX_reg[6]\ : in STD_LOGIC;
    \RD_INDEX_reg[6]_0\ : in STD_LOGIC;
    \RD_INDEX_reg[6]_1\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET_reg[18]_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_imm_cs[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MATCHED_FILTER_INDEX_reg[0]\ : in STD_LOGIC;
    \num5_carry__0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TS_RX_WEN : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg_1 : in STD_LOGIC;
    TS_RX_WEN_F1 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg_2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : in STD_LOGIC;
    \wr_index_i_reg[1]\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F0 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \wr_index_i_reg[1]_0\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F1 : in STD_LOGIC;
    RXE_RXFIFO_WEN : in STD_LOGIC;
    MATCH_RESULT_TO_BSP_reg : in STD_LOGIC;
    MATCH_RESULT_FS2_D1 : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_3\ : in STD_LOGIC;
    \FILTER_ID_DATA_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FILL_LEVEL_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \FILL_LEVEL_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm is
  signal \^ack_rx\ : STD_LOGIC;
  signal IC_REG_FSR_I : STD_LOGIC_VECTOR ( 3 to 5 );
  signal \^rxf_full_at_msg_boundary_reg_0\ : STD_LOGIC;
  signal \^rxf_full_i_reg_0\ : STD_LOGIC;
begin
  ACK_RX <= \^ack_rx\;
  RXF_FULL_AT_MSG_BOUNDARY_reg_0 <= \^rxf_full_at_msg_boundary_reg_0\;
  RXF_FULL_I_reg_0 <= \^rxf_full_i_reg_0\;
\GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\
     port map (
      E(0) => E(0),
      \FILL_LEVEL_reg[5]_0\(0) => \FILL_LEVEL_reg[5]_0\(0),
      \IC_REG_RXFP_I2_reg[0]_0\(4 downto 0) => \IC_REG_RXFP_I2_reg[0]\(4 downto 0),
      \IC_REG_WMR_I2_reg[0]_0\ => \IC_REG_WMR_I2_reg[0]\,
      \IC_REG_WMR_I2_reg[1]_0\ => \IC_REG_WMR_I2_reg[1]\,
      \IC_REG_WMR_I2_reg[2]_0\ => \IC_REG_WMR_I2_reg[2]\,
      \IC_REG_WMR_I2_reg[3]_0\(2 downto 0) => \IC_REG_WMR_I2_reg[3]\(2 downto 0),
      \MULTI_BIT.s_level_out_bus_d5_reg[0]\ => ACK_H_reg,
      Q(6 downto 0) => \FILL_LEVEL_reg[6]\(6 downto 0),
      \RD_DATA_RET[18]_i_4\(2 downto 0) => \RD_DATA_RET[18]_i_4\(2 downto 0),
      \RD_DATA_RET[18]_i_4_0\(2) => IC_REG_FSR_I(3),
      \RD_DATA_RET[18]_i_4_0\(1) => IC_REG_FSR_I(4),
      \RD_DATA_RET[18]_i_4_0\(0) => IC_REG_FSR_I(5),
      \RD_DATA_RET[18]_i_4_1\(2 downto 0) => \RD_DATA_RET[18]_i_4_0\(2 downto 0),
      \RD_DATA_RET[20]_i_7\ => \RD_DATA_RET[20]_i_7\,
      \RD_DATA_RET[20]_i_7_0\ => \RD_DATA_RET[20]_i_7_0\,
      \RD_INDEX_reg[1]_0\(5 downto 0) => \RD_INDEX_reg[1]_0\(5 downto 0),
      \RD_INDEX_reg[6]_0\ => \RD_INDEX_reg[6]\,
      \RD_INDEX_reg[6]_1\ => \RD_INDEX_reg[6]_0\,
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10 downto 0),
      \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0),
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_RXFIFO_WEN => RXE_RXFIFO_WEN,
      RXE_RXFIFO_WEN_FD1 => RXE_RXFIFO_WEN_FD1,
      RXE_RXFIFO_WEN_FD2 => RXE_RXFIFO_WEN_FD2,
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg_0 => \^rxf_full_at_msg_boundary_reg_0\,
      RXF_FULL_AT_MSG_BOUNDARY_reg_1 => RXF_FULL_AT_MSG_BOUNDARY_reg_2,
      RXF_FULL_AXI_0 => RXF_FULL_AXI_0,
      RXF_FULL_I_reg_0 => \^rxf_full_i_reg_0\,
      RXWM_SET_F1 => RXWM_SET_F1,
      RX_ADDR_M_CC_F1(9 downto 0) => RX_ADDR_M_CC_F1(9 downto 0),
      SR(0) => SR(0),
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      addr_location_incr_count_2(0) => addr_location_incr_count_2(0),
      \addr_location_incr_count_reg[0]_0\ => \addr_location_incr_count_reg[0]\,
      can_clk => can_clk,
      dest_arst => dest_arst,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(10 downto 0) => s_axi_wdata(16 downto 6),
      \wr_index_i_reg[1]_0\ => \wr_index_i_reg[1]_0\,
      \wr_index_i_reg[6]_0\(0) => \wr_index_i_reg[6]_0\(0),
      \wr_index_i_reg[6]_1\(0) => \wr_index_i_reg[6]_2\(0)
    );
\GEN_FIFO_CNTL.rxmsg_fifo_cntl\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl
     port map (
      E(0) => E(0),
      \FILL_LEVEL_reg[5]_0\(0) => \FILL_LEVEL_reg[5]\(0),
      \IC_REG_WMR_I2_reg[0]_0\(5 downto 0) => \IC_REG_WMR_I2_reg[0]_0\(5 downto 0),
      MATCH_RESULT_FS2_D1 => MATCH_RESULT_FS2_D1,
      MATCH_RESULT_TO_BSP0 => MATCH_RESULT_TO_BSP0,
      MATCH_RESULT_TO_BSP_reg => MATCH_RESULT_TO_BSP_reg,
      MATCH_RESULT_TO_BSP_reg_0 => \^rxf_full_i_reg_0\,
      MATCH_RESULT_TO_BSP_reg_1 => \^rxf_full_at_msg_boundary_reg_0\,
      \MULTI_BIT.s_level_out_bus_d5_reg[0]\ => ACK_H_reg,
      Q(6) => Q(3),
      Q(5) => IC_REG_FSR_I(3),
      Q(4) => IC_REG_FSR_I(4),
      Q(3) => IC_REG_FSR_I(5),
      Q(2 downto 0) => Q(2 downto 0),
      \RD_INDEX_reg[1]_0\(5 downto 0) => \RD_INDEX_reg[1]\(5 downto 0),
      \RD_INDEX_reg[6]_0\ => \RD_INDEX_reg[6]_1\,
      \RD_INDEX_reg[6]_1\ => \RD_INDEX_reg[6]_0\,
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(10 downto 0),
      \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0),
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_RXFIFO_WEN => RXE_RXFIFO_WEN,
      RXE_RXFIFO_WEN_FD1 => RXE_RXFIFO_WEN_FD1,
      RXE_RXFIFO_WEN_FD2 => RXE_RXFIFO_WEN_FD2,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXF_FULL_AT_MSG_BOUNDARY_reg_0 => RXF_FULL_AT_MSG_BOUNDARY_reg,
      RXF_FULL_AT_MSG_BOUNDARY_reg_1 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      RXF_FULL_AXI => RXF_FULL_AXI,
      RXF_FULL_I_reg_0 => RXF_FULL_I_reg,
      RXWM_SET => RXWM_SET,
      SR(0) => SR(0),
      TS_RX_WEN => TS_RX_WEN,
      addr_location_incr_count(0) => addr_location_incr_count(0),
      \addr_location_incr_count_reg[0]_0\ => \wr_index_id_loc_reg[0]\(0),
      \addr_location_incr_count_reg[1]_0\ => \addr_location_incr_count_reg[1]\,
      can_clk => can_clk,
      dest_arst => dest_arst,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(5 downto 0) => s_axi_wdata(5 downto 0),
      \wr_index_i_reg[1]_0\ => \wr_index_i_reg[1]\,
      \wr_index_i_reg[6]_0\(0) => \wr_index_i_reg[6]\(0),
      \wr_index_i_reg[6]_1\(0) => \wr_index_i_reg[6]_1\(0),
      \wr_index_id_loc_reg[0]_0\(8 downto 0) => \wr_index_id_loc_reg[0]\(9 downto 1),
      \wr_index_id_loc_reg[9]_0\(0) => \wr_index_id_loc_reg[9]\(0)
    );
\GEN_IMM.ol_imm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm
     port map (
      ACF_VAL_I => ACF_VAL_I,
      Bus2IP_RNW => Bus2IP_RNW,
      CS_H_D1_4 => CS_H_D1_4,
      D(3 downto 0) => D(3 downto 0),
      \FILTER_ID_DATA_reg[0]_0\(31 downto 0) => \FILTER_ID_DATA_reg[0]\(31 downto 0),
      \FSM_sequential_imm_cs[0]_i_2_0\(0) => \FSM_sequential_imm_cs[0]_i_2\(0),
      \FSM_sequential_imm_cs_reg[0]_0\ => \FSM_sequential_imm_cs_reg[0]\,
      \FSM_sequential_imm_cs_reg[0]_1\ => \FSM_sequential_imm_cs_reg[0]_0\,
      \FSM_sequential_imm_cs_reg[0]_2\ => \FSM_sequential_imm_cs_reg[0]_1\,
      \FSM_sequential_imm_cs_reg[0]_3\ => \FSM_sequential_imm_cs_reg[0]_2\,
      \FSM_sequential_imm_cs_reg[0]_4\ => \FSM_sequential_imm_cs_reg[0]_3\,
      \FSM_sequential_imm_cs_reg[1]_0\ => \FSM_sequential_imm_cs_reg[1]\,
      \FSM_sequential_imm_cs_reg[1]_1\ => \FSM_sequential_imm_cs_reg[1]_0\,
      ID_MATCH_EN_D2_reg_0 => ID_MATCH_EN_D2_reg,
      ID_MATCH_EN_D2_reg_1 => ID_MATCH_EN_D2_reg_0,
      ID_MATCH_EN_OL => ID_MATCH_EN_OL,
      \MATCHED_FILTER_INDEX_reg[0]_0\ => ACK_H_reg,
      \MATCHED_FILTER_INDEX_reg[0]_1\ => \MATCHED_FILTER_INDEX_reg[0]\,
      \MATCHED_FILTER_INDEX_reg[4]_0\(4 downto 0) => \MATCHED_FILTER_INDEX_reg[4]\(4 downto 0),
      MATCH_RESULT_SIG_reg_0 => MATCH_RESULT_SIG_reg,
      MATCH_RESULT_SIG_reg_1 => MATCH_RESULT_SIG_reg_0,
      MATCH_RUNNING_SIG_reg_0 => MATCH_RUNNING_SIG_reg,
      MATCH_RUNNING_SIG_reg_1 => MATCH_RUNNING_SIG_reg_0,
      Q(3 downto 0) => \RUNNING_FIFO_ID_LOC_reg_reg[1]\(3 downto 0),
      \RUNNING_FIFO_ID_LOC_reg_reg[1]_0\ => \RUNNING_FIFO_ID_LOC_reg_reg[1]_0\,
      \RUNNING_FIFO_ID_LOC_reg_reg[3]_0\ => \RUNNING_FIFO_ID_LOC_reg_reg[3]\,
      \RUNNING_FIFO_ID_LOC_reg_reg[5]_0\ => \RUNNING_FIFO_ID_LOC_reg_reg[5]\,
      RXMNF_SET => RXMNF_SET,
      VALID_S_SIG_IMM => VALID_S_SIG_IMM,
      ack_s_gate_toggle_reg_0 => ack_s_gate_toggle_reg,
      ack_s_gate_toggle_reg_1 => ack_s_gate_toggle_reg_0,
      addrb(1 downto 0) => addrb(1 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_2\,
      \num5_carry__0_0\(31 downto 0) => \num5_carry__0\(31 downto 0),
      \num_reg_reg[3]_0\ => \num_reg_reg[3]\,
      \num_reg_reg[4]_0\(4 downto 0) => \num_reg_reg[4]\(4 downto 0),
      \out\ => \out\,
      pr1_rd_req0 => pr1_rd_req0,
      pr1_rd_req_reg => pr1_rd_req_reg,
      s_axi_aclk => s_axi_aclk
    );
ol_tac: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6
     port map (
      ACK_H_reg_0 => ACK_H_reg,
      ACK_RX => \^ack_rx\,
      CS_H_D1 => CS_H_D1,
      CS_H_INTERNAL => CS_H_INTERNAL,
      CS_RX => CS_RX,
      enb => enb,
      s_axi_aclk => s_axi_aclk
    );
ol_tac_nf: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7
     port map (
      ACK_H_reg_0 => ACK_H_reg,
      ACK_RX => \^ack_rx\,
      ACK_RX_T => ACK_RX_T,
      CS_H_D1_1 => CS_H_D1_1,
      CS_H_INTERNAL_3 => CS_H_INTERNAL_3,
      CS_RX_T => CS_RX_T,
      \RD_DATA_RET_reg[18]\(1 downto 0) => \RD_DATA_RET_reg[18]\(1 downto 0),
      \RD_DATA_RET_reg[18]_0\ => \RD_DATA_RET_reg[18]_0\,
      doutb(1 downto 0) => doutb(1 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      host_req_reg_0 => host_req_reg,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm is
  port (
    postpone_flag : out STD_LOGIC;
    postpone_flag_2_reg : out STD_LOGIC;
    CANCEL_CONFIRMED_OL_D1_SIG_reg : out STD_LOGIC;
    INDEX_VALID_SIG_reg : out STD_LOGIC;
    src_in : out STD_LOGIC;
    winning_or_locked_index_cancel_req_reg : out STD_LOGIC;
    TRR_REG_WRITE_PULSE : out STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[0]\ : out STD_LOGIC;
    trigger_next_round : out STD_LOGIC;
    ACK_TX_WR : out STD_LOGIC;
    wea : out STD_LOGIC_VECTOR ( 0 to 0 );
    CS_H_D1 : out STD_LOGIC;
    ACK_TX_RD : out STD_LOGIC;
    ACK_S_SIG_IMM : out STD_LOGIC;
    TXE_MSGVAL_D2_reg : out STD_LOGIC;
    RXF_FULL_AXI : out STD_LOGIC;
    TXEWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg : out STD_LOGIC;
    TXE_MSGVAL_D1_reg : out STD_LOGIC;
    invalidate_buffer_i : out STD_LOGIC;
    addr_location_incr_count_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_SYNC_ISR_MSGLST_TXE : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACK_H_reg : out STD_LOGIC;
    \IC_REG_BRPR_I_reg[1]\ : out STD_LOGIC;
    \ADDR_RET_reg[12]\ : out STD_LOGIC;
    \IC_REG_ECR_I_reg[8]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC;
    ACK_H_reg_0 : out STD_LOGIC;
    \TRR_i_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_4\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_5\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_6\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_7\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_8\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_9\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_10\ : out STD_LOGIC;
    ACK_H_reg_1 : out STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    IC_REG_TCR_I : out STD_LOGIC_VECTOR ( 0 to 31 );
    postpone_flag_2_reg_0 : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \RD_INDEX_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \TRR_i_reg[13]\ : out STD_LOGIC;
    \TRR_i_D1_reg[28]\ : out STD_LOGIC;
    \TRR_i_D1_reg[23]\ : out STD_LOGIC;
    \TRR_i_reg[13]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[3]\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[8]\ : out STD_LOGIC;
    pr1_rd_req_reg : out STD_LOGIC;
    \FILL_LEVEL_reg[2]\ : out STD_LOGIC;
    \FILL_LEVEL_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pr1_rd_req_reg_0 : out STD_LOGIC;
    \RUNNING_ID_LOC_reg_reg[2]\ : out STD_LOGIC;
    \RUNNING_ID_LOC_reg_reg[0]\ : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \TXE_DATA_TS_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXE_BRAM_WEN : out STD_LOGIC;
    ADDR_M_CC : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    can_clk : in STD_LOGIC;
    \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    BUFFER_LOCKED_D1_reg : in STD_LOGIC;
    TRR_REG_WRITE_PULSE0 : in STD_LOGIC;
    CS_H0 : in STD_LOGIC;
    CS_H00_out : in STD_LOGIC;
    pr1_rd_req0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : in STD_LOGIC;
    postpone_flag_reg : in STD_LOGIC;
    postpone_flag_2_reg_1 : in STD_LOGIC;
    invalidate_buffer_reg : in STD_LOGIC;
    INDEX_VALID_SIG_reg_0 : in STD_LOGIC;
    addr_location_incr_count_reg_0 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg : in STD_LOGIC;
    \RD_DATA_RET_reg[27]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[29]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[29]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[28]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[28]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[27]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[27]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]_1\ : in STD_LOGIC;
    \RD_DATA_S_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RD_DATA_RET_reg[18]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[25]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[25]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[25]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACK_RX_T : in STD_LOGIC;
    \RD_DATA_RET_reg[1]\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \RD_DATA_RET_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_DATA_RET_reg[24]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[24]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[15]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[15]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET_reg[12]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[13]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[12]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[11]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[10]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[9]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[7]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[6]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[5]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[4]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[3]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[2]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]_1\ : in STD_LOGIC;
    ACK_CR : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    host_wr_req_reg : in STD_LOGIC;
    VALID_S_SIG_IMM : in STD_LOGIC;
    \RD_DATA_RET_reg[0]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ACK_RX : in STD_LOGIC;
    \TRR_i_reg[0]\ : in STD_LOGIC;
    MSG_DONE_FROM_BSP : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_11\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_13\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_15\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_16\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_17\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_18\ : in STD_LOGIC;
    IC_REG_ISR_TXTRS_I_i_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IC_REG_ISR_TXCRS_I_i_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    TXE_MSGVAL_FD2 : in STD_LOGIC;
    TXE_MSGVAL_FD1 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \addr_location_incr_count_reg[4]\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \TCR_i_reg[0]\ : in STD_LOGIC;
    \txe_id_data_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FILL_LEVEL_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_INDEX_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_location_incr_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_3\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_4\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    TS_RX_WEN : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TS_RX_WDATA_F1 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm is
  signal ACK_S_SIG : STD_LOGIC;
  signal \^ack_tx_rd\ : STD_LOGIC;
  signal \^ack_tx_wr\ : STD_LOGIC;
  signal \^cancel_confirmed_ol_d1_sig_reg\ : STD_LOGIC;
  signal \^fsm_sequential_tbs_cs_reg[0]\ : STD_LOGIC;
  signal \^ic_reg_tcr_i\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal IC_REG_TRR_I : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \^index_valid_sig_reg\ : STD_LOGIC;
  signal RUNNING_ID_LOC_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  signal TBS_RUNNING_D1 : STD_LOGIC;
  signal \^trr_reg_write_pulse\ : STD_LOGIC;
  signal TRR_TBS_SIG : STD_LOGIC_VECTOR ( 24 to 24 );
  signal TRR_TBS_i0 : STD_LOGIC;
  signal TRR_TBS_i0158_out : STD_LOGIC;
  signal TRR_TBS_i0163_out : STD_LOGIC;
  signal TRR_TBS_i0168_out : STD_LOGIC;
  signal TRR_TBS_i0173_out : STD_LOGIC;
  signal TRR_TBS_i0178_out : STD_LOGIC;
  signal TRR_TBS_i0183_out : STD_LOGIC;
  signal TRR_TBS_i0188_out : STD_LOGIC;
  signal TRR_TBS_i0193_out : STD_LOGIC;
  signal TRR_TBS_i0198_out : STD_LOGIC;
  signal TRR_TBS_i0203_out : STD_LOGIC;
  signal TRR_TBS_i0208_out : STD_LOGIC;
  signal TRR_TBS_i0213_out : STD_LOGIC;
  signal TRR_TBS_i0218_out : STD_LOGIC;
  signal TRR_TBS_i0223_out : STD_LOGIC;
  signal TRR_i2294_in : STD_LOGIC;
  signal \^trr_i_reg[31]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^txe_data_ts_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txe_msgval_d1_reg\ : STD_LOGIC;
  signal \^txe_msgval_d2_reg\ : STD_LOGIC;
  signal WINNING_ID_LOC_SIG : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \^invalidate_buffer_i\ : STD_LOGIC;
  signal locked_id_loc_sig : STD_LOGIC_VECTOR ( 0 to 8 );
  signal num_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ol_tac_wr_n_19 : STD_LOGIC;
  signal ol_tac_wr_n_20 : STD_LOGIC;
  signal ol_tac_wr_n_21 : STD_LOGIC;
  signal ol_tbs_n_15 : STD_LOGIC;
  signal ol_tbs_n_16 : STD_LOGIC;
  signal ol_tbs_n_32 : STD_LOGIC;
  signal ol_tbs_n_8 : STD_LOGIC;
  signal ol_tbs_n_9 : STD_LOGIC;
  signal ol_txreg_n_2 : STD_LOGIC;
  signal ol_txreg_n_74 : STD_LOGIC;
  signal ol_txreg_n_75 : STD_LOGIC;
  signal ol_txreg_n_76 : STD_LOGIC;
  signal ol_txreg_n_77 : STD_LOGIC;
  signal ol_txreg_n_78 : STD_LOGIC;
  signal ol_txreg_n_79 : STD_LOGIC;
  signal ol_txreg_n_80 : STD_LOGIC;
  signal ol_wrh_n_10 : STD_LOGIC;
  signal ol_wrh_n_11 : STD_LOGIC;
  signal ol_wrh_n_12 : STD_LOGIC;
  signal ol_wrh_n_13 : STD_LOGIC;
  signal ol_wrh_n_14 : STD_LOGIC;
  signal ol_wrh_n_15 : STD_LOGIC;
  signal ol_wrh_n_16 : STD_LOGIC;
  signal ol_wrh_n_17 : STD_LOGIC;
  signal ol_wrh_n_18 : STD_LOGIC;
  signal ol_wrh_n_19 : STD_LOGIC;
  signal ol_wrh_n_20 : STD_LOGIC;
  signal ol_wrh_n_21 : STD_LOGIC;
  signal ol_wrh_n_22 : STD_LOGIC;
  signal ol_wrh_n_23 : STD_LOGIC;
  signal ol_wrh_n_24 : STD_LOGIC;
  signal ol_wrh_n_25 : STD_LOGIC;
  signal ol_wrh_n_26 : STD_LOGIC;
  signal ol_wrh_n_27 : STD_LOGIC;
  signal ol_wrh_n_28 : STD_LOGIC;
  signal ol_wrh_n_29 : STD_LOGIC;
  signal ol_wrh_n_30 : STD_LOGIC;
  signal ol_wrh_n_31 : STD_LOGIC;
  signal ol_wrh_n_32 : STD_LOGIC;
  signal ol_wrh_n_33 : STD_LOGIC;
  signal ol_wrh_n_34 : STD_LOGIC;
  signal ol_wrh_n_35 : STD_LOGIC;
  signal ol_wrh_n_36 : STD_LOGIC;
  signal ol_wrh_n_37 : STD_LOGIC;
  signal ol_wrh_n_38 : STD_LOGIC;
  signal ol_wrh_n_39 : STD_LOGIC;
  signal ol_wrh_n_40 : STD_LOGIC;
  signal ol_wrh_n_41 : STD_LOGIC;
  signal ol_wrh_n_42 : STD_LOGIC;
  signal ol_wrh_n_43 : STD_LOGIC;
  signal ol_wrh_n_44 : STD_LOGIC;
  signal ol_wrh_n_45 : STD_LOGIC;
  signal ol_wrh_n_46 : STD_LOGIC;
  signal ol_wrh_n_47 : STD_LOGIC;
  signal ol_wrh_n_48 : STD_LOGIC;
  signal ol_wrh_n_49 : STD_LOGIC;
  signal ol_wrh_n_5 : STD_LOGIC;
  signal ol_wrh_n_50 : STD_LOGIC;
  signal ol_wrh_n_51 : STD_LOGIC;
  signal ol_wrh_n_52 : STD_LOGIC;
  signal ol_wrh_n_53 : STD_LOGIC;
  signal ol_wrh_n_54 : STD_LOGIC;
  signal ol_wrh_n_55 : STD_LOGIC;
  signal ol_wrh_n_56 : STD_LOGIC;
  signal ol_wrh_n_57 : STD_LOGIC;
  signal ol_wrh_n_58 : STD_LOGIC;
  signal ol_wrh_n_59 : STD_LOGIC;
  signal ol_wrh_n_6 : STD_LOGIC;
  signal ol_wrh_n_60 : STD_LOGIC;
  signal ol_wrh_n_61 : STD_LOGIC;
  signal ol_wrh_n_62 : STD_LOGIC;
  signal ol_wrh_n_63 : STD_LOGIC;
  signal ol_wrh_n_64 : STD_LOGIC;
  signal ol_wrh_n_65 : STD_LOGIC;
  signal ol_wrh_n_66 : STD_LOGIC;
  signal ol_wrh_n_67 : STD_LOGIC;
  signal ol_wrh_n_68 : STD_LOGIC;
  signal ol_wrh_n_69 : STD_LOGIC;
  signal ol_wrh_n_7 : STD_LOGIC;
  signal ol_wrh_n_70 : STD_LOGIC;
  signal ol_wrh_n_71 : STD_LOGIC;
  signal ol_wrh_n_72 : STD_LOGIC;
  signal ol_wrh_n_73 : STD_LOGIC;
  signal ol_wrh_n_74 : STD_LOGIC;
  signal ol_wrh_n_75 : STD_LOGIC;
  signal ol_wrh_n_76 : STD_LOGIC;
  signal ol_wrh_n_77 : STD_LOGIC;
  signal ol_wrh_n_78 : STD_LOGIC;
  signal ol_wrh_n_79 : STD_LOGIC;
  signal ol_wrh_n_8 : STD_LOGIC;
  signal ol_wrh_n_80 : STD_LOGIC;
  signal ol_wrh_n_81 : STD_LOGIC;
  signal ol_wrh_n_82 : STD_LOGIC;
  signal ol_wrh_n_83 : STD_LOGIC;
  signal ol_wrh_n_84 : STD_LOGIC;
  signal ol_wrh_n_85 : STD_LOGIC;
  signal ol_wrh_n_86 : STD_LOGIC;
  signal ol_wrh_n_87 : STD_LOGIC;
  signal ol_wrh_n_88 : STD_LOGIC;
  signal ol_wrh_n_89 : STD_LOGIC;
  signal ol_wrh_n_9 : STD_LOGIC;
  signal ol_wrh_n_90 : STD_LOGIC;
  signal passed_trig0 : STD_LOGIC;
  signal trig_pulse_1 : STD_LOGIC;
  signal trig_pulse_2 : STD_LOGIC;
  signal trig_pulse_20 : STD_LOGIC;
  signal trigger_next_round0 : STD_LOGIC;
  signal trigger_next_round_d1 : STD_LOGIC;
  signal txe_id_data_i : STD_LOGIC_VECTOR ( 6 to 31 );
  signal txmsg_addr_gen_n_10 : STD_LOGIC;
  signal txmsg_addr_gen_n_28 : STD_LOGIC;
  signal txmsg_addr_gen_n_29 : STD_LOGIC;
  signal txmsg_addr_gen_n_30 : STD_LOGIC;
  signal txmsg_addr_gen_n_31 : STD_LOGIC;
  signal txmsg_addr_gen_n_32 : STD_LOGIC;
  signal txmsg_addr_gen_n_33 : STD_LOGIC;
  signal txmsg_addr_gen_n_35 : STD_LOGIC;
  signal txmsg_addr_gen_n_36 : STD_LOGIC;
  signal txmsg_addr_gen_n_37 : STD_LOGIC;
  signal txmsg_addr_gen_n_38 : STD_LOGIC;
  signal txmsg_addr_gen_n_39 : STD_LOGIC;
  signal txmsg_addr_gen_n_40 : STD_LOGIC;
  signal txmsg_addr_gen_n_41 : STD_LOGIC;
  signal txmsg_addr_gen_n_42 : STD_LOGIC;
  signal winning_index_sig : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal winning_or_locked_index_cancel_req0 : STD_LOGIC;
  signal \^winning_or_locked_index_cancel_req_reg\ : STD_LOGIC;
begin
  ACK_TX_RD <= \^ack_tx_rd\;
  ACK_TX_WR <= \^ack_tx_wr\;
  CANCEL_CONFIRMED_OL_D1_SIG_reg <= \^cancel_confirmed_ol_d1_sig_reg\;
  \FSM_sequential_tbs_cs_reg[0]\ <= \^fsm_sequential_tbs_cs_reg[0]\;
  IC_REG_TCR_I(0 to 31) <= \^ic_reg_tcr_i\(0 to 31);
  INDEX_VALID_SIG_reg <= \^index_valid_sig_reg\;
  TRR_REG_WRITE_PULSE <= \^trr_reg_write_pulse\;
  \TRR_i_reg[31]\(30 downto 0) <= \^trr_i_reg[31]\(30 downto 0);
  \TXE_DATA_TS_reg[7]\(0) <= \^txe_data_ts_reg[7]\(0);
  TXE_MSGVAL_D1_reg <= \^txe_msgval_d1_reg\;
  TXE_MSGVAL_D2_reg <= \^txe_msgval_d2_reg\;
  invalidate_buffer_i <= \^invalidate_buffer_i\;
  winning_or_locked_index_cancel_req_reg <= \^winning_or_locked_index_cancel_req_reg\;
ol_nrh: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh
     port map (
      TRR_REG_WRITE_PULSE => \^trr_reg_write_pulse\,
      invalidate_buffer_i => \^invalidate_buffer_i\,
      invalidate_buffer_reg_0 => invalidate_buffer_reg,
      passed_trig0 => passed_trig0,
      passed_trig_reg_0 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      postpone_flag => postpone_flag,
      postpone_flag_2_reg_0 => postpone_flag_2_reg,
      postpone_flag_2_reg_1 => postpone_flag_2_reg_0,
      postpone_flag_2_reg_2 => postpone_flag_2_reg_1,
      postpone_flag_reg_0 => postpone_flag_reg,
      s_axi_aclk => s_axi_aclk,
      trig_pulse_1 => trig_pulse_1,
      trig_pulse_2 => trig_pulse_2,
      trigger_next_round0 => trigger_next_round0,
      trigger_next_round_reg => BUFFER_LOCKED_D1_reg,
      trigger_next_round_reg_0 => \^index_valid_sig_reg\
    );
ol_tac_rd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac
     port map (
      ACK_H_reg_0 => \^ack_tx_rd\,
      ACK_H_reg_1 => ACK_H_reg_1,
      ACK_RET_reg => \^ack_tx_wr\,
      ACK_RX_T => ACK_RX_T,
      ACK_S_SIG => ACK_S_SIG,
      ACK_S_SIG_IMM => ACK_S_SIG_IMM,
      Bus2IP_RNW => Bus2IP_RNW,
      CS_H00_out => CS_H00_out,
      CS_H_D1 => CS_H_D1,
      Q(8) => RUNNING_ID_LOC_reg(0),
      Q(7) => RUNNING_ID_LOC_reg(1),
      Q(6) => RUNNING_ID_LOC_reg(2),
      Q(5) => RUNNING_ID_LOC_reg(3),
      Q(4) => RUNNING_ID_LOC_reg(4),
      Q(3) => RUNNING_ID_LOC_reg(5),
      Q(2) => RUNNING_ID_LOC_reg(6),
      Q(1) => RUNNING_ID_LOC_reg(7),
      Q(0) => RUNNING_ID_LOC_reg(8),
      \RUNNING_ID_LOC_reg_reg[0]\ => \RUNNING_ID_LOC_reg_reg[0]\,
      \RUNNING_ID_LOC_reg_reg[2]\ => \RUNNING_ID_LOC_reg_reg[2]\,
      VALID_S_SIG_IMM => VALID_S_SIG_IMM,
      addrb(7 downto 0) => addrb(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\(9 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_11\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(3 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_12\(3 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_13\,
      \gen_wr_a.gen_word_narrow.mem_reg_2\(3 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_14\(3 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_3\ => \gen_wr_a.gen_word_narrow.mem_reg_15\,
      \gen_wr_a.gen_word_narrow.mem_reg_4\ => \gen_wr_a.gen_word_narrow.mem_reg_16\,
      \gen_wr_a.gen_word_narrow.mem_reg_5\ => \gen_wr_a.gen_word_narrow.mem_reg_17\,
      \gen_wr_a.gen_word_narrow.mem_reg_6\ => \gen_wr_a.gen_word_narrow.mem_reg_18\,
      host_req_reg_0 => host_wr_req_reg,
      pr1_rd_req0 => pr1_rd_req0,
      pr1_rd_req_reg_0 => pr1_rd_req_reg,
      pr1_rd_req_reg_1 => pr1_rd_req_reg_0,
      pr1_rd_req_reg_2 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      pr2_rd_req_reg_0 => ol_tbs_n_16,
      s_axi_aclk => s_axi_aclk
    );
ol_tac_wr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4
     port map (
      ACK_CR => ACK_CR,
      ACK_H_reg_0 => \^ack_tx_wr\,
      ACK_H_reg_1 => ACK_H_reg,
      ACK_H_reg_2 => ol_tac_wr_n_19,
      ACK_H_reg_3 => ol_tac_wr_n_20,
      ACK_H_reg_4 => ol_tac_wr_n_21,
      ACK_H_reg_5 => ACK_H_reg_0,
      ACK_RX => ACK_RX,
      ACK_RX_T => ACK_RX_T,
      \ADDR_RET_reg[12]\ => \ADDR_RET_reg[12]\,
      Bus2IP_RNW => Bus2IP_RNW,
      CS_H0 => CS_H0,
      D(13 downto 0) => D(16 downto 3),
      \IC_REG_BRPR_I_reg[1]\ => \IC_REG_BRPR_I_reg[1]\,
      \IC_REG_ECR_I_reg[8]\ => \IC_REG_ECR_I_reg[8]\,
      IC_REG_TRR_I(0) => IC_REG_TRR_I(10),
      \RD_DATA_RET_reg[0]\(31 downto 0) => \RD_DATA_S_D1_reg[0]\(31 downto 0),
      \RD_DATA_RET_reg[0]_0\(29 downto 0) => \RD_DATA_RET_reg[0]\(29 downto 0),
      \RD_DATA_RET_reg[10]\ => \RD_DATA_RET_reg[10]\,
      \RD_DATA_RET_reg[11]\ => \RD_DATA_RET_reg[11]\,
      \RD_DATA_RET_reg[12]\(1 downto 0) => \RD_DATA_RET_reg[12]\(1 downto 0),
      \RD_DATA_RET_reg[12]_0\ => \RD_DATA_RET_reg[12]_0\,
      \RD_DATA_RET_reg[12]_1\ => \RD_DATA_RET_reg[12]_1\,
      \RD_DATA_RET_reg[13]\ => \RD_DATA_RET_reg[13]\,
      \RD_DATA_RET_reg[15]\(0) => \RD_DATA_RET_reg[15]\(0),
      \RD_DATA_RET_reg[15]_0\ => \RD_DATA_RET_reg[15]_0\,
      \RD_DATA_RET_reg[15]_1\ => \RD_DATA_RET_reg[15]_1\,
      \RD_DATA_RET_reg[18]\ => \RD_DATA_RET_reg[18]\,
      \RD_DATA_RET_reg[18]_0\ => \RD_DATA_RET_reg[18]_0\,
      \RD_DATA_RET_reg[18]_1\ => \RD_DATA_RET_reg[18]_1\,
      \RD_DATA_RET_reg[18]_2\ => \^ack_tx_rd\,
      \RD_DATA_RET_reg[19]\ => \RD_DATA_RET_reg[19]\,
      \RD_DATA_RET_reg[19]_0\ => \RD_DATA_RET_reg[19]_0\,
      \RD_DATA_RET_reg[19]_1\ => \RD_DATA_RET_reg[19]_1\,
      \RD_DATA_RET_reg[1]\ => \RD_DATA_RET_reg[1]\,
      \RD_DATA_RET_reg[1]_0\ => \RD_DATA_RET_reg[1]_0\,
      \RD_DATA_RET_reg[1]_1\ => \RD_DATA_RET_reg[1]_1\,
      \RD_DATA_RET_reg[24]\(3 downto 0) => \RD_DATA_RET_reg[24]\(3 downto 0),
      \RD_DATA_RET_reg[24]_0\ => \RD_DATA_RET_reg[24]_0\,
      \RD_DATA_RET_reg[24]_1\ => \RD_DATA_RET_reg[24]_1\,
      \RD_DATA_RET_reg[25]\ => \RD_DATA_RET_reg[25]\,
      \RD_DATA_RET_reg[25]_0\ => \RD_DATA_RET_reg[25]_0\,
      \RD_DATA_RET_reg[25]_1\(0) => \RD_DATA_RET_reg[25]_1\(0),
      \RD_DATA_RET_reg[2]\ => \RD_DATA_RET_reg[2]\,
      \RD_DATA_RET_reg[3]\ => \RD_DATA_RET_reg[3]\,
      \RD_DATA_RET_reg[4]\ => \RD_DATA_RET_reg[4]\,
      \RD_DATA_RET_reg[5]\ => \RD_DATA_RET_reg[5]\,
      \RD_DATA_RET_reg[6]\ => \RD_DATA_RET_reg[6]\,
      \RD_DATA_RET_reg[7]\ => \RD_DATA_RET_reg[7]\,
      \RD_DATA_RET_reg[9]\ => \RD_DATA_RET_reg[9]\,
      doutb(28 downto 0) => doutb(28 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \gen_wr_a.gen_word_narrow.mem_reg_10\ => \gen_wr_a.gen_word_narrow.mem_reg_10\,
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\ => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => \gen_wr_a.gen_word_narrow.mem_reg_2\,
      \gen_wr_a.gen_word_narrow.mem_reg_3\ => \gen_wr_a.gen_word_narrow.mem_reg_3\,
      \gen_wr_a.gen_word_narrow.mem_reg_4\ => \gen_wr_a.gen_word_narrow.mem_reg_4\,
      \gen_wr_a.gen_word_narrow.mem_reg_5\ => \gen_wr_a.gen_word_narrow.mem_reg_5\,
      \gen_wr_a.gen_word_narrow.mem_reg_6\ => \gen_wr_a.gen_word_narrow.mem_reg_6\,
      \gen_wr_a.gen_word_narrow.mem_reg_7\ => \gen_wr_a.gen_word_narrow.mem_reg_7\,
      \gen_wr_a.gen_word_narrow.mem_reg_8\ => \gen_wr_a.gen_word_narrow.mem_reg_8\,
      \gen_wr_a.gen_word_narrow.mem_reg_9\ => \gen_wr_a.gen_word_narrow.mem_reg_9\,
      host_wr_req_reg_0 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      host_wr_req_reg_1 => host_wr_req_reg,
      s_axi_aclk => s_axi_aclk,
      wea(0) => wea(0)
    );
ol_tbs: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs
     port map (
      ACK_N_PROCESSING_D1_reg_0 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      ACK_S_SIG => ACK_S_SIG,
      E_RST_I_reg => ol_tbs_n_15,
      \FSM_sequential_tbs_cs[0]_i_3_0\(0) => TRR_TBS_SIG(24),
      \FSM_sequential_tbs_cs_reg[0]_0\ => \^fsm_sequential_tbs_cs_reg[0]\,
      \FSM_sequential_tbs_cs_reg[0]_1\ => ol_tbs_n_16,
      \FSM_sequential_tbs_cs_reg[0]_2\ => ol_txreg_n_79,
      \FSM_sequential_tbs_cs_reg[0]_3\ => ol_txreg_n_78,
      \FSM_sequential_tbs_cs_reg[0]_4\ => ol_txreg_n_80,
      INDEX_VALID_SIG_reg_0 => \^index_valid_sig_reg\,
      INDEX_VALID_SIG_reg_1 => ol_tbs_n_9,
      INDEX_VALID_SIG_reg_2 => INDEX_VALID_SIG_reg_0,
      MSG_DONE_FROM_BSP => MSG_DONE_FROM_BSP,
      Q(1 downto 0) => \FSM_sequential_tbs_cs_reg[1]\(1 downto 0),
      \RD_DATA_S_D1_reg[0]_0\(31 downto 0) => \RD_DATA_S_D1_reg[0]\(31 downto 0),
      \RUNNING_ID_LOC_reg_reg[0]_0\(8) => RUNNING_ID_LOC_reg(0),
      \RUNNING_ID_LOC_reg_reg[0]_0\(7) => RUNNING_ID_LOC_reg(1),
      \RUNNING_ID_LOC_reg_reg[0]_0\(6) => RUNNING_ID_LOC_reg(2),
      \RUNNING_ID_LOC_reg_reg[0]_0\(5) => RUNNING_ID_LOC_reg(3),
      \RUNNING_ID_LOC_reg_reg[0]_0\(4) => RUNNING_ID_LOC_reg(4),
      \RUNNING_ID_LOC_reg_reg[0]_0\(3) => RUNNING_ID_LOC_reg(5),
      \RUNNING_ID_LOC_reg_reg[0]_0\(2) => RUNNING_ID_LOC_reg(6),
      \RUNNING_ID_LOC_reg_reg[0]_0\(1) => RUNNING_ID_LOC_reg(7),
      \RUNNING_ID_LOC_reg_reg[0]_0\(0) => RUNNING_ID_LOC_reg(8),
      \RUNNING_ID_LOC_reg_reg[8]_0\ => ol_txreg_n_2,
      TBS_RUNNING_D1 => TBS_RUNNING_D1,
      TRR_REG_WRITE_PULSE => \^trr_reg_write_pulse\,
      TRR_i2294_in => TRR_i2294_in,
      \WINNING_ID_LOC_SIG_reg[0]_0\(8) => WINNING_ID_LOC_SIG(0),
      \WINNING_ID_LOC_SIG_reg[0]_0\(7) => WINNING_ID_LOC_SIG(1),
      \WINNING_ID_LOC_SIG_reg[0]_0\(6) => WINNING_ID_LOC_SIG(2),
      \WINNING_ID_LOC_SIG_reg[0]_0\(5) => WINNING_ID_LOC_SIG(3),
      \WINNING_ID_LOC_SIG_reg[0]_0\(4) => WINNING_ID_LOC_SIG(4),
      \WINNING_ID_LOC_SIG_reg[0]_0\(3) => WINNING_ID_LOC_SIG(5),
      \WINNING_ID_LOC_SIG_reg[0]_0\(2) => WINNING_ID_LOC_SIG(6),
      \WINNING_ID_LOC_SIG_reg[0]_0\(1) => WINNING_ID_LOC_SIG(7),
      \WINNING_ID_LOC_SIG_reg[0]_0\(0) => WINNING_ID_LOC_SIG(8),
      \WINNING_INDEX_SIG_reg[4]_0\ => ol_tbs_n_8,
      \WINNING_INDEX_SIG_reg[4]_1\(4 downto 0) => winning_index_sig(4 downto 0),
      \exclude_winning_or_locked_req_reg[31]\ => \^cancel_confirmed_ol_d1_sig_reg\,
      invalidate_buffer_i => \^invalidate_buffer_i\,
      \num_reg_reg[4]_0\(4 downto 0) => num_reg(4 downto 0),
      \num_reg_reg[4]_1\ => ol_tbs_n_32,
      passed_trig0 => passed_trig0,
      passed_trig_reg => BUFFER_LOCKED_D1_reg,
      s_axi_aclk => s_axi_aclk,
      trig_pulse_20 => trig_pulse_20,
      trig_pulse_2_i_3_0 => \^ic_reg_tcr_i\(31),
      trig_pulse_2_i_3_1 => \^ic_reg_tcr_i\(29),
      trig_pulse_2_i_3_2 => \^ic_reg_tcr_i\(19),
      trig_pulse_2_i_3_3 => \^ic_reg_tcr_i\(20),
      trig_pulse_2_i_3_4 => ol_txreg_n_75,
      trig_pulse_2_i_3_5 => \^ic_reg_tcr_i\(30),
      trig_pulse_2_i_3_6 => \^ic_reg_tcr_i\(16),
      trig_pulse_2_i_3_7 => \^ic_reg_tcr_i\(18),
      trig_pulse_2_i_6_0 => \^ic_reg_tcr_i\(23),
      trig_pulse_2_i_6_1 => \^ic_reg_tcr_i\(28),
      trig_pulse_2_i_7_0 => \^ic_reg_tcr_i\(22),
      trig_pulse_2_i_7_1 => \^ic_reg_tcr_i\(21),
      trigger_next_round => trigger_next_round,
      trigger_next_round0 => trigger_next_round0,
      trigger_next_round_d1 => trigger_next_round_d1,
      winning_or_locked_index_cancel_req0 => winning_or_locked_index_cancel_req0,
      winning_or_locked_index_cancel_req_i_2_0 => \^ic_reg_tcr_i\(17),
      winning_or_locked_index_cancel_req_i_3_0 => ol_txreg_n_74,
      winning_or_locked_index_cancel_req_i_3_1 => \^ic_reg_tcr_i\(14),
      winning_or_locked_index_cancel_req_i_3_2 => \^ic_reg_tcr_i\(15),
      winning_or_locked_index_cancel_req_i_3_3 => \^ic_reg_tcr_i\(13),
      winning_or_locked_index_cancel_req_i_3_4 => \^ic_reg_tcr_i\(3),
      winning_or_locked_index_cancel_req_i_3_5 => \^ic_reg_tcr_i\(4),
      winning_or_locked_index_cancel_req_i_3_6 => \^ic_reg_tcr_i\(0),
      winning_or_locked_index_cancel_req_i_3_7 => \^ic_reg_tcr_i\(2),
      winning_or_locked_index_cancel_req_i_8_0 => \^ic_reg_tcr_i\(7),
      winning_or_locked_index_cancel_req_i_8_1 => \^ic_reg_tcr_i\(12),
      winning_or_locked_index_cancel_req_i_9_0 => \^ic_reg_tcr_i\(6),
      winning_or_locked_index_cancel_req_i_9_1 => \^ic_reg_tcr_i\(5),
      winning_or_locked_index_cancel_req_reg(0) => ol_wrh_n_70,
      winning_or_locked_index_cancel_req_reg_0 => ol_wrh_n_73,
      winning_or_locked_index_cancel_req_reg_1 => ol_wrh_n_69,
      winning_or_locked_index_cancel_req_reg_2 => \^ic_reg_tcr_i\(1)
    );
ol_txreg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg
     port map (
      D(31 downto 22) => \^trr_i_reg[31]\(30 downto 21),
      D(21) => IC_REG_TRR_I(10),
      D(20 downto 0) => \^trr_i_reg[31]\(20 downto 0),
      \FSM_sequential_tbs_cs[0]_i_3\ => ol_tbs_n_32,
      \FSM_sequential_tbs_cs[0]_i_3_0\(4 downto 0) => num_reg(4 downto 0),
      \IC_REG_IECRS_I_reg[3]\ => \IC_REG_IECRS_I_reg[3]\,
      \IC_REG_IECRS_I_reg[8]\ => \IC_REG_IECRS_I_reg[8]\,
      IC_REG_ISR_TXCRS_I_i_3_0(31 downto 0) => IC_REG_ISR_TXCRS_I_i_3(31 downto 0),
      IC_REG_ISR_TXTRS_I_i_3_0(31 downto 0) => IC_REG_ISR_TXTRS_I_i_3(31 downto 0),
      Q(0) => TRR_TBS_SIG(24),
      TBS_RUNNING_D1 => TBS_RUNNING_D1,
      TBS_RUNNING_D1_reg_0 => \^fsm_sequential_tbs_cs_reg[0]\,
      \TCR_i_reg[0]_0\ => \^ic_reg_tcr_i\(31),
      \TCR_i_reg[0]_1\ => \TCR_i_reg[0]\,
      \TCR_i_reg[10]_0\ => \^ic_reg_tcr_i\(21),
      \TCR_i_reg[11]_0\ => \^ic_reg_tcr_i\(20),
      \TCR_i_reg[12]_0\ => \^ic_reg_tcr_i\(19),
      \TCR_i_reg[13]_0\ => \^ic_reg_tcr_i\(18),
      \TCR_i_reg[14]_0\ => \^ic_reg_tcr_i\(17),
      \TCR_i_reg[15]_0\ => \^ic_reg_tcr_i\(16),
      \TCR_i_reg[16]_0\ => \^ic_reg_tcr_i\(15),
      \TCR_i_reg[17]_0\ => \^ic_reg_tcr_i\(14),
      \TCR_i_reg[18]_0\ => \^ic_reg_tcr_i\(13),
      \TCR_i_reg[19]_0\ => \^ic_reg_tcr_i\(12),
      \TCR_i_reg[1]_0\ => \^ic_reg_tcr_i\(30),
      \TCR_i_reg[20]_0\ => \^ic_reg_tcr_i\(11),
      \TCR_i_reg[21]_0\ => \^ic_reg_tcr_i\(10),
      \TCR_i_reg[21]_1\ => ol_txreg_n_74,
      \TCR_i_reg[21]_2\ => ol_txreg_n_76,
      \TCR_i_reg[22]_0\ => \^ic_reg_tcr_i\(9),
      \TCR_i_reg[23]_0\ => \^ic_reg_tcr_i\(8),
      \TCR_i_reg[24]_0\ => \^ic_reg_tcr_i\(7),
      \TCR_i_reg[25]_0\ => \^ic_reg_tcr_i\(6),
      \TCR_i_reg[26]_0\ => \^ic_reg_tcr_i\(5),
      \TCR_i_reg[27]_0\ => \^ic_reg_tcr_i\(4),
      \TCR_i_reg[28]_0\ => \^ic_reg_tcr_i\(3),
      \TCR_i_reg[29]_0\ => \^ic_reg_tcr_i\(2),
      \TCR_i_reg[2]_0\ => \^ic_reg_tcr_i\(29),
      \TCR_i_reg[30]_0\ => \^ic_reg_tcr_i\(1),
      \TCR_i_reg[31]_0\ => \^ic_reg_tcr_i\(0),
      \TCR_i_reg[3]_0\ => \^ic_reg_tcr_i\(28),
      \TCR_i_reg[4]_0\ => \^ic_reg_tcr_i\(27),
      \TCR_i_reg[5]_0\ => \^ic_reg_tcr_i\(26),
      \TCR_i_reg[5]_1\ => ol_txreg_n_75,
      \TCR_i_reg[5]_2\ => ol_txreg_n_77,
      \TCR_i_reg[6]_0\ => \^ic_reg_tcr_i\(25),
      \TCR_i_reg[7]_0\ => \^ic_reg_tcr_i\(24),
      \TCR_i_reg[8]_0\ => \^ic_reg_tcr_i\(23),
      \TCR_i_reg[9]_0\ => \^ic_reg_tcr_i\(22),
      TRR_REG_WRITE_PULSE => \^trr_reg_write_pulse\,
      TRR_REG_WRITE_PULSE0 => TRR_REG_WRITE_PULSE0,
      \TRR_TBS_i_reg[15]_0\ => ol_txreg_n_2,
      \TRR_TBS_i_reg[26]_0\ => ol_txreg_n_78,
      \TRR_TBS_i_reg[31]_0\(31) => ol_wrh_n_74,
      \TRR_TBS_i_reg[31]_0\(30) => ol_wrh_n_75,
      \TRR_TBS_i_reg[31]_0\(29) => ol_wrh_n_76,
      \TRR_TBS_i_reg[31]_0\(28) => ol_wrh_n_77,
      \TRR_TBS_i_reg[31]_0\(27) => ol_wrh_n_78,
      \TRR_TBS_i_reg[31]_0\(26) => ol_wrh_n_79,
      \TRR_TBS_i_reg[31]_0\(25) => ol_wrh_n_80,
      \TRR_TBS_i_reg[31]_0\(24) => ol_wrh_n_81,
      \TRR_TBS_i_reg[31]_0\(23) => ol_wrh_n_82,
      \TRR_TBS_i_reg[31]_0\(22) => ol_wrh_n_83,
      \TRR_TBS_i_reg[31]_0\(21) => ol_wrh_n_84,
      \TRR_TBS_i_reg[31]_0\(20) => ol_wrh_n_85,
      \TRR_TBS_i_reg[31]_0\(19) => ol_wrh_n_86,
      \TRR_TBS_i_reg[31]_0\(18) => ol_wrh_n_87,
      \TRR_TBS_i_reg[31]_0\(17) => ol_wrh_n_88,
      \TRR_TBS_i_reg[31]_0\(16) => ol_wrh_n_89,
      \TRR_TBS_i_reg[31]_0\(15) => ol_wrh_n_90,
      \TRR_TBS_i_reg[31]_0\(14) => TRR_TBS_i0223_out,
      \TRR_TBS_i_reg[31]_0\(13) => TRR_TBS_i0218_out,
      \TRR_TBS_i_reg[31]_0\(12) => TRR_TBS_i0213_out,
      \TRR_TBS_i_reg[31]_0\(11) => TRR_TBS_i0208_out,
      \TRR_TBS_i_reg[31]_0\(10) => TRR_TBS_i0203_out,
      \TRR_TBS_i_reg[31]_0\(9) => TRR_TBS_i0198_out,
      \TRR_TBS_i_reg[31]_0\(8) => TRR_TBS_i0193_out,
      \TRR_TBS_i_reg[31]_0\(7) => TRR_TBS_i0188_out,
      \TRR_TBS_i_reg[31]_0\(6) => TRR_TBS_i0183_out,
      \TRR_TBS_i_reg[31]_0\(5) => TRR_TBS_i0178_out,
      \TRR_TBS_i_reg[31]_0\(4) => TRR_TBS_i0173_out,
      \TRR_TBS_i_reg[31]_0\(3) => TRR_TBS_i0168_out,
      \TRR_TBS_i_reg[31]_0\(2) => TRR_TBS_i0163_out,
      \TRR_TBS_i_reg[31]_0\(1) => TRR_TBS_i0158_out,
      \TRR_TBS_i_reg[31]_0\(0) => TRR_TBS_i0,
      \TRR_i_D1_reg[0]_0\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      \TRR_i_D1_reg[23]_0\ => \TRR_i_D1_reg[23]\,
      \TRR_i_D1_reg[28]_0\ => \TRR_i_D1_reg[28]\,
      \TRR_i_reg[0]_0\ => \TRR_i_reg[0]\,
      \TRR_i_reg[0]_1\ => ol_wrh_n_67,
      \TRR_i_reg[0]_2\ => ol_wrh_n_68,
      \TRR_i_reg[10]_0\ => ol_wrh_n_57,
      \TRR_i_reg[10]_1\ => ol_wrh_n_26,
      \TRR_i_reg[11]_0\ => ol_wrh_n_56,
      \TRR_i_reg[11]_1\ => ol_wrh_n_25,
      \TRR_i_reg[12]_0\ => ol_wrh_n_55,
      \TRR_i_reg[12]_1\ => ol_wrh_n_24,
      \TRR_i_reg[13]_0\ => \TRR_i_reg[13]\,
      \TRR_i_reg[13]_1\ => \TRR_i_reg[13]_0\,
      \TRR_i_reg[13]_2\ => ol_wrh_n_54,
      \TRR_i_reg[13]_3\ => ol_wrh_n_23,
      \TRR_i_reg[14]_0\ => ol_wrh_n_36,
      \TRR_i_reg[14]_1\ => ol_wrh_n_5,
      \TRR_i_reg[15]_0\ => ol_wrh_n_37,
      \TRR_i_reg[15]_1\ => ol_wrh_n_6,
      \TRR_i_reg[16]_0\ => ol_wrh_n_38,
      \TRR_i_reg[16]_1\ => ol_wrh_n_7,
      \TRR_i_reg[17]_0\ => ol_wrh_n_39,
      \TRR_i_reg[17]_1\ => ol_wrh_n_8,
      \TRR_i_reg[18]_0\ => ol_wrh_n_40,
      \TRR_i_reg[18]_1\ => ol_wrh_n_9,
      \TRR_i_reg[19]_0\ => ol_wrh_n_41,
      \TRR_i_reg[19]_1\ => ol_wrh_n_10,
      \TRR_i_reg[1]_0\ => ol_wrh_n_66,
      \TRR_i_reg[1]_1\ => ol_wrh_n_35,
      \TRR_i_reg[20]_0\ => ol_wrh_n_42,
      \TRR_i_reg[20]_1\ => ol_wrh_n_11,
      \TRR_i_reg[21]_0\ => ol_wrh_n_43,
      \TRR_i_reg[21]_1\ => ol_wrh_n_12,
      \TRR_i_reg[22]_0\ => ol_wrh_n_44,
      \TRR_i_reg[22]_1\ => ol_wrh_n_13,
      \TRR_i_reg[23]_0\ => ol_wrh_n_45,
      \TRR_i_reg[23]_1\ => ol_wrh_n_14,
      \TRR_i_reg[24]_0\ => ol_wrh_n_46,
      \TRR_i_reg[24]_1\ => ol_wrh_n_15,
      \TRR_i_reg[25]_0\ => ol_wrh_n_47,
      \TRR_i_reg[25]_1\ => ol_wrh_n_16,
      \TRR_i_reg[26]_0\ => ol_wrh_n_48,
      \TRR_i_reg[26]_1\ => ol_wrh_n_17,
      \TRR_i_reg[27]_0\ => ol_wrh_n_49,
      \TRR_i_reg[27]_1\ => ol_wrh_n_18,
      \TRR_i_reg[28]_0\ => ol_wrh_n_50,
      \TRR_i_reg[28]_1\ => ol_wrh_n_19,
      \TRR_i_reg[29]_0\ => ol_wrh_n_51,
      \TRR_i_reg[29]_1\ => ol_wrh_n_20,
      \TRR_i_reg[2]_0\ => ol_wrh_n_65,
      \TRR_i_reg[2]_1\ => ol_wrh_n_34,
      \TRR_i_reg[30]_0\ => ol_wrh_n_52,
      \TRR_i_reg[30]_1\ => ol_wrh_n_21,
      \TRR_i_reg[31]_0\ => ol_wrh_n_53,
      \TRR_i_reg[31]_1\ => ol_wrh_n_22,
      \TRR_i_reg[3]_0\ => ol_wrh_n_64,
      \TRR_i_reg[3]_1\ => ol_wrh_n_33,
      \TRR_i_reg[4]_0\ => ol_wrh_n_63,
      \TRR_i_reg[4]_1\ => ol_wrh_n_32,
      \TRR_i_reg[5]_0\ => ol_wrh_n_62,
      \TRR_i_reg[5]_1\ => ol_wrh_n_31,
      \TRR_i_reg[6]_0\ => ol_wrh_n_61,
      \TRR_i_reg[6]_1\ => ol_wrh_n_30,
      \TRR_i_reg[7]_0\ => ol_wrh_n_60,
      \TRR_i_reg[7]_1\ => ol_wrh_n_29,
      \TRR_i_reg[8]_0\ => ol_wrh_n_59,
      \TRR_i_reg[8]_1\ => ol_wrh_n_28,
      \TRR_i_reg[9]_0\ => ol_wrh_n_58,
      \TRR_i_reg[9]_1\ => ol_wrh_n_27,
      \num_reg_reg[2]\ => ol_txreg_n_79,
      \num_reg_reg[2]_0\ => ol_txreg_n_80,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      trig_pulse_2_i_7(1 downto 0) => winning_index_sig(1 downto 0),
      trigger_next_round_d1 => trigger_next_round_d1,
      winning_or_locked_index_cancel_req_i_19(1) => ol_wrh_n_71,
      winning_or_locked_index_cancel_req_i_19(0) => ol_wrh_n_72
    );
ol_wrh: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh
     port map (
      BUFFER_LOCKED_D1_reg_0 => BUFFER_LOCKED_D1_reg,
      CANCEL_CONFIRMED_OL_D1_SIG_reg_0 => \^cancel_confirmed_ol_d1_sig_reg\,
      D(31 downto 22) => \^trr_i_reg[31]\(30 downto 21),
      D(21) => IC_REG_TRR_I(10),
      D(20 downto 0) => \^trr_i_reg[31]\(20 downto 0),
      IC_REG_TCR_I(25) => \^ic_reg_tcr_i\(0),
      IC_REG_TCR_I(24) => \^ic_reg_tcr_i\(1),
      IC_REG_TCR_I(23) => \^ic_reg_tcr_i\(2),
      IC_REG_TCR_I(22) => \^ic_reg_tcr_i\(3),
      IC_REG_TCR_I(21) => \^ic_reg_tcr_i\(4),
      IC_REG_TCR_I(20) => \^ic_reg_tcr_i\(5),
      IC_REG_TCR_I(19) => \^ic_reg_tcr_i\(6),
      IC_REG_TCR_I(18) => \^ic_reg_tcr_i\(7),
      IC_REG_TCR_I(17) => \^ic_reg_tcr_i\(8),
      IC_REG_TCR_I(16) => \^ic_reg_tcr_i\(9),
      IC_REG_TCR_I(15) => \^ic_reg_tcr_i\(10),
      IC_REG_TCR_I(14) => \^ic_reg_tcr_i\(11),
      IC_REG_TCR_I(13) => \^ic_reg_tcr_i\(18),
      IC_REG_TCR_I(12) => \^ic_reg_tcr_i\(19),
      IC_REG_TCR_I(11) => \^ic_reg_tcr_i\(20),
      IC_REG_TCR_I(10) => \^ic_reg_tcr_i\(21),
      IC_REG_TCR_I(9) => \^ic_reg_tcr_i\(22),
      IC_REG_TCR_I(8) => \^ic_reg_tcr_i\(23),
      IC_REG_TCR_I(7) => \^ic_reg_tcr_i\(24),
      IC_REG_TCR_I(6) => \^ic_reg_tcr_i\(25),
      IC_REG_TCR_I(5) => \^ic_reg_tcr_i\(26),
      IC_REG_TCR_I(4) => \^ic_reg_tcr_i\(27),
      IC_REG_TCR_I(3) => \^ic_reg_tcr_i\(28),
      IC_REG_TCR_I(2) => \^ic_reg_tcr_i\(29),
      IC_REG_TCR_I(1) => \^ic_reg_tcr_i\(30),
      IC_REG_TCR_I(0) => \^ic_reg_tcr_i\(31),
      \LOCKED_BUFFER_INDEX_I_reg[4]_0\(4 downto 0) => winning_index_sig(4 downto 0),
      \LOCKED_ID_LOC_I_reg[9]_0\(8) => locked_id_loc_sig(0),
      \LOCKED_ID_LOC_I_reg[9]_0\(7) => locked_id_loc_sig(1),
      \LOCKED_ID_LOC_I_reg[9]_0\(6) => locked_id_loc_sig(2),
      \LOCKED_ID_LOC_I_reg[9]_0\(5) => locked_id_loc_sig(3),
      \LOCKED_ID_LOC_I_reg[9]_0\(4) => locked_id_loc_sig(4),
      \LOCKED_ID_LOC_I_reg[9]_0\(3) => locked_id_loc_sig(5),
      \LOCKED_ID_LOC_I_reg[9]_0\(2) => locked_id_loc_sig(6),
      \LOCKED_ID_LOC_I_reg[9]_0\(1) => locked_id_loc_sig(7),
      \LOCKED_ID_LOC_I_reg[9]_0\(0) => locked_id_loc_sig(8),
      \LOCKED_ID_LOC_I_reg[9]_1\(8) => WINNING_ID_LOC_SIG(0),
      \LOCKED_ID_LOC_I_reg[9]_1\(7) => WINNING_ID_LOC_SIG(1),
      \LOCKED_ID_LOC_I_reg[9]_1\(6) => WINNING_ID_LOC_SIG(2),
      \LOCKED_ID_LOC_I_reg[9]_1\(5) => WINNING_ID_LOC_SIG(3),
      \LOCKED_ID_LOC_I_reg[9]_1\(4) => WINNING_ID_LOC_SIG(4),
      \LOCKED_ID_LOC_I_reg[9]_1\(3) => WINNING_ID_LOC_SIG(5),
      \LOCKED_ID_LOC_I_reg[9]_1\(2) => WINNING_ID_LOC_SIG(6),
      \LOCKED_ID_LOC_I_reg[9]_1\(1) => WINNING_ID_LOC_SIG(7),
      \LOCKED_ID_LOC_I_reg[9]_1\(0) => WINNING_ID_LOC_SIG(8),
      MSG_DONE_FROM_BSP => MSG_DONE_FROM_BSP,
      Q(2) => ol_wrh_n_70,
      Q(1) => ol_wrh_n_71,
      Q(0) => ol_wrh_n_72,
      \TCR_i_reg[13]\ => ol_wrh_n_73,
      \TCR_i_reg[29]\ => ol_wrh_n_69,
      TRR_i2294_in => TRR_i2294_in,
      \TRR_i_reg[0]\ => \TRR_i_reg[0]\,
      \TRR_i_reg[14]\ => \^ic_reg_tcr_i\(17),
      \TRR_i_reg[16]\ => \^ic_reg_tcr_i\(15),
      \TRR_i_reg[17]\ => \^ic_reg_tcr_i\(14),
      \TRR_i_reg[18]\ => \^ic_reg_tcr_i\(13),
      \TRR_i_reg[19]\ => \^ic_reg_tcr_i\(12),
      \exclude_winning_or_locked_req_reg[0]_0\ => ol_wrh_n_67,
      \exclude_winning_or_locked_req_reg[0]_1\ => ol_wrh_n_68,
      \exclude_winning_or_locked_req_reg[10]_0\ => ol_wrh_n_26,
      \exclude_winning_or_locked_req_reg[10]_1\ => ol_wrh_n_57,
      \exclude_winning_or_locked_req_reg[11]_0\ => ol_wrh_n_25,
      \exclude_winning_or_locked_req_reg[11]_1\ => ol_wrh_n_56,
      \exclude_winning_or_locked_req_reg[12]_0\ => ol_wrh_n_24,
      \exclude_winning_or_locked_req_reg[12]_1\ => ol_wrh_n_55,
      \exclude_winning_or_locked_req_reg[13]_0\ => ol_wrh_n_23,
      \exclude_winning_or_locked_req_reg[13]_1\ => ol_wrh_n_54,
      \exclude_winning_or_locked_req_reg[14]_0\ => ol_wrh_n_5,
      \exclude_winning_or_locked_req_reg[14]_1\ => ol_wrh_n_36,
      \exclude_winning_or_locked_req_reg[15]_0\ => ol_wrh_n_6,
      \exclude_winning_or_locked_req_reg[15]_1\ => ol_wrh_n_37,
      \exclude_winning_or_locked_req_reg[15]_2\ => ol_tbs_n_9,
      \exclude_winning_or_locked_req_reg[16]_0\ => ol_wrh_n_7,
      \exclude_winning_or_locked_req_reg[16]_1\ => ol_wrh_n_38,
      \exclude_winning_or_locked_req_reg[17]_0\ => ol_wrh_n_8,
      \exclude_winning_or_locked_req_reg[17]_1\ => ol_wrh_n_39,
      \exclude_winning_or_locked_req_reg[18]_0\ => ol_wrh_n_9,
      \exclude_winning_or_locked_req_reg[18]_1\ => ol_wrh_n_40,
      \exclude_winning_or_locked_req_reg[19]_0\ => ol_wrh_n_10,
      \exclude_winning_or_locked_req_reg[19]_1\ => ol_wrh_n_41,
      \exclude_winning_or_locked_req_reg[1]_0\ => ol_wrh_n_35,
      \exclude_winning_or_locked_req_reg[1]_1\ => ol_wrh_n_66,
      \exclude_winning_or_locked_req_reg[20]_0\ => ol_wrh_n_11,
      \exclude_winning_or_locked_req_reg[20]_1\ => ol_wrh_n_42,
      \exclude_winning_or_locked_req_reg[21]_0\ => ol_wrh_n_12,
      \exclude_winning_or_locked_req_reg[21]_1\ => ol_wrh_n_43,
      \exclude_winning_or_locked_req_reg[22]_0\ => ol_wrh_n_13,
      \exclude_winning_or_locked_req_reg[22]_1\ => ol_wrh_n_44,
      \exclude_winning_or_locked_req_reg[23]_0\ => ol_wrh_n_14,
      \exclude_winning_or_locked_req_reg[23]_1\ => ol_wrh_n_45,
      \exclude_winning_or_locked_req_reg[24]_0\ => ol_wrh_n_15,
      \exclude_winning_or_locked_req_reg[24]_1\ => ol_wrh_n_46,
      \exclude_winning_or_locked_req_reg[25]_0\ => ol_wrh_n_16,
      \exclude_winning_or_locked_req_reg[25]_1\ => ol_wrh_n_47,
      \exclude_winning_or_locked_req_reg[26]_0\ => ol_wrh_n_17,
      \exclude_winning_or_locked_req_reg[26]_1\ => ol_wrh_n_48,
      \exclude_winning_or_locked_req_reg[27]_0\ => ol_wrh_n_18,
      \exclude_winning_or_locked_req_reg[27]_1\ => ol_wrh_n_49,
      \exclude_winning_or_locked_req_reg[28]_0\ => ol_wrh_n_19,
      \exclude_winning_or_locked_req_reg[28]_1\ => ol_wrh_n_50,
      \exclude_winning_or_locked_req_reg[29]_0\ => ol_wrh_n_20,
      \exclude_winning_or_locked_req_reg[29]_1\ => ol_wrh_n_51,
      \exclude_winning_or_locked_req_reg[2]_0\ => ol_wrh_n_34,
      \exclude_winning_or_locked_req_reg[2]_1\ => ol_wrh_n_65,
      \exclude_winning_or_locked_req_reg[30]_0\ => ol_wrh_n_21,
      \exclude_winning_or_locked_req_reg[30]_1\ => ol_wrh_n_52,
      \exclude_winning_or_locked_req_reg[31]_0\ => ol_wrh_n_22,
      \exclude_winning_or_locked_req_reg[31]_1\ => ol_wrh_n_53,
      \exclude_winning_or_locked_req_reg[31]_2\(31) => ol_wrh_n_74,
      \exclude_winning_or_locked_req_reg[31]_2\(30) => ol_wrh_n_75,
      \exclude_winning_or_locked_req_reg[31]_2\(29) => ol_wrh_n_76,
      \exclude_winning_or_locked_req_reg[31]_2\(28) => ol_wrh_n_77,
      \exclude_winning_or_locked_req_reg[31]_2\(27) => ol_wrh_n_78,
      \exclude_winning_or_locked_req_reg[31]_2\(26) => ol_wrh_n_79,
      \exclude_winning_or_locked_req_reg[31]_2\(25) => ol_wrh_n_80,
      \exclude_winning_or_locked_req_reg[31]_2\(24) => ol_wrh_n_81,
      \exclude_winning_or_locked_req_reg[31]_2\(23) => ol_wrh_n_82,
      \exclude_winning_or_locked_req_reg[31]_2\(22) => ol_wrh_n_83,
      \exclude_winning_or_locked_req_reg[31]_2\(21) => ol_wrh_n_84,
      \exclude_winning_or_locked_req_reg[31]_2\(20) => ol_wrh_n_85,
      \exclude_winning_or_locked_req_reg[31]_2\(19) => ol_wrh_n_86,
      \exclude_winning_or_locked_req_reg[31]_2\(18) => ol_wrh_n_87,
      \exclude_winning_or_locked_req_reg[31]_2\(17) => ol_wrh_n_88,
      \exclude_winning_or_locked_req_reg[31]_2\(16) => ol_wrh_n_89,
      \exclude_winning_or_locked_req_reg[31]_2\(15) => ol_wrh_n_90,
      \exclude_winning_or_locked_req_reg[31]_2\(14) => TRR_TBS_i0223_out,
      \exclude_winning_or_locked_req_reg[31]_2\(13) => TRR_TBS_i0218_out,
      \exclude_winning_or_locked_req_reg[31]_2\(12) => TRR_TBS_i0213_out,
      \exclude_winning_or_locked_req_reg[31]_2\(11) => TRR_TBS_i0208_out,
      \exclude_winning_or_locked_req_reg[31]_2\(10) => TRR_TBS_i0203_out,
      \exclude_winning_or_locked_req_reg[31]_2\(9) => TRR_TBS_i0198_out,
      \exclude_winning_or_locked_req_reg[31]_2\(8) => TRR_TBS_i0193_out,
      \exclude_winning_or_locked_req_reg[31]_2\(7) => TRR_TBS_i0188_out,
      \exclude_winning_or_locked_req_reg[31]_2\(6) => TRR_TBS_i0183_out,
      \exclude_winning_or_locked_req_reg[31]_2\(5) => TRR_TBS_i0178_out,
      \exclude_winning_or_locked_req_reg[31]_2\(4) => TRR_TBS_i0173_out,
      \exclude_winning_or_locked_req_reg[31]_2\(3) => TRR_TBS_i0168_out,
      \exclude_winning_or_locked_req_reg[31]_2\(2) => TRR_TBS_i0163_out,
      \exclude_winning_or_locked_req_reg[31]_2\(1) => TRR_TBS_i0158_out,
      \exclude_winning_or_locked_req_reg[31]_2\(0) => TRR_TBS_i0,
      \exclude_winning_or_locked_req_reg[31]_3\ => ol_tbs_n_8,
      \exclude_winning_or_locked_req_reg[31]_4\ => ol_tbs_n_15,
      \exclude_winning_or_locked_req_reg[3]_0\ => ol_wrh_n_33,
      \exclude_winning_or_locked_req_reg[3]_1\ => ol_wrh_n_64,
      \exclude_winning_or_locked_req_reg[4]_0\ => ol_wrh_n_32,
      \exclude_winning_or_locked_req_reg[4]_1\ => ol_wrh_n_63,
      \exclude_winning_or_locked_req_reg[5]_0\ => ol_wrh_n_31,
      \exclude_winning_or_locked_req_reg[5]_1\ => ol_wrh_n_62,
      \exclude_winning_or_locked_req_reg[6]_0\ => ol_wrh_n_30,
      \exclude_winning_or_locked_req_reg[6]_1\ => ol_wrh_n_61,
      \exclude_winning_or_locked_req_reg[7]_0\ => ol_wrh_n_29,
      \exclude_winning_or_locked_req_reg[7]_1\ => ol_wrh_n_60,
      \exclude_winning_or_locked_req_reg[8]_0\ => ol_wrh_n_28,
      \exclude_winning_or_locked_req_reg[8]_1\ => ol_wrh_n_59,
      \exclude_winning_or_locked_req_reg[9]_0\ => ol_wrh_n_27,
      \exclude_winning_or_locked_req_reg[9]_1\ => ol_wrh_n_58,
      index_valid_d1_reg_0 => \^index_valid_sig_reg\,
      \out\ => \out\,
      s_axi_aclk => s_axi_aclk,
      src_in => src_in,
      trig_pulse_1 => trig_pulse_1,
      trig_pulse_1_reg_0 => \^fsm_sequential_tbs_cs_reg[0]\,
      trig_pulse_2 => trig_pulse_2,
      trig_pulse_20 => trig_pulse_20,
      winning_or_locked_index_cancel_req0 => winning_or_locked_index_cancel_req0,
      winning_or_locked_index_cancel_req_i_11_0 => ol_txreg_n_77,
      winning_or_locked_index_cancel_req_i_13_0 => ol_txreg_n_76,
      winning_or_locked_index_cancel_req_reg_0 => \^winning_or_locked_index_cancel_req_reg\,
      winning_or_locked_index_cancel_req_reg_1 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      winning_or_locked_index_cancel_req_reg_2 => \^ic_reg_tcr_i\(16)
    );
tx_event_fifo_cntl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \FILL_LEVEL_reg[2]_0\ => \FILL_LEVEL_reg[2]\,
      \FILL_LEVEL_reg[4]_0\(0) => \FILL_LEVEL_reg[4]\(0),
      \FILL_LEVEL_reg[5]_0\(5 downto 0) => \FILL_LEVEL_reg[5]\(5 downto 0),
      \IC_REG_WMR_I2_reg[3]_0\(1 downto 0) => Q(1 downto 0),
      IC_SYNC_ISR_MSGLST_TXE => IC_SYNC_ISR_MSGLST_TXE,
      IC_SYNC_ISR_MSGLST_reg_0 => IC_SYNC_ISR_MSGLST_reg,
      \MULTI_BIT.s_level_out_bus_d5_reg[0]\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      Q(4 downto 0) => \RD_INDEX_reg[1]\(4 downto 0),
      \RD_DATA_RET_reg[27]\ => \RD_DATA_RET_reg[27]\,
      \RD_DATA_RET_reg[27]_0\ => \RD_DATA_RET_reg[27]_0\,
      \RD_DATA_RET_reg[27]_1\ => \RD_DATA_RET_reg[27]_1\,
      \RD_DATA_RET_reg[27]_2\ => ol_tac_wr_n_21,
      \RD_DATA_RET_reg[28]\ => \RD_DATA_RET_reg[28]\,
      \RD_DATA_RET_reg[28]_0\ => \RD_DATA_RET_reg[28]_0\,
      \RD_DATA_RET_reg[28]_1\ => ol_tac_wr_n_20,
      \RD_DATA_RET_reg[29]\ => \RD_DATA_RET_reg[29]\,
      \RD_DATA_RET_reg[29]_0\ => \RD_DATA_RET_reg[29]_0\,
      \RD_DATA_RET_reg[29]_1\ => ol_tac_wr_n_19,
      \RD_INDEX_reg[5]_0\(0) => \RD_INDEX_reg[5]\(0),
      RXF_FULL_AXI => RXF_FULL_AXI,
      RXF_FULL_I_reg_0 => RXF_FULL_I_reg,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ => \SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^winning_or_locked_index_cancel_req_reg\,
      SR(0) => SR(0),
      TS_RX_WDATA_F1(20 downto 0) => TS_RX_WDATA_F1(20 downto 0),
      TS_RX_WEN => TS_RX_WEN,
      TXEWM_SET => TXEWM_SET,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      TXE_MSGVAL_D1_reg_0 => \^txe_msgval_d1_reg\,
      TXE_MSGVAL_D1_reg_1(0) => \^txe_data_ts_reg[7]\(0),
      TXE_MSGVAL_D2_reg_0 => \^txe_msgval_d2_reg\,
      TXE_MSGVAL_FD1 => TXE_MSGVAL_FD1,
      TXE_MSGVAL_FD2 => TXE_MSGVAL_FD2,
      addr_location_incr_count_reg_0(0) => addr_location_incr_count_reg(0),
      addr_location_incr_count_reg_1 => addr_location_incr_count_reg_0,
      addra(10 downto 0) => addra(10 downto 0),
      can_clk => can_clk,
      dest_arst => dest_arst,
      dina(31 downto 0) => dina(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => txmsg_addr_gen_n_41,
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\ => txmsg_addr_gen_n_42,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(9 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\ => txmsg_addr_gen_n_10,
      \gen_wr_a.gen_word_narrow.mem_reg_1_1\(10 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_1_4\(10 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_10\ => txmsg_addr_gen_n_35,
      \gen_wr_a.gen_word_narrow.mem_reg_1_11\ => txmsg_addr_gen_n_36,
      \gen_wr_a.gen_word_narrow.mem_reg_1_12\ => txmsg_addr_gen_n_37,
      \gen_wr_a.gen_word_narrow.mem_reg_1_13\ => txmsg_addr_gen_n_38,
      \gen_wr_a.gen_word_narrow.mem_reg_1_14\ => txmsg_addr_gen_n_39,
      \gen_wr_a.gen_word_narrow.mem_reg_1_15\ => txmsg_addr_gen_n_40,
      \gen_wr_a.gen_word_narrow.mem_reg_1_16\(0) => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_17\ => \gen_wr_a.gen_word_narrow.mem_reg_1_3\,
      \gen_wr_a.gen_word_narrow.mem_reg_1_2\(31 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_1_5\(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\ => txmsg_addr_gen_n_28,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\ => txmsg_addr_gen_n_29,
      \gen_wr_a.gen_word_narrow.mem_reg_1_5\ => txmsg_addr_gen_n_30,
      \gen_wr_a.gen_word_narrow.mem_reg_1_6\ => txmsg_addr_gen_n_31,
      \gen_wr_a.gen_word_narrow.mem_reg_1_7\ => txmsg_addr_gen_n_32,
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(16) => txe_id_data_i(6),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(15) => txe_id_data_i(16),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(14) => txe_id_data_i(17),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(13) => txe_id_data_i(18),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(12) => txe_id_data_i(19),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(11) => txe_id_data_i(20),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(10) => txe_id_data_i(21),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(9) => txe_id_data_i(22),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(8) => txe_id_data_i(23),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(7) => txe_id_data_i(24),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(6) => txe_id_data_i(25),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(5) => txe_id_data_i(26),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(4) => txe_id_data_i(27),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(3) => txe_id_data_i(28),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(2) => txe_id_data_i(29),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(1) => txe_id_data_i(30),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(0) => txe_id_data_i(31),
      \gen_wr_a.gen_word_narrow.mem_reg_1_9\ => txmsg_addr_gen_n_33,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0)
    );
txmsg_addr_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen
     port map (
      ADDR_M_CC(9 downto 0) => ADDR_M_CC(9 downto 0),
      Q(16) => txe_id_data_i(6),
      Q(15) => txe_id_data_i(16),
      Q(14) => txe_id_data_i(17),
      Q(13) => txe_id_data_i(18),
      Q(12) => txe_id_data_i(19),
      Q(11) => txe_id_data_i(20),
      Q(10) => txe_id_data_i(21),
      Q(9) => txe_id_data_i(22),
      Q(8) => txe_id_data_i(23),
      Q(7) => txe_id_data_i(24),
      Q(6) => txe_id_data_i(25),
      Q(5) => txe_id_data_i(26),
      Q(4) => txe_id_data_i(27),
      Q(3) => txe_id_data_i(28),
      Q(2) => txe_id_data_i(29),
      Q(1) => txe_id_data_i(30),
      Q(0) => txe_id_data_i(31),
      SR(0) => SR(0),
      \TXE_DATA_TS_reg[0]_0\ => txmsg_addr_gen_n_10,
      \TXE_DATA_TS_reg[10]_0\ => txmsg_addr_gen_n_37,
      \TXE_DATA_TS_reg[11]_0\ => txmsg_addr_gen_n_38,
      \TXE_DATA_TS_reg[12]_0\ => txmsg_addr_gen_n_39,
      \TXE_DATA_TS_reg[13]_0\ => txmsg_addr_gen_n_40,
      \TXE_DATA_TS_reg[14]_0\ => txmsg_addr_gen_n_41,
      \TXE_DATA_TS_reg[15]_0\ => txmsg_addr_gen_n_42,
      \TXE_DATA_TS_reg[1]_0\ => txmsg_addr_gen_n_28,
      \TXE_DATA_TS_reg[2]_0\ => txmsg_addr_gen_n_29,
      \TXE_DATA_TS_reg[3]_0\ => txmsg_addr_gen_n_30,
      \TXE_DATA_TS_reg[4]_0\ => txmsg_addr_gen_n_31,
      \TXE_DATA_TS_reg[5]_0\ => txmsg_addr_gen_n_32,
      \TXE_DATA_TS_reg[7]_0\ => txmsg_addr_gen_n_33,
      \TXE_DATA_TS_reg[7]_1\(0) => \^txe_data_ts_reg[7]\(0),
      \TXE_DATA_TS_reg[8]_0\ => txmsg_addr_gen_n_35,
      \TXE_DATA_TS_reg[9]_0\ => txmsg_addr_gen_n_36,
      \addr_location_incr_count_reg[0]_0\(0) => \addr_location_incr_count_reg[0]\(0),
      \addr_location_incr_count_reg[4]_0\ => \addr_location_incr_count_reg[4]\,
      can_clk => can_clk,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \^txe_msgval_d2_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\ => \^txe_msgval_d1_reg\,
      \syncstages_ff_reg[0][9]\(8) => locked_id_loc_sig(0),
      \syncstages_ff_reg[0][9]\(7) => locked_id_loc_sig(1),
      \syncstages_ff_reg[0][9]\(6) => locked_id_loc_sig(2),
      \syncstages_ff_reg[0][9]\(5) => locked_id_loc_sig(3),
      \syncstages_ff_reg[0][9]\(4) => locked_id_loc_sig(4),
      \syncstages_ff_reg[0][9]\(3) => locked_id_loc_sig(5),
      \syncstages_ff_reg[0][9]\(2) => locked_id_loc_sig(6),
      \syncstages_ff_reg[0][9]\(1) => locked_id_loc_sig(7),
      \syncstages_ff_reg[0][9]\(0) => locked_id_loc_sig(8),
      \txe_id_data_i_reg[0]_0\(31 downto 0) => \txe_id_data_i_reg[0]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top is
  port (
    TXING_BRS_EN_BTR : out STD_LOGIC;
    TDC_SSP_SAMP_PT : out STD_LOGIC;
    CAN_PHY_RX_D : out STD_LOGIC;
    CLKM_EN : out STD_LOGIC;
    CAN_PHY_RX_I1 : out STD_LOGIC;
    BTL_SAMP_EN_FD2 : out STD_LOGIC;
    BTL_SAMP_EN_FD1 : out STD_LOGIC;
    MATCH_RESULT_FS2_D1 : out STD_LOGIC;
    MATCH_RESULT_1_D1 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : out STD_LOGIC;
    TS_RX_WEN_F1 : out STD_LOGIC;
    RXE_RXMSG_VAL_F1 : out STD_LOGIC;
    MATCH_RESULT_0_D1 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F1 : out STD_LOGIC;
    RXE_RXMSG_VAL_F0 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F0 : out STD_LOGIC;
    TS_COUNTER_SW_RST_D2 : out STD_LOGIC;
    CLKM_EN_D1 : out STD_LOGIC;
    TS_RX_WEN : out STD_LOGIC;
    dest_out : out STD_LOGIC;
    BIS_HSYNC_FLG_I : out STD_LOGIC;
    TXE_TX_REN_D1_reg : out STD_LOGIC;
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : out STD_LOGIC;
    RXE_MSGVAL_FD1 : out STD_LOGIC;
    RXE_MSGVAL_FD2 : out STD_LOGIC;
    TXE_MSGVAL_FD1 : out STD_LOGIC;
    TXE_MSGVAL_FD2 : out STD_LOGIC;
    IC_SYNC_ISR_ARBLST : out STD_LOGIC;
    TXE_IC_ARBLSS_I : out STD_LOGIC;
    BSP_IN_IFSPACE : out STD_LOGIC;
    BSP_IN_ID_STATE_I : out STD_LOGIC;
    BSP_IN_ID_STATE_D1 : out STD_LOGIC;
    BSP_IDVALID_FD1 : out STD_LOGIC;
    BSP_IDVALID_FD2 : out STD_LOGIC;
    ID_MATCH_EN : out STD_LOGIC;
    BSP_IN_EOF : out STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : out STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : out STD_LOGIC;
    MSR_LBACK_FS2 : out STD_LOGIC;
    IFF_EN_FS2 : out STD_LOGIC;
    IFF6_EN_FS2 : out STD_LOGIC;
    MSR_SNOOP_FS2 : out STD_LOGIC;
    IC_SYNC_SR_BSFR : out STD_LOGIC;
    IC_SYNC_SR_PEE : out STD_LOGIC;
    IC_SYNC_SR_RSTST : out STD_LOGIC;
    IC_SYNC_SR_SLEEP : out STD_LOGIC;
    IC_SYNC_SR_LBACK : out STD_LOGIC;
    IC_SYNC_SR_BIDLE : out STD_LOGIC;
    IC_SYNC_SR_ERRWRN : out STD_LOGIC;
    \IC_SYNC_SR_ESTAT_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_SYNC_ISR_BSOFF : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_SAMP_EN : out STD_LOGIC;
    CAN_PHY_TX_LP : out STD_LOGIC;
    SSP_RCVD_RXBIT : out STD_LOGIC;
    SSP_BTL_TXBIT_I : out STD_LOGIC;
    BTL_RXBIT : out STD_LOGIC;
    HSYNC_FLG_I : out STD_LOGIC;
    BSP_TXBIT_FD_reg : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2_reg : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_reg : out STD_LOGIC;
    IC_SYNC_ECR_WEN : out STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1 : out STD_LOGIC;
    IC_SYNC_ISR_MSGLST : out STD_LOGIC;
    IC_SYNC_TSR_WEN : out STD_LOGIC;
    RXE_RTR_I : out STD_LOGIC;
    RXE_IDE_I : out STD_LOGIC;
    TXE_PASSTX_I : out STD_LOGIC;
    TXE_TX_REN_D1 : out STD_LOGIC;
    TXE_TRNSMT_FLG_reg : out STD_LOGIC;
    BSP_TXBIT_FD : out STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG : out STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG : out STD_LOGIC;
    TXE_TXING_reg : out STD_LOGIC;
    RXE_PASSFLG_I : out STD_LOGIC;
    IC_SYNC_ISR_RXOK : out STD_LOGIC;
    IC_SYNC_ISR_TXOK : out STD_LOGIC;
    BRS_EN_I_FLAG : out STD_LOGIC;
    IC_SYNC_ESR_BERR : out STD_LOGIC;
    IC_SYNC_ESR_CRCER : out STD_LOGIC;
    IC_SYNC_ESR_FMER : out STD_LOGIC;
    IC_SYNC_ESR_STER : out STD_LOGIC;
    IC_SYNC_ESR_ACKER : out STD_LOGIC;
    IC_SYNC_ESR_F_STER : out STD_LOGIC;
    IC_SYNC_ESR_F_FMER : out STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : out STD_LOGIC;
    IC_SYNC_ESR_F_BERR : out STD_LOGIC;
    MSG_ON_CAN_BUS : out STD_LOGIC;
    RXE_FDF_I : out STD_LOGIC;
    RXE_ESI_I_reg : out STD_LOGIC;
    RXE_BRS_I : out STD_LOGIC;
    TDCV_CNT_REG_WEN : out STD_LOGIC;
    TXE_TXING_reg_0 : out STD_LOGIC;
    \state_reg[4]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg : out STD_LOGIC;
    \SM_REG_I_reg[1]\ : out STD_LOGIC;
    \state_reg[2]\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[5]\ : out STD_LOGIC;
    TXE_TXING_reg_1 : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2 : out STD_LOGIC;
    \RXE_COUNTER_I_reg[1]\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[0]\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    IC_REG_MSR_SNOOP_FS2_D1_reg : out STD_LOGIC;
    ena : out STD_LOGIC;
    TXE_MSGVAL_D1_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_RXMSG_VAL_F0_reg : out STD_LOGIC;
    RXE_RXMSG_VAL_F0_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_RXMSG_VAL_F1_reg : out STD_LOGIC;
    RXE_RXMSG_VAL_F1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \RXE_SREG_I_reg[24]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TS_RX_WDATA_F1 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \RXE_SREG_I_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BSP_TXBIT_FD_reg_0 : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[4]_0\ : out STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG0 : out STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG0 : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    BSP_TXBIT_FD_reg_1 : out STD_LOGIC;
    BSP_TXBIT_I : out STD_LOGIC;
    BTL_RXBIT_I_reg : out STD_LOGIC;
    BRS_L_SP_FE_reg : out STD_LOGIC;
    BTL_RXBIT_I_reg_0 : out STD_LOGIC;
    TXE_TXING055_out : out STD_LOGIC;
    HSYNC_FLG_I0 : out STD_LOGIC;
    TXE_TX_REN_I : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]_0\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[6]\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]_1\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]_2\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[4]_3\ : out STD_LOGIC;
    SM_FLAG_I_reg : out STD_LOGIC;
    \state_reg[3]\ : out STD_LOGIC;
    ERR_TXBERR_I_FD_SSP_EN_1_reg : out STD_LOGIC;
    TXE_TXING_reg_2 : out STD_LOGIC;
    HSYNC_OCCR_D_reg : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    RXE_IDE_I_reg : out STD_LOGIC;
    BTL_RXBIT_I_reg_1 : out STD_LOGIC;
    \state_reg[4]_1\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[0]_0\ : out STD_LOGIC;
    \BTL_NTQ_I0_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MATCHED_FILTER_INDEX_FS2_D1_reg[0]\ : out STD_LOGIC;
    \MEM_reg[3]\ : out STD_LOGIC;
    \EMU_OL_ECR_I_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ID_FOR_MATCH_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IC_REG_MSR_LBACK : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \syncstages_ff_reg[0]_0\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_1\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_2\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \syncstages_ff_reg[0]_4\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_5\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_6\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_7\ : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    can_clk_x2 : in STD_LOGIC;
    \syncstages_ff_reg[0]_8\ : in STD_LOGIC;
    \syncstages_ff_reg[0][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \syncstages_ff_reg[0]_9\ : in STD_LOGIC;
    MATCH_RESULT_TO_BSP0 : in STD_LOGIC;
    \syncstages_ff_reg[0]_10\ : in STD_LOGIC;
    src_in : in STD_LOGIC;
    \TXE_DLC_I_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ID_MATCH_EN_reg : in STD_LOGIC;
    CAN_PHY_TX_LP_reg : in STD_LOGIC;
    SSP_RCVD_RXBIT_reg : in STD_LOGIC;
    SSP_BTL_TXBIT_I_reg : in STD_LOGIC;
    BIS_HSYNC_FLG_I_reg : in STD_LOGIC;
    BTL_RXBIT_I_reg_2 : in STD_LOGIC;
    HSYNC_FLG_I_reg : in STD_LOGIC;
    BSP_TXBIT_FD_reg_2 : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2_reg_0 : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_reg_0 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1_reg : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg : in STD_LOGIC;
    TIME_STAMP_CNT_REG_WEN_reg : in STD_LOGIC;
    RXE_RTR_I_reg : in STD_LOGIC;
    RXE_IDE_I_reg_0 : in STD_LOGIC;
    TXE_PASSTX_I_reg : in STD_LOGIC;
    TXE_TX_REN_D1_reg_0 : in STD_LOGIC;
    BSP_TXBIT_D1_reg : in STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_reg : in STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG_reg : in STD_LOGIC;
    CANCEL_CONFIRMED_TL2OL_I_reg : in STD_LOGIC;
    TXE_TXING_reg_3 : in STD_LOGIC;
    RXE_IC_RXOK_I_reg : in STD_LOGIC;
    TXE_IC_TXOK_I_reg : in STD_LOGIC;
    TXE_IC_ARBLSS_I_reg : in STD_LOGIC;
    BSP_IC_BIT_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_CRC_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_FRM_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_STUFF_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_ACK_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_F_STUFF_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_F_FRM_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_F_CRC_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_F_BIT_ERROR_I_reg : in STD_LOGIC;
    MSG_ON_CAN_BUS_reg : in STD_LOGIC;
    RXE_FDF_I_reg : in STD_LOGIC;
    RXE_ESI_I_reg_0 : in STD_LOGIC;
    RXE_BRS_I_reg : in STD_LOGIC;
    TDCV_CNT_REG_WEN_reg : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    CAN_PHY_RX_I_NEG_FLOP : in STD_LOGIC;
    \SM_REG_I_reg[0]\ : in STD_LOGIC;
    OL_RX_FIFO_FULL : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY : in STD_LOGIC;
    TXE_BRAM_WEN : in STD_LOGIC;
    \addr_location_incr_count_reg[0]\ : in STD_LOGIC;
    \wr_index_i_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXF_FULL_AT_MSG_BOUNDARY_F1 : in STD_LOGIC;
    OL_RX_FIFO_FULL_F1 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RXE_PASSFLG_I_reg : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TIME_STAMP_CNT_CAPTURE_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_n_brpr_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top is
  signal BIS_COUNTER_I0 : STD_LOGIC;
  signal \^bis_hsync_flg_i\ : STD_LOGIC;
  signal BIS_HSYNC_FLG_I_D1 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD : STD_LOGIC;
  signal BRS_EN_BTR : STD_LOGIC;
  signal BRS_EN_BTR_D1 : STD_LOGIC;
  signal \^bsp_txbit_fd_reg\ : STD_LOGIC;
  signal \^bsp_txbit_fd_reg_0\ : STD_LOGIC;
  signal BTL_COUNTER_I : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^btl_rxbit\ : STD_LOGIC;
  signal \^btl_samp_en\ : STD_LOGIC;
  signal \^btl_samp_en_fd1\ : STD_LOGIC;
  signal \^btl_samp_en_fd2\ : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1 : STD_LOGIC;
  signal BTL_TRNSMT_EN_I1 : STD_LOGIC;
  signal CAN_PHY_RX_I : STD_LOGIC;
  signal \^can_phy_rx_i1\ : STD_LOGIC;
  signal \^can_phy_tx_lp\ : STD_LOGIC;
  signal \^can_phy_tx_pos_flop_x2\ : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X27 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal CLKD_COUNTER_I_reg : STD_LOGIC_VECTOR ( 1 to 2 );
  signal \^clkm_en\ : STD_LOGIC;
  signal CNTR_EQ_NTMSJW_I : STD_LOGIC;
  signal CNTR_EQ_SAMP1 : STD_LOGIC;
  signal CNTR_EQ_SAMP2 : STD_LOGIC;
  signal CNTR_GT_2PSAMP_I : STD_LOGIC;
  signal CNTR_GT_SAMP_I : STD_LOGIC;
  signal CNTR_LEQ_SJW_I1 : STD_LOGIC;
  signal CNTR_LT_NTMSJW_I : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CRC17_CRCWORD : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CRC17_FD_CRCWORD_I10 : STD_LOGIC;
  signal CRC21_CRCWORD : STD_LOGIC_VECTOR ( 0 to 5 );
  signal CRC21_FD_CRCWORD_I10 : STD_LOGIC;
  signal CRC_CRCWORD : STD_LOGIC_VECTOR ( 0 to 14 );
  signal CRC_CRCWORD_I1 : STD_LOGIC;
  signal CRC_CRCWORD_I10 : STD_LOGIC;
  signal EMU_CTR_FLG_I : STD_LOGIC;
  signal EMU_CTR_FLG_I0 : STD_LOGIC;
  signal EMU_ERRWRN : STD_LOGIC;
  signal EMU_OL_ECR_WEN_I0 : STD_LOGIC;
  signal EMU_REC_GR7F : STD_LOGIC;
  signal EMU_STAT1 : STD_LOGIC;
  signal EMU_TEC_I_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^err_txberr_i_fd_ssp_en_1_reg\ : STD_LOGIC;
  signal FBR_ERR_1TQ : STD_LOGIC;
  signal \^hsync_occr_d_reg\ : STD_LOGIC;
  signal IC_REG_BTR_TS1 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal IC_REG_BTR_TS2 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^ic_reg_msr_snoop_fs2_d1_reg\ : STD_LOGIC;
  signal IC_TIMESTAMP_RST_P : STD_LOGIC;
  signal IFF5_EN_FS2 : STD_LOGIC;
  signal \^iff_en_fs2\ : STD_LOGIC;
  signal \^match_result_0_d1\ : STD_LOGIC;
  signal \^match_result_1_d1\ : STD_LOGIC;
  signal MATCH_RESULT_TO_BSP : STD_LOGIC;
  signal MSR_BRSD_FS2 : STD_LOGIC;
  signal MSR_DAR_FS2 : STD_LOGIC;
  signal MSR_DPEE_FS2 : STD_LOGIC;
  signal \^msr_lback_fs2\ : STD_LOGIC;
  signal MSR_SBR_FS2 : STD_LOGIC;
  signal MSR_SLEEP_FS2 : STD_LOGIC;
  signal \^msr_snoop_fs2\ : STD_LOGIC;
  signal RSYNC_FLG_I : STD_LOGIC;
  signal RXE_BTL_HSYNC_EN : STD_LOGIC;
  signal RXE_MSGVAL_EARLY_F00 : STD_LOGIC;
  signal RXE_MSGVAL_EARLY_F10 : STD_LOGIC;
  signal RXE_OL_BIDLE : STD_LOGIC;
  signal RXE_OL_BSFR : STD_LOGIC;
  signal RXE_OL_LBACK : STD_LOGIC;
  signal RXE_OL_RSTST : STD_LOGIC;
  signal RXE_OL_SLEEP : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F00 : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F10 : STD_LOGIC;
  signal RXE_RXMSG_VAL_F00 : STD_LOGIC;
  signal RXE_RXMSG_VAL_F10 : STD_LOGIC;
  signal \^rxe_sreg_i_reg[24]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rxe_sreg_i_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SM_FLAG_I : STD_LOGIC;
  signal SM_FLAG_I_FSB : STD_LOGIC;
  signal \^sm_flag_i_reg\ : STD_LOGIC;
  signal \^sm_reg_i_reg[1]\ : STD_LOGIC;
  signal SM_STUFFBIT_PD : STD_LOGIC;
  signal SSP_EN : STD_LOGIC;
  signal TDC_EN_FS2 : STD_LOGIC;
  signal TDC_TRIG_COND : STD_LOGIC;
  signal TS2_EQ_SJW1 : STD_LOGIC;
  signal TS2_EQ_SJW2 : STD_LOGIC;
  signal TS_COUNTER_SW_RST_D1 : STD_LOGIC;
  signal \^ts_rx_wdata_f1\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^ts_rx_wen\ : STD_LOGIC;
  signal \^ts_rx_wen_f1\ : STD_LOGIC;
  signal \^txe_trnsmt_flg_reg\ : STD_LOGIC;
  signal \^txe_txing_reg\ : STD_LOGIC;
  signal \^txing_brs_en_btr\ : STD_LOGIC;
  signal TXING_BRS_EN_BTR_D1 : STD_LOGIC;
  signal bsp_n_100 : STD_LOGIC;
  signal bsp_n_101 : STD_LOGIC;
  signal bsp_n_118 : STD_LOGIC;
  signal bsp_n_120 : STD_LOGIC;
  signal bsp_n_121 : STD_LOGIC;
  signal bsp_n_126 : STD_LOGIC;
  signal bsp_n_127 : STD_LOGIC;
  signal bsp_n_132 : STD_LOGIC;
  signal bsp_n_136 : STD_LOGIC;
  signal bsp_n_137 : STD_LOGIC;
  signal bsp_n_143 : STD_LOGIC;
  signal bsp_n_145 : STD_LOGIC;
  signal bsp_n_147 : STD_LOGIC;
  signal bsp_n_149 : STD_LOGIC;
  signal bsp_n_152 : STD_LOGIC;
  signal bsp_n_160 : STD_LOGIC;
  signal bsp_n_161 : STD_LOGIC;
  signal bsp_n_162 : STD_LOGIC;
  signal bsp_n_163 : STD_LOGIC;
  signal bsp_n_164 : STD_LOGIC;
  signal bsp_n_165 : STD_LOGIC;
  signal bsp_n_166 : STD_LOGIC;
  signal bsp_n_167 : STD_LOGIC;
  signal bsp_n_168 : STD_LOGIC;
  signal bsp_n_169 : STD_LOGIC;
  signal bsp_n_174 : STD_LOGIC;
  signal bsp_n_176 : STD_LOGIC;
  signal bsp_n_183 : STD_LOGIC;
  signal bsp_n_184 : STD_LOGIC;
  signal bsp_n_185 : STD_LOGIC;
  signal bsp_n_186 : STD_LOGIC;
  signal bsp_n_187 : STD_LOGIC;
  signal bsp_n_188 : STD_LOGIC;
  signal bsp_n_189 : STD_LOGIC;
  signal bsp_n_190 : STD_LOGIC;
  signal bsp_n_191 : STD_LOGIC;
  signal bsp_n_192 : STD_LOGIC;
  signal bsp_n_193 : STD_LOGIC;
  signal bsp_n_194 : STD_LOGIC;
  signal bsp_n_195 : STD_LOGIC;
  signal bsp_n_196 : STD_LOGIC;
  signal bsp_n_197 : STD_LOGIC;
  signal bsp_n_198 : STD_LOGIC;
  signal bsp_n_199 : STD_LOGIC;
  signal bsp_n_200 : STD_LOGIC;
  signal bsp_n_201 : STD_LOGIC;
  signal bsp_n_202 : STD_LOGIC;
  signal bsp_n_203 : STD_LOGIC;
  signal bsp_n_204 : STD_LOGIC;
  signal bsp_n_205 : STD_LOGIC;
  signal bsp_n_206 : STD_LOGIC;
  signal bsp_n_207 : STD_LOGIC;
  signal bsp_n_208 : STD_LOGIC;
  signal bsp_n_209 : STD_LOGIC;
  signal bsp_n_210 : STD_LOGIC;
  signal bsp_n_211 : STD_LOGIC;
  signal bsp_n_212 : STD_LOGIC;
  signal bsp_n_213 : STD_LOGIC;
  signal bsp_n_214 : STD_LOGIC;
  signal bsp_n_215 : STD_LOGIC;
  signal bsp_n_216 : STD_LOGIC;
  signal bsp_n_217 : STD_LOGIC;
  signal bsp_n_218 : STD_LOGIC;
  signal bsp_n_219 : STD_LOGIC;
  signal bsp_n_220 : STD_LOGIC;
  signal bsp_n_221 : STD_LOGIC;
  signal bsp_n_222 : STD_LOGIC;
  signal bsp_n_223 : STD_LOGIC;
  signal bsp_n_224 : STD_LOGIC;
  signal bsp_n_225 : STD_LOGIC;
  signal bsp_n_226 : STD_LOGIC;
  signal bsp_n_228 : STD_LOGIC;
  signal bsp_n_229 : STD_LOGIC;
  signal bsp_n_230 : STD_LOGIC;
  signal bsp_n_231 : STD_LOGIC;
  signal bsp_n_232 : STD_LOGIC;
  signal bsp_n_233 : STD_LOGIC;
  signal bsp_n_234 : STD_LOGIC;
  signal bsp_n_235 : STD_LOGIC;
  signal bsp_n_236 : STD_LOGIC;
  signal bsp_n_237 : STD_LOGIC;
  signal bsp_n_239 : STD_LOGIC;
  signal bsp_n_276 : STD_LOGIC;
  signal bsp_n_277 : STD_LOGIC;
  signal bsp_n_278 : STD_LOGIC;
  signal bsp_n_279 : STD_LOGIC;
  signal bsp_n_280 : STD_LOGIC;
  signal bsp_n_50 : STD_LOGIC;
  signal bsp_n_53 : STD_LOGIC;
  signal bsp_n_54 : STD_LOGIC;
  signal bsp_n_55 : STD_LOGIC;
  signal bsp_n_57 : STD_LOGIC;
  signal bsp_n_59 : STD_LOGIC;
  signal bsp_n_63 : STD_LOGIC;
  signal bsp_n_65 : STD_LOGIC;
  signal bsp_n_66 : STD_LOGIC;
  signal bsp_n_67 : STD_LOGIC;
  signal bsp_n_68 : STD_LOGIC;
  signal bsp_n_69 : STD_LOGIC;
  signal bsp_n_71 : STD_LOGIC;
  signal bsp_n_72 : STD_LOGIC;
  signal bsp_n_75 : STD_LOGIC;
  signal bsp_n_76 : STD_LOGIC;
  signal bsp_n_77 : STD_LOGIC;
  signal bsp_n_78 : STD_LOGIC;
  signal bsp_n_79 : STD_LOGIC;
  signal bsp_n_81 : STD_LOGIC;
  signal bsp_n_82 : STD_LOGIC;
  signal bsp_n_83 : STD_LOGIC;
  signal bsp_n_84 : STD_LOGIC;
  signal bsp_n_85 : STD_LOGIC;
  signal bsp_n_86 : STD_LOGIC;
  signal bsp_n_87 : STD_LOGIC;
  signal bsp_n_88 : STD_LOGIC;
  signal bsp_n_89 : STD_LOGIC;
  signal bsp_n_9 : STD_LOGIC;
  signal bsp_n_90 : STD_LOGIC;
  signal bsp_n_91 : STD_LOGIC;
  signal bsp_n_92 : STD_LOGIC;
  signal bsp_n_93 : STD_LOGIC;
  signal bsp_n_94 : STD_LOGIC;
  signal bsp_n_95 : STD_LOGIC;
  signal bsp_n_96 : STD_LOGIC;
  signal bsp_n_97 : STD_LOGIC;
  signal bsp_n_98 : STD_LOGIC;
  signal bsp_n_99 : STD_LOGIC;
  signal btl_n_10 : STD_LOGIC;
  signal btl_n_11 : STD_LOGIC;
  signal btl_n_12 : STD_LOGIC;
  signal btl_n_13 : STD_LOGIC;
  signal btl_n_38 : STD_LOGIC;
  signal btl_n_39 : STD_LOGIC;
  signal btl_n_47 : STD_LOGIC;
  signal btl_n_49 : STD_LOGIC;
  signal btl_n_50 : STD_LOGIC;
  signal btl_n_52 : STD_LOGIC;
  signal btl_n_55 : STD_LOGIC;
  signal btl_n_56 : STD_LOGIC;
  signal btl_n_57 : STD_LOGIC;
  signal btl_n_58 : STD_LOGIC;
  signal btl_n_59 : STD_LOGIC;
  signal btl_n_60 : STD_LOGIC;
  signal btl_n_61 : STD_LOGIC;
  signal btl_n_62 : STD_LOGIC;
  signal btl_n_63 : STD_LOGIC;
  signal btl_n_64 : STD_LOGIC;
  signal btl_n_65 : STD_LOGIC;
  signal btl_n_66 : STD_LOGIC;
  signal btl_n_67 : STD_LOGIC;
  signal btl_n_68 : STD_LOGIC;
  signal btl_n_81 : STD_LOGIC;
  signal btl_n_82 : STD_LOGIC;
  signal btl_n_83 : STD_LOGIC;
  signal btl_n_84 : STD_LOGIC;
  signal btl_n_85 : STD_LOGIC;
  signal btl_n_9 : STD_LOGIC;
  signal clkdiv_n_3 : STD_LOGIC;
  signal clkdiv_n_4 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 26 downto 22 );
  signal ic_reg_f_brpr_cdc_tig : STD_LOGIC_VECTOR ( 0 to 7 );
  signal ic_reg_f_brpr_tdcoff_cdc_tig : STD_LOGIC_VECTOR ( 0 to 5 );
  signal ic_reg_f_btr_sjw_cdc_tig : STD_LOGIC_VECTOR ( 0 to 3 );
  signal ic_reg_f_btr_ts1_cdc_tig : STD_LOGIC_VECTOR ( 0 to 4 );
  signal ic_reg_f_btr_ts2_cdc_tig : STD_LOGIC_VECTOR ( 0 to 3 );
  signal ic_reg_n_brpr_cdc_tig : STD_LOGIC_VECTOR ( 0 to 7 );
  signal ic_reg_n_btr_sjw_cdc_tig : STD_LOGIC_VECTOR ( 0 to 6 );
  signal ic_reg_n_btr_ts1_cdc_tig : STD_LOGIC_VECTOR ( 0 to 7 );
  signal ic_reg_n_btr_ts2_cdc_tig : STD_LOGIC_VECTOR ( 0 to 6 );
  signal ic_reg_wmr_rxfp_cdc_tig : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^state_reg[0]_1\ : STD_LOGIC;
  signal \tdc/TDC_SSP_SAMP_PT_D1\ : STD_LOGIC;
  signal tlom_n_10 : STD_LOGIC;
  signal tlom_n_17 : STD_LOGIC;
  signal tlom_n_18 : STD_LOGIC;
  signal tlom_n_25 : STD_LOGIC;
  signal tlom_n_26 : STD_LOGIC;
  signal tlom_n_28 : STD_LOGIC;
  signal tlom_n_29 : STD_LOGIC;
  signal tlom_n_31 : STD_LOGIC;
  signal tlom_n_34 : STD_LOGIC;
  signal tlom_n_37 : STD_LOGIC;
  signal tlom_n_38 : STD_LOGIC;
  signal tlom_n_7 : STD_LOGIC;
  signal tlom_n_8 : STD_LOGIC;
  signal tlom_n_9 : STD_LOGIC;
  signal tlsync_n_12 : STD_LOGIC;
  signal tlsync_n_14 : STD_LOGIC;
begin
  BIS_HSYNC_FLG_I <= \^bis_hsync_flg_i\;
  BSP_TXBIT_FD_reg <= \^bsp_txbit_fd_reg\;
  BSP_TXBIT_FD_reg_0 <= \^bsp_txbit_fd_reg_0\;
  BTL_RXBIT <= \^btl_rxbit\;
  BTL_SAMP_EN <= \^btl_samp_en\;
  BTL_SAMP_EN_FD1 <= \^btl_samp_en_fd1\;
  BTL_SAMP_EN_FD2 <= \^btl_samp_en_fd2\;
  CAN_PHY_RX_I1 <= \^can_phy_rx_i1\;
  CAN_PHY_TX_LP <= \^can_phy_tx_lp\;
  CAN_PHY_TX_POS_FLOP_X2 <= \^can_phy_tx_pos_flop_x2\;
  CLKM_EN <= \^clkm_en\;
  CO(0) <= \^co\(0);
  ERR_TXBERR_I_FD_SSP_EN_1_reg <= \^err_txberr_i_fd_ssp_en_1_reg\;
  HSYNC_OCCR_D_reg <= \^hsync_occr_d_reg\;
  IC_REG_MSR_SNOOP_FS2_D1_reg <= \^ic_reg_msr_snoop_fs2_d1_reg\;
  IFF_EN_FS2 <= \^iff_en_fs2\;
  MATCH_RESULT_0_D1 <= \^match_result_0_d1\;
  MATCH_RESULT_1_D1 <= \^match_result_1_d1\;
  MSR_LBACK_FS2 <= \^msr_lback_fs2\;
  MSR_SNOOP_FS2 <= \^msr_snoop_fs2\;
  \RXE_SREG_I_reg[24]\(31 downto 0) <= \^rxe_sreg_i_reg[24]\(31 downto 0);
  \RXE_SREG_I_reg[30]\(0) <= \^rxe_sreg_i_reg[30]\(0);
  SM_FLAG_I_reg <= \^sm_flag_i_reg\;
  \SM_REG_I_reg[1]\ <= \^sm_reg_i_reg[1]\;
  TS_RX_WDATA_F1(20 downto 0) <= \^ts_rx_wdata_f1\(20 downto 0);
  TS_RX_WEN <= \^ts_rx_wen\;
  TS_RX_WEN_F1 <= \^ts_rx_wen_f1\;
  TXE_TRNSMT_FLG_reg <= \^txe_trnsmt_flg_reg\;
  TXE_TXING_reg <= \^txe_txing_reg\;
  TXING_BRS_EN_BTR <= \^txing_brs_en_btr\;
  \state_reg[0]_1\ <= \^state_reg[0]_1\;
IC_SYNC_ISR_BSOFF_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => bsp_n_72,
      Q => IC_SYNC_ISR_BSOFF,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_BIDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_BIDLE,
      Q => IC_SYNC_SR_BIDLE,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_BSFR_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_BSFR,
      Q => IC_SYNC_SR_BSFR,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_ERRWRN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_ERRWRN,
      Q => IC_SYNC_SR_ERRWRN,
      R => SYNC_RST_TL
    );
\IC_SYNC_SR_ESTAT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_STAT1,
      Q => \IC_SYNC_SR_ESTAT_reg[1]_0\(0),
      R => SYNC_RST_TL
    );
IC_SYNC_SR_LBACK_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_LBACK,
      Q => IC_SYNC_SR_LBACK,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_PEE_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => bsp_n_71,
      Q => IC_SYNC_SR_PEE,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_RSTST_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_RSTST,
      Q => IC_SYNC_SR_RSTST,
      S => SYNC_RST_TL
    );
IC_SYNC_SR_SLEEP_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_SLEEP,
      Q => IC_SYNC_SR_SLEEP,
      R => SYNC_RST_TL
    );
bsp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp
     port map (
      \BIS_COUNTER_I_reg[3]_0\ => btl_n_81,
      \BIS_COUNTER_I_reg[3]_1\(0) => BIS_COUNTER_I0,
      BIS_HSYNC_FLG_I_D1 => BIS_HSYNC_FLG_I_D1,
      BIS_HSYNC_FLG_I_D1_reg_0 => \^bis_hsync_flg_i\,
      BRSD_P_ERR_1TQ => BRSD_P_ERR_1TQ,
      BRSD_P_ERR_1TQ_FD => BRSD_P_ERR_1TQ_FD,
      BRSD_P_ERR_1TQ_FD_reg => bsp_n_86,
      BRSD_P_ERR_1TQ_FD_reg_0(0) => bsp_n_93,
      BRSD_P_ERR_1TQ_FD_reg_1(0) => bsp_n_94,
      BRSD_P_ERR_1TQ_FD_reg_10(3) => bsp_n_228,
      BRSD_P_ERR_1TQ_FD_reg_10(2) => bsp_n_229,
      BRSD_P_ERR_1TQ_FD_reg_10(1) => bsp_n_230,
      BRSD_P_ERR_1TQ_FD_reg_10(0) => bsp_n_231,
      BRSD_P_ERR_1TQ_FD_reg_11(2) => bsp_n_232,
      BRSD_P_ERR_1TQ_FD_reg_11(1) => bsp_n_233,
      BRSD_P_ERR_1TQ_FD_reg_11(0) => bsp_n_234,
      BRSD_P_ERR_1TQ_FD_reg_12(0) => bsp_n_276,
      BRSD_P_ERR_1TQ_FD_reg_13 => clkdiv_n_3,
      BRSD_P_ERR_1TQ_FD_reg_14 => clkdiv_n_4,
      BRSD_P_ERR_1TQ_FD_reg_15 => \^sm_flag_i_reg\,
      BRSD_P_ERR_1TQ_FD_reg_2(0) => bsp_n_95,
      BRSD_P_ERR_1TQ_FD_reg_3(2) => bsp_n_99,
      BRSD_P_ERR_1TQ_FD_reg_3(1) => bsp_n_100,
      BRSD_P_ERR_1TQ_FD_reg_3(0) => bsp_n_101,
      BRSD_P_ERR_1TQ_FD_reg_4(8) => bsp_n_161,
      BRSD_P_ERR_1TQ_FD_reg_4(7) => bsp_n_162,
      BRSD_P_ERR_1TQ_FD_reg_4(6) => bsp_n_163,
      BRSD_P_ERR_1TQ_FD_reg_4(5) => bsp_n_164,
      BRSD_P_ERR_1TQ_FD_reg_4(4) => bsp_n_165,
      BRSD_P_ERR_1TQ_FD_reg_4(3) => bsp_n_166,
      BRSD_P_ERR_1TQ_FD_reg_4(2) => bsp_n_167,
      BRSD_P_ERR_1TQ_FD_reg_4(1) => bsp_n_168,
      BRSD_P_ERR_1TQ_FD_reg_4(0) => bsp_n_169,
      BRSD_P_ERR_1TQ_FD_reg_5(3) => bsp_n_207,
      BRSD_P_ERR_1TQ_FD_reg_5(2) => bsp_n_208,
      BRSD_P_ERR_1TQ_FD_reg_5(1) => bsp_n_209,
      BRSD_P_ERR_1TQ_FD_reg_5(0) => bsp_n_210,
      BRSD_P_ERR_1TQ_FD_reg_6(2) => bsp_n_215,
      BRSD_P_ERR_1TQ_FD_reg_6(1) => bsp_n_216,
      BRSD_P_ERR_1TQ_FD_reg_6(0) => bsp_n_217,
      BRSD_P_ERR_1TQ_FD_reg_7(2) => bsp_n_218,
      BRSD_P_ERR_1TQ_FD_reg_7(1) => bsp_n_219,
      BRSD_P_ERR_1TQ_FD_reg_7(0) => bsp_n_220,
      BRSD_P_ERR_1TQ_FD_reg_8(2) => bsp_n_221,
      BRSD_P_ERR_1TQ_FD_reg_8(1) => bsp_n_222,
      BRSD_P_ERR_1TQ_FD_reg_8(0) => bsp_n_223,
      BRSD_P_ERR_1TQ_FD_reg_9(2) => bsp_n_224,
      BRSD_P_ERR_1TQ_FD_reg_9(1) => bsp_n_225,
      BRSD_P_ERR_1TQ_FD_reg_9(0) => bsp_n_226,
      BRS_EN_BTR => BRS_EN_BTR,
      BRS_EN_BTR_D1 => BRS_EN_BTR_D1,
      BRS_EN_I_FLAG_reg_0 => BRS_EN_I_FLAG,
      BRS_L_SP_FE_reg_0 => bsp_n_63,
      BRS_L_SP_FE_reg_1 => bsp_n_82,
      BRS_L_SP_FE_reg_2 => BRS_L_SP_FE_reg,
      BRS_L_SP_FE_reg_3(2) => bsp_n_184,
      BRS_L_SP_FE_reg_3(1) => bsp_n_185,
      BRS_L_SP_FE_reg_3(0) => bsp_n_186,
      BRS_L_SP_FE_reg_4(2) => bsp_n_187,
      BRS_L_SP_FE_reg_4(1) => bsp_n_188,
      BRS_L_SP_FE_reg_4(0) => bsp_n_189,
      BRS_L_SP_FE_reg_5 => bsp_n_190,
      BSP_CRCERR_I_CANFD_FLG0 => BSP_CRCERR_I_CANFD_FLG0,
      BSP_CRCERR_I_CANFD_FLG_i_2_0 => tlom_n_18,
      BSP_CRCERR_I_CANFD_FLG_i_2_1 => tlom_n_25,
      BSP_CRCERR_I_CANFD_FLG_i_4_0(5) => CRC21_CRCWORD(0),
      BSP_CRCERR_I_CANFD_FLG_i_4_0(4) => CRC21_CRCWORD(1),
      BSP_CRCERR_I_CANFD_FLG_i_4_0(3) => CRC21_CRCWORD(2),
      BSP_CRCERR_I_CANFD_FLG_i_4_0(2) => CRC21_CRCWORD(3),
      BSP_CRCERR_I_CANFD_FLG_i_4_0(1) => CRC21_CRCWORD(4),
      BSP_CRCERR_I_CANFD_FLG_i_4_0(0) => CRC21_CRCWORD(5),
      BSP_CRCERR_I_CANFD_FLG_reg_0 => BSP_CRCERR_I_CANFD_FLG,
      BSP_CRCERR_I_CANFD_FLG_reg_1 => BSP_CRCERR_I_CANFD_FLG_reg,
      BSP_CRCERR_I_CAN_FLG0 => BSP_CRCERR_I_CAN_FLG0,
      BSP_CRCERR_I_CAN_FLG_i_3_0 => tlom_n_10,
      BSP_CRCERR_I_CAN_FLG_i_3_1 => tlom_n_17,
      BSP_CRCERR_I_CAN_FLG_i_3_2 => tlom_n_29,
      BSP_CRCERR_I_CAN_FLG_i_7_0(4) => CRC_CRCWORD(1),
      BSP_CRCERR_I_CAN_FLG_i_7_0(3) => CRC_CRCWORD(7),
      BSP_CRCERR_I_CAN_FLG_i_7_0(2) => CRC_CRCWORD(12),
      BSP_CRCERR_I_CAN_FLG_i_7_0(1) => CRC_CRCWORD(13),
      BSP_CRCERR_I_CAN_FLG_i_7_0(0) => CRC_CRCWORD(14),
      BSP_CRCERR_I_CAN_FLG_reg_0 => BSP_CRCERR_I_CAN_FLG,
      BSP_CRCERR_I_CAN_FLG_reg_1 => BSP_CRCERR_I_CAN_FLG_reg,
      BSP_IC_ACK_ERROR_I_reg_0 => BSP_IC_ACK_ERROR_I_reg,
      BSP_IC_BIT_ERROR_I_reg_0 => BSP_IC_BIT_ERROR_I_reg,
      BSP_IC_CRC_ERROR_I_reg_0 => BSP_IC_CRC_ERROR_I_reg,
      BSP_IC_FRM_ERROR_I_reg_0 => BSP_IC_FRM_ERROR_I_reg,
      BSP_IC_F_BIT_ERROR_I_reg_0 => BSP_IC_F_BIT_ERROR_I_reg,
      BSP_IC_F_BIT_ERROR_I_reg_1 => \^err_txberr_i_fd_ssp_en_1_reg\,
      BSP_IC_F_CRC_ERROR_I_reg_0 => BSP_IC_F_CRC_ERROR_I_reg,
      BSP_IC_F_FRM_ERROR_I_reg_0 => BSP_IC_F_FRM_ERROR_I_reg,
      BSP_IC_F_FRM_ERROR_I_reg_1 => tlom_n_9,
      BSP_IC_F_FRM_ERROR_I_reg_2 => tlom_n_34,
      BSP_IC_F_STUFF_ERROR_I_reg_0 => BSP_IC_F_STUFF_ERROR_I_reg,
      BSP_IC_STUFF_ERROR_I_reg_0 => BSP_IC_STUFF_ERROR_I_reg,
      BSP_IDVALID_FD1 => BSP_IDVALID_FD1,
      BSP_IDVALID_FD2 => BSP_IDVALID_FD2,
      BSP_IN_EOF => BSP_IN_EOF,
      BSP_IN_ID_STATE_D1 => BSP_IN_ID_STATE_D1,
      BSP_IN_ID_STATE_I => BSP_IN_ID_STATE_I,
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      BSP_TXBIT_D1_reg_0 => BSP_TXBIT_FD,
      BSP_TXBIT_D1_reg_1 => BSP_TXBIT_D1_reg,
      BSP_TXBIT_FD_reg => BSP_TXBIT_FD_reg_1,
      BSP_TXBIT_FD_reg_0 => \^bsp_txbit_fd_reg_0\,
      BTL_COUNTER_I15_carry(6) => ic_reg_n_btr_sjw_cdc_tig(0),
      BTL_COUNTER_I15_carry(5) => ic_reg_n_btr_sjw_cdc_tig(1),
      BTL_COUNTER_I15_carry(4) => ic_reg_n_btr_sjw_cdc_tig(2),
      BTL_COUNTER_I15_carry(3) => ic_reg_n_btr_sjw_cdc_tig(3),
      BTL_COUNTER_I15_carry(2) => ic_reg_n_btr_sjw_cdc_tig(4),
      BTL_COUNTER_I15_carry(1) => ic_reg_n_btr_sjw_cdc_tig(5),
      BTL_COUNTER_I15_carry(0) => ic_reg_n_btr_sjw_cdc_tig(6),
      BTL_COUNTER_I17_carry_i_19(0) => btl_n_10,
      \BTL_COUNTER_I_REG_reg[0]\(0) => BTL_COUNTER_I(0),
      \BTL_COUNTER_I_REG_reg[1]\ => \^clkm_en\,
      \BTL_COUNTER_I_REG_reg[1]_0\ => btl_n_52,
      \BTL_COUNTER_I_REG_reg[2]\ => bsp_n_85,
      \BTL_COUNTER_I_REG_reg[3]\(0) => btl_n_47,
      \BTL_COUNTER_I_REG_reg[3]_0\(0) => btl_n_85,
      \BTL_COUNTER_I_REG_reg[5]\(0) => CNTR_LEQ_SJW_I1,
      \BTL_COUNTER_I_REG_reg[8]\ => btl_n_38,
      \BTL_COUNTER_I_REG_reg[8]_0\(0) => CNTR_LT_NTMSJW_I,
      \BTL_COUNTER_I_REG_reg[8]_1\(0) => CNTR_EQ_NTMSJW_I,
      \BTL_COUNTER_I_REG_reg[8]_2\(7) => btl_n_61,
      \BTL_COUNTER_I_REG_reg[8]_2\(6) => btl_n_62,
      \BTL_COUNTER_I_REG_reg[8]_2\(5) => btl_n_63,
      \BTL_COUNTER_I_REG_reg[8]_2\(4) => btl_n_64,
      \BTL_COUNTER_I_REG_reg[8]_2\(3) => btl_n_65,
      \BTL_COUNTER_I_REG_reg[8]_2\(2) => btl_n_66,
      \BTL_COUNTER_I_REG_reg[8]_2\(1) => btl_n_67,
      \BTL_COUNTER_I_REG_reg[8]_2\(0) => btl_n_68,
      \BTL_NTQ_I0_carry__0\(0) => \BTL_NTQ_I0_carry__0\(0),
      \BTL_NTQ_I0_carry__0_0\(6) => ic_reg_n_btr_ts2_cdc_tig(0),
      \BTL_NTQ_I0_carry__0_0\(5) => ic_reg_n_btr_ts2_cdc_tig(1),
      \BTL_NTQ_I0_carry__0_0\(4) => ic_reg_n_btr_ts2_cdc_tig(2),
      \BTL_NTQ_I0_carry__0_0\(3) => ic_reg_n_btr_ts2_cdc_tig(3),
      \BTL_NTQ_I0_carry__0_0\(2) => ic_reg_n_btr_ts2_cdc_tig(4),
      \BTL_NTQ_I0_carry__0_0\(1) => ic_reg_n_btr_ts2_cdc_tig(5),
      \BTL_NTQ_I0_carry__0_0\(0) => ic_reg_n_btr_ts2_cdc_tig(6),
      \BTL_NTQ_I0_carry__0_i_8_0\(3) => ic_reg_f_btr_ts2_cdc_tig(0),
      \BTL_NTQ_I0_carry__0_i_8_0\(2) => ic_reg_f_btr_ts2_cdc_tig(1),
      \BTL_NTQ_I0_carry__0_i_8_0\(1) => ic_reg_f_btr_ts2_cdc_tig(2),
      \BTL_NTQ_I0_carry__0_i_8_0\(0) => ic_reg_f_btr_ts2_cdc_tig(3),
      BTL_RXBIT_I_reg => bsp_n_127,
      BTL_RXBIT_I_reg_0 => BTL_RXBIT_I_reg,
      BTL_RXBIT_I_reg_1 => BTL_RXBIT_I_reg_0,
      BTL_RXBIT_I_reg_2 => BTL_RXBIT_I_reg_1,
      BTL_SAMP_EN_D1_reg => BTL_SAMP_EN_D1_reg,
      BTL_SAMP_EN_D1_reg_0 => bsp_n_136,
      BTL_SAMP_EN_D1_reg_1 => bsp_n_147,
      BTL_SAMP_EN_FD2 => \^btl_samp_en_fd2\,
      BTL_TRNSMT_EN_FD1 => BTL_TRNSMT_EN_FD1,
      BTL_TRNSMT_EN_FD13_carry_i_6_0(4) => ic_reg_f_btr_ts1_cdc_tig(0),
      BTL_TRNSMT_EN_FD13_carry_i_6_0(3) => ic_reg_f_btr_ts1_cdc_tig(1),
      BTL_TRNSMT_EN_FD13_carry_i_6_0(2) => ic_reg_f_btr_ts1_cdc_tig(2),
      BTL_TRNSMT_EN_FD13_carry_i_6_0(1) => ic_reg_f_btr_ts1_cdc_tig(3),
      BTL_TRNSMT_EN_FD13_carry_i_6_0(0) => ic_reg_f_btr_ts1_cdc_tig(4),
      BTL_TRNSMT_EN_FD1_reg => \^hsync_occr_d_reg\,
      BTL_TRNSMT_EN_FD1_reg_0(0) => CNTR_EQ_SAMP1,
      BTL_TRNSMT_EN_FD1_reg_1(0) => TS2_EQ_SJW2,
      BTL_TRNSMT_EN_FD1_reg_2(0) => TS2_EQ_SJW1,
      BTL_TRNSMT_EN_I1 => BTL_TRNSMT_EN_I1,
      BUFFER_EMPTY_INTERNAL_i_2_0(0) => EMU_REC_GR7F,
      BUFFER_EMPTY_INTERNAL_i_2_1(0) => EMU_TEC_I_reg(7),
      CANCEL_CONFIRMED_TL2OL_I_reg_0 => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      CANCEL_CONFIRMED_TL2OL_I_reg_1 => CANCEL_CONFIRMED_TL2OL_I_reg,
      CAN_PHY_TX_INT_reg => btl_n_55,
      CAN_PHY_TX_LP_i_2_0 => btl_n_58,
      CAN_PHY_TX_LP_i_2_1 => btl_n_59,
      CAN_PHY_TX_LP_i_2_2(0) => CNTR_GT_2PSAMP_I,
      CAN_PHY_TX_POS_FLOP_X2 => \^can_phy_tx_pos_flop_x2\,
      CAN_PHY_TX_POS_FLOP_X26_carry => btl_n_60,
      CAN_PHY_TX_POS_FLOP_X27(8 downto 0) => CAN_PHY_TX_POS_FLOP_X27(8 downto 0),
      CLKD_COUNTER_I_reg(1) => CLKD_COUNTER_I_reg(1),
      CLKD_COUNTER_I_reg(0) => CLKD_COUNTER_I_reg(2),
      \CLKD_COUNTER_I_reg[7]\(1) => ic_reg_f_brpr_cdc_tig(1),
      \CLKD_COUNTER_I_reg[7]\(0) => ic_reg_f_brpr_cdc_tig(2),
      \CLKD_COUNTER_I_reg[7]_0\(1) => ic_reg_n_brpr_cdc_tig(1),
      \CLKD_COUNTER_I_reg[7]_0\(0) => ic_reg_n_brpr_cdc_tig(2),
      CLKM_EN_reg => bsp_n_53,
      CO(0) => CNTR_GT_SAMP_I,
      CRC_CRCWORD_I1 => CRC_CRCWORD_I1,
      D(0) => \^can_phy_rx_i1\,
      DI(3) => bsp_n_88,
      DI(2) => bsp_n_89,
      DI(1) => bsp_n_90,
      DI(0) => bsp_n_91,
      E(0) => \^btl_samp_en_fd1\,
      EMU_CTR_FLG_I => EMU_CTR_FLG_I,
      EMU_CTR_FLG_I0 => EMU_CTR_FLG_I0,
      EMU_CTR_FLG_I_reg(0) => EMU_OL_ECR_WEN_I0,
      ERR_ACKERRPASS_I_reg_0 => btl_n_82,
      FAST_TRANSMT_PT_D1_reg(0) => CNTR_EQ_SAMP2,
      FBR_ERR_1TQ => FBR_ERR_1TQ,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      \ID_FOR_MATCH_reg[0]_0\(31 downto 0) => \ID_FOR_MATCH_reg[0]\(31 downto 0),
      \ID_FOR_MATCH_reg[31]_0\(0) => E(0),
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_reg_0 => ID_MATCH_EN_reg,
      MATCH_RESULT_TO_BSP => MATCH_RESULT_TO_BSP,
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      MSG_ON_CAN_BUS_reg_0 => MSG_ON_CAN_BUS_reg,
      MSR_BRSD_FS2 => MSR_BRSD_FS2,
      MSR_DAR_FS2 => MSR_DAR_FS2,
      MSR_DPEE_FS2 => MSR_DPEE_FS2,
      MSR_SBR_FS2 => MSR_SBR_FS2,
      MSR_SLEEP_FS2 => MSR_SLEEP_FS2,
      O(2) => btl_n_11,
      O(1) => btl_n_12,
      O(0) => btl_n_13,
      OL_RX_FIFO_FULL => OL_RX_FIFO_FULL,
      OL_RX_FIFO_FULL_F1 => OL_RX_FIFO_FULL_F1,
      Q(0) => bsp_n_54,
      RSYNC_FLG_I => RSYNC_FLG_I,
      RSYNC_FLG_I_reg => bsp_n_132,
      RSYNC_FLG_I_reg_0(0) => \^co\(0),
      RSYNC_FLG_I_reg_1 => btl_n_50,
      RSYNC_FLG_I_reg_2 => \^bsp_txbit_fd_reg\,
      RXE_BRS_I => RXE_BRS_I,
      RXE_BRS_I_reg_0 => RXE_BRS_I_reg,
      RXE_BTL_HSYNC_EN => RXE_BTL_HSYNC_EN,
      \RXE_COUNTER_I_reg[0]_0\ => \RXE_COUNTER_I_reg[0]\,
      \RXE_COUNTER_I_reg[0]_1\ => bsp_n_145,
      \RXE_COUNTER_I_reg[0]_2\ => \RXE_COUNTER_I_reg[0]_0\,
      \RXE_COUNTER_I_reg[0]_3\ => btl_n_39,
      \RXE_COUNTER_I_reg[1]_0\ => \RXE_COUNTER_I_reg[1]\,
      \RXE_COUNTER_I_reg[1]_1\ => bsp_n_203,
      \RXE_COUNTER_I_reg[3]_0\(3) => bsp_n_66,
      \RXE_COUNTER_I_reg[3]_0\(2) => bsp_n_67,
      \RXE_COUNTER_I_reg[3]_0\(1) => bsp_n_68,
      \RXE_COUNTER_I_reg[3]_0\(0) => bsp_n_69,
      \RXE_COUNTER_I_reg[3]_1\ => bsp_n_183,
      \RXE_COUNTER_I_reg[4]_0\ => \RXE_COUNTER_I_reg[4]\,
      \RXE_COUNTER_I_reg[4]_1\ => \RXE_COUNTER_I_reg[4]_0\,
      \RXE_COUNTER_I_reg[4]_2\ => \RXE_COUNTER_I_reg[4]_1\,
      \RXE_COUNTER_I_reg[4]_3\ => \RXE_COUNTER_I_reg[4]_2\,
      \RXE_COUNTER_I_reg[4]_4\ => \RXE_COUNTER_I_reg[4]_3\,
      \RXE_COUNTER_I_reg[4]_5\ => bsp_n_202,
      \RXE_COUNTER_I_reg[5]_0\ => \RXE_COUNTER_I_reg[5]\,
      \RXE_COUNTER_I_reg[6]_0\ => \RXE_COUNTER_I_reg[6]\,
      \RXE_COUNTER_I_reg[8]_0\ => btl_n_83,
      RXE_ERRFLG_I_reg_0 => \^btl_rxbit\,
      RXE_ESI_I_reg_0 => RXE_ESI_I_reg,
      RXE_ESI_I_reg_1 => RXE_ESI_I_reg_0,
      RXE_FDF_I => RXE_FDF_I,
      RXE_FDF_I_reg_0 => RXE_FDF_I_reg,
      RXE_IC_RXOK_I_reg_0 => RXE_IC_RXOK_I_reg,
      RXE_IDE_I => RXE_IDE_I,
      RXE_IDE_I_reg_0 => RXE_IDE_I_reg,
      RXE_IDE_I_reg_1 => RXE_IDE_I_reg_0,
      \RXE_MSGPAD_SEL_FS1_reg[0]_0\ => \^sm_reg_i_reg[1]\,
      \RXE_MSGPAD_SEL_FS1_reg[1]_0\ => bsp_n_121,
      RXE_MSGVAL_EARLY_F00 => RXE_MSGVAL_EARLY_F00,
      RXE_MSGVAL_EARLY_F10 => RXE_MSGVAL_EARLY_F10,
      RXE_MSGVAL_FD1_reg_0 => RXE_MSGVAL_FD1,
      RXE_MSGVAL_FD2_reg_0 => RXE_MSGVAL_FD2,
      RXE_OL_BIDLE => RXE_OL_BIDLE,
      RXE_OL_BSFR => RXE_OL_BSFR,
      RXE_OL_LBACK => RXE_OL_LBACK,
      RXE_OL_LBACK_reg_0 => \^msr_lback_fs2\,
      RXE_OL_RSTST => RXE_OL_RSTST,
      RXE_OL_SLEEP => RXE_OL_SLEEP,
      RXE_PASSFLG_I => RXE_PASSFLG_I,
      RXE_PASSFLG_I_reg_0 => \^ic_reg_msr_snoop_fs2_d1_reg\,
      RXE_PASSFLG_I_reg_1 => RXE_PASSFLG_I_reg,
      RXE_RTR_I => RXE_RTR_I,
      RXE_RTR_I_reg_0 => RXE_RTR_I_reg,
      RXE_RXFIFO_WEN_FD1_reg_0 => RXE_RXFIFO_WEN_FD1,
      RXE_RXFIFO_WEN_FD2 => RXE_RXFIFO_WEN_FD2,
      RXE_RXMSG_INVAL_F00 => RXE_RXMSG_INVAL_F00,
      RXE_RXMSG_INVAL_F0_reg => \^match_result_1_d1\,
      RXE_RXMSG_INVAL_F10 => RXE_RXMSG_INVAL_F10,
      RXE_RXMSG_VAL_F00 => RXE_RXMSG_VAL_F00,
      RXE_RXMSG_VAL_F0_reg => \^match_result_0_d1\,
      RXE_RXMSG_VAL_F10 => RXE_RXMSG_VAL_F10,
      \RXE_SREG_I_reg[24]_0\(7 downto 3) => data0(26 downto 22),
      \RXE_SREG_I_reg[24]_0\(2) => bsp_n_118,
      \RXE_SREG_I_reg[24]_0\(1) => \^rxe_sreg_i_reg[30]\(0),
      \RXE_SREG_I_reg[24]_0\(0) => bsp_n_120,
      \RXE_SREG_I_reg[24]_1\(31 downto 0) => \^rxe_sreg_i_reg[24]\(31 downto 0),
      \RXE_SREG_I_reg[31]_0\(0) => \^btl_samp_en\,
      RXF_FULL_AT_MSG_BOUNDARY => RXF_FULL_AT_MSG_BOUNDARY,
      RXF_FULL_AT_MSG_BOUNDARY_F1 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg(0) => RXF_FULL_AT_MSG_BOUNDARY_reg(0),
      S(3) => bsp_n_75,
      S(2) => bsp_n_76,
      S(1) => bsp_n_77,
      S(0) => bsp_n_78,
      SM_FLAG_I => SM_FLAG_I,
      SM_FLAG_I_FSB => SM_FLAG_I_FSB,
      SM_FLAG_I_FSB_reg => bsp_n_149,
      SM_FLAG_I_reg => tlom_n_31,
      SM_STUFFBIT_PD => SM_STUFFBIT_PD,
      SR(0) => bsp_n_59,
      SSP_EN => SSP_EN,
      SSP_EN_D1_reg => btl_n_56,
      SSP_EN_D1_reg_0 => btl_n_57,
      SYNC_RST_TL => SYNC_RST_TL,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      TDCV_CNT_REG_WEN_reg_0 => TDCV_CNT_REG_WEN_reg,
      TDC_EN_FS2 => TDC_EN_FS2,
      TDC_SSP_SAMP_PT_D1 => \tdc/TDC_SSP_SAMP_PT_D1\,
      TDC_SSP_SAMP_PT_D1_reg => bsp_n_174,
      TDC_TRIG_COND => TDC_TRIG_COND,
      \TIME_STAMP_CNT_CAPTURE_reg[0]\(7 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(15 downto 8),
      TS_RX_WDATA_F1(7 downto 0) => \^ts_rx_wdata_f1\(15 downto 8),
      TS_RX_WEN => \^ts_rx_wen\,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      \TXE_DLC_I_reg[0]_0\(31 downto 0) => \TXE_DLC_I_reg[0]\(31 downto 0),
      TXE_IC_ARBLSS_I => TXE_IC_ARBLSS_I,
      TXE_IC_ARBLSS_I_reg_0 => TXE_IC_ARBLSS_I_reg,
      TXE_IC_TXOK_I_reg_0 => TXE_IC_TXOK_I_reg,
      TXE_MSGVAL_D1_I_reg_0(0) => TXE_MSGVAL_D1_I_reg(0),
      TXE_MSGVAL_FD1 => TXE_MSGVAL_FD1,
      TXE_MSGVAL_FD2 => TXE_MSGVAL_FD2,
      TXE_PASSTX_I_reg_0 => TXE_PASSTX_I,
      TXE_PASSTX_I_reg_1 => TXE_PASSTX_I_reg,
      TXE_TRNSMT_FLG_reg_0 => \^txe_trnsmt_flg_reg\,
      TXE_TXING055_out => TXE_TXING055_out,
      TXE_TXING_reg_0 => \^txe_txing_reg\,
      TXE_TXING_reg_1 => TXE_TXING_reg_0,
      TXE_TXING_reg_2 => bsp_n_126,
      TXE_TXING_reg_3 => bsp_n_152,
      TXE_TXING_reg_4 => TXE_TXING_reg_2,
      TXE_TXING_reg_5 => bsp_n_160,
      TXE_TXING_reg_6 => \^txing_brs_en_btr\,
      TXE_TXING_reg_7 => TXE_TXING_reg_3,
      TXE_TXING_reg_8 => tlom_n_37,
      TXE_TX_REN_D1 => TXE_TX_REN_D1,
      TXE_TX_REN_D1_reg_0 => TXE_TX_REN_D1_reg,
      TXE_TX_REN_D1_reg_1 => TXE_TX_REN_D1_reg_0,
      TXE_TX_REN_I => TXE_TX_REN_I,
      TXE_TX_REN_I_CFD_D1_i_4_0 => tlom_n_26,
      TXE_TX_REN_I_CFD_D1_i_9_0 => tlom_n_28,
      TXING_BRS_EN_BTR_D1 => TXING_BRS_EN_BTR_D1,
      TXING_BRS_EN_BTR_D1_reg => bsp_n_65,
      TXING_BRS_EN_BTR_D1_reg_0 => bsp_n_176,
      \addr_location_incr_count_reg[0]\ => \addr_location_incr_count_reg[0]\,
      \arststages_ff_reg[1]\ => bsp_n_55,
      \arststages_ff_reg[1]_0\ => bsp_n_79,
      \arststages_ff_reg[1]_1\ => bsp_n_81,
      \arststages_ff_reg[1]_2\ => bsp_n_84,
      \arststages_ff_reg[1]_3\ => bsp_n_87,
      \arststages_ff_reg[1]_4\ => bsp_n_97,
      \arststages_ff_reg[1]_5\(3) => bsp_n_195,
      \arststages_ff_reg[1]_5\(2) => bsp_n_196,
      \arststages_ff_reg[1]_5\(1) => bsp_n_197,
      \arststages_ff_reg[1]_5\(0) => bsp_n_198,
      \arststages_ff_reg[1]_6\ => bsp_n_214,
      \arststages_ff_reg[1]_7\(1) => bsp_n_235,
      \arststages_ff_reg[1]_7\(0) => bsp_n_236,
      can_clk => can_clk,
      dest_arst => dest_arst,
      dest_out => dest_out,
      ena => ena,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \^ts_rx_wen_f1\,
      \i__carry_i_1__4_0\(7) => ic_reg_n_btr_ts1_cdc_tig(0),
      \i__carry_i_1__4_0\(6) => ic_reg_n_btr_ts1_cdc_tig(1),
      \i__carry_i_1__4_0\(5) => ic_reg_n_btr_ts1_cdc_tig(2),
      \i__carry_i_1__4_0\(4) => ic_reg_n_btr_ts1_cdc_tig(3),
      \i__carry_i_1__4_0\(3) => ic_reg_n_btr_ts1_cdc_tig(4),
      \i__carry_i_1__4_0\(2) => ic_reg_n_btr_ts1_cdc_tig(5),
      \i__carry_i_1__4_0\(1) => ic_reg_n_btr_ts1_cdc_tig(6),
      \i__carry_i_1__4_0\(0) => ic_reg_n_btr_ts1_cdc_tig(7),
      \i__carry_i_1__5_0\ => btl_n_49,
      \i__carry_i_2__3_0\(0) => btl_n_9,
      \i__carry_i_7__1_0\(3) => ic_reg_f_btr_sjw_cdc_tig(0),
      \i__carry_i_7__1_0\(2) => ic_reg_f_btr_sjw_cdc_tig(1),
      \i__carry_i_7__1_0\(1) => ic_reg_f_btr_sjw_cdc_tig(2),
      \i__carry_i_7__1_0\(0) => ic_reg_f_btr_sjw_cdc_tig(3),
      \ic_reg_f_btr_ts1_cdc_tig_reg[2]\ => bsp_n_237,
      \ic_reg_f_btr_ts1_cdc_tig_reg[3]\(0) => IC_REG_BTR_TS1(6),
      \ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0) => IC_REG_BTR_TS2(5),
      \ic_reg_n_brpr_cdc_tig_reg[1]\ => bsp_n_137,
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]\ => bsp_n_83,
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(3) => bsp_n_191,
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(2) => bsp_n_192,
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(1) => bsp_n_193,
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(0) => bsp_n_194,
      \ic_reg_n_btr_sjw_cdc_tig_reg[1]\(0) => bsp_n_98,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]\(0) => bsp_n_92,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(0) => bsp_n_96,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_1\(2) => bsp_n_204,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_1\(1) => bsp_n_205,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_1\(0) => bsp_n_206,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_2\(2) => bsp_n_211,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_2\(1) => bsp_n_212,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_2\(0) => bsp_n_213,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_3\(0) => bsp_n_239,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_4\(3) => bsp_n_277,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_4\(2) => bsp_n_278,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_4\(1) => bsp_n_279,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_4\(0) => bsp_n_280,
      \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2) => bsp_n_199,
      \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(1) => bsp_n_200,
      \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0) => bsp_n_201,
      src_in => src_in,
      \state[0]_i_10_0\ => btl_n_84,
      \state[0]_i_2_0\ => tlom_n_38,
      \state[1]_i_5_0\ => \^msr_snoop_fs2\,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => bsp_n_57,
      \state_reg[0]_2\ => bsp_n_71,
      \state_reg[0]_3\ => bsp_n_72,
      \state_reg[0]_4\ => \state_reg[0]_0\,
      \state_reg[0]_5\ => \^state_reg[0]_1\,
      \state_reg[1]_0\ => bsp_n_9,
      \state_reg[1]_1\ => tlom_n_8,
      \state_reg[2]_0\ => \state_reg[2]\,
      \state_reg[2]_1\ => \state_reg[2]_0\,
      \state_reg[2]_2\ => \state_reg[2]_1\,
      \state_reg[2]_3\ => bsp_n_143,
      \state_reg[2]_4\ => tlom_n_7,
      \state_reg[3]_0\ => \state_reg[3]\,
      \state_reg[4]_0\ => bsp_n_50,
      \state_reg[4]_1\ => \state_reg[4]\,
      \state_reg[4]_2\ => \state_reg[4]_0\,
      \state_reg[4]_3\ => BSP_TXBIT_I,
      \state_reg[4]_4\ => \state_reg[4]_1\,
      \syncstages_ff_reg[0]\ => \syncstages_ff_reg[0]_10\
    );
btl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl
     port map (
      \BIS_COUNTER_I_reg[3]\ => \^state_reg[0]_1\,
      BIS_HSYNC_FLG_I_D1 => BIS_HSYNC_FLG_I_D1,
      BIS_HSYNC_FLG_I_reg_0 => \^bis_hsync_flg_i\,
      BIS_HSYNC_FLG_I_reg_1 => BIS_HSYNC_FLG_I_reg,
      BRSD_P_ERR_1TQ => BRSD_P_ERR_1TQ,
      BRSD_P_ERR_1TQ_FD => BRSD_P_ERR_1TQ_FD,
      BRSD_P_ERR_1TQ_FD_reg_0(0) => CNTR_LEQ_SJW_I1,
      BRSD_P_ERR_1TQ_FD_reg_1(0) => BTL_COUNTER_I(0),
      BRSD_P_ERR_1TQ_FD_reg_2 => btl_n_60,
      BRS_EN_BTR => BRS_EN_BTR,
      BRS_EN_BTR_D1 => BRS_EN_BTR_D1,
      BRS_L_SP_FE_reg(0) => btl_n_10,
      BRS_L_SP_FE_reg_0(0) => TS2_EQ_SJW1,
      BRS_L_SP_FE_reg_1(0) => TS2_EQ_SJW2,
      BSP_TXBIT_FD_reg_0 => \^bsp_txbit_fd_reg\,
      BSP_TXBIT_FD_reg_1 => BSP_TXBIT_FD_reg_2,
      \BTL_COUNTER_I15_carry__0_0\(3) => bsp_n_195,
      \BTL_COUNTER_I15_carry__0_0\(2) => bsp_n_196,
      \BTL_COUNTER_I15_carry__0_0\(1) => bsp_n_197,
      \BTL_COUNTER_I15_carry__0_0\(0) => bsp_n_198,
      \BTL_COUNTER_I15_carry__0_1\(3) => bsp_n_191,
      \BTL_COUNTER_I15_carry__0_1\(2) => bsp_n_192,
      \BTL_COUNTER_I15_carry__0_1\(1) => bsp_n_193,
      \BTL_COUNTER_I15_carry__0_1\(0) => bsp_n_194,
      BTL_COUNTER_I16_carry_0 => bsp_n_97,
      \BTL_COUNTER_I16_carry__0_0\(2) => bsp_n_204,
      \BTL_COUNTER_I16_carry__0_0\(1) => bsp_n_205,
      \BTL_COUNTER_I16_carry__0_0\(0) => bsp_n_206,
      \BTL_COUNTER_I16_carry__0_1\(3) => bsp_n_207,
      \BTL_COUNTER_I16_carry__0_1\(2) => bsp_n_208,
      \BTL_COUNTER_I16_carry__0_1\(1) => bsp_n_209,
      \BTL_COUNTER_I16_carry__0_1\(0) => bsp_n_210,
      BTL_COUNTER_I16_carry_i_4_0(0) => IC_REG_BTR_TS1(6),
      BTL_COUNTER_I17_carry_i_3(0) => CNTR_EQ_NTMSJW_I,
      BTL_COUNTER_I17_carry_i_4_0 => bsp_n_83,
      BTL_COUNTER_I17_carry_i_4_1 => bsp_n_84,
      BTL_COUNTER_I17_carry_i_4_2 => bsp_n_82,
      BTL_COUNTER_I17_carry_i_7_0(0) => ic_reg_f_btr_sjw_cdc_tig(3),
      BTL_COUNTER_I17_carry_i_7_1(0) => ic_reg_n_btr_sjw_cdc_tig(6),
      BTL_COUNTER_I17_carry_i_7_2 => bsp_n_81,
      BTL_COUNTER_I17_carry_i_7_3 => bsp_n_79,
      BTL_COUNTER_I17_carry_i_7_4 => bsp_n_87,
      \BTL_COUNTER_I_REG[5]_i_6\(0) => bsp_n_93,
      \BTL_COUNTER_I_REG[5]_i_6_0\(0) => bsp_n_94,
      \BTL_COUNTER_I_REG[5]_i_6_1\(0) => bsp_n_96,
      \BTL_COUNTER_I_REG[5]_i_6_2\(0) => bsp_n_95,
      \BTL_COUNTER_I_REG[8]_i_4\(2) => bsp_n_215,
      \BTL_COUNTER_I_REG[8]_i_4\(1) => bsp_n_216,
      \BTL_COUNTER_I_REG[8]_i_4\(0) => bsp_n_217,
      \BTL_COUNTER_I_REG[8]_i_4_0\(0) => bsp_n_276,
      \BTL_COUNTER_I_REG_reg[0]_0\ => bsp_n_214,
      \BTL_COUNTER_I_REG_reg[8]_0\(7) => btl_n_61,
      \BTL_COUNTER_I_REG_reg[8]_0\(6) => btl_n_62,
      \BTL_COUNTER_I_REG_reg[8]_0\(5) => btl_n_63,
      \BTL_COUNTER_I_REG_reg[8]_0\(4) => btl_n_64,
      \BTL_COUNTER_I_REG_reg[8]_0\(3) => btl_n_65,
      \BTL_COUNTER_I_REG_reg[8]_0\(2) => btl_n_66,
      \BTL_COUNTER_I_REG_reg[8]_0\(1) => btl_n_67,
      \BTL_COUNTER_I_REG_reg[8]_0\(0) => btl_n_68,
      \BTL_COUNTER_I_REG_reg[8]_1\(8) => bsp_n_161,
      \BTL_COUNTER_I_REG_reg[8]_1\(7) => bsp_n_162,
      \BTL_COUNTER_I_REG_reg[8]_1\(6) => bsp_n_163,
      \BTL_COUNTER_I_REG_reg[8]_1\(5) => bsp_n_164,
      \BTL_COUNTER_I_REG_reg[8]_1\(4) => bsp_n_165,
      \BTL_COUNTER_I_REG_reg[8]_1\(3) => bsp_n_166,
      \BTL_COUNTER_I_REG_reg[8]_1\(2) => bsp_n_167,
      \BTL_COUNTER_I_REG_reg[8]_1\(1) => bsp_n_168,
      \BTL_COUNTER_I_REG_reg[8]_1\(0) => bsp_n_169,
      BTL_RXBIT_I_reg_0 => \^btl_rxbit\,
      BTL_RXBIT_I_reg_1(0) => CRC_CRCWORD_I10,
      BTL_RXBIT_I_reg_2(0) => CRC17_FD_CRCWORD_I10,
      BTL_RXBIT_I_reg_3(0) => CRC21_FD_CRCWORD_I10,
      BTL_RXBIT_I_reg_4 => btl_n_81,
      BTL_RXBIT_I_reg_5 => btl_n_84,
      BTL_RXBIT_I_reg_6 => BTL_RXBIT_I_reg_2,
      BTL_SAMP_EN_D1_X2_reg_0(2) => bsp_n_211,
      BTL_SAMP_EN_D1_X2_reg_0(1) => bsp_n_212,
      BTL_SAMP_EN_D1_X2_reg_0(0) => bsp_n_213,
      BTL_SAMP_EN_D1_reg_0 => btl_n_39,
      BTL_SAMP_EN_D1_reg_1(0) => BIS_COUNTER_I0,
      BTL_SAMP_EN_D1_reg_2 => btl_n_82,
      BTL_SAMP_EN_D1_reg_3 => btl_n_83,
      BTL_SAMP_EN_FD2 => \^btl_samp_en_fd2\,
      BTL_TRNSMT_EN_FD1 => BTL_TRNSMT_EN_FD1,
      BTL_TRNSMT_EN_FD1_i_2(2) => bsp_n_184,
      BTL_TRNSMT_EN_FD1_i_2(1) => bsp_n_185,
      BTL_TRNSMT_EN_FD1_i_2(0) => bsp_n_186,
      BTL_TRNSMT_EN_FD1_i_2_0(2) => bsp_n_187,
      BTL_TRNSMT_EN_FD1_i_2_0(1) => bsp_n_188,
      BTL_TRNSMT_EN_FD1_i_2_0(0) => bsp_n_189,
      BTL_TRNSMT_EN_FD1_reg_0 => btl_n_55,
      BTL_TRNSMT_EN_FD1_reg_1 => \^clkm_en\,
      BTL_TRNSMT_EN_FD1_reg_2(2) => bsp_n_224,
      BTL_TRNSMT_EN_FD1_reg_2(1) => bsp_n_225,
      BTL_TRNSMT_EN_FD1_reg_2(0) => bsp_n_226,
      BTL_TRNSMT_EN_I1 => BTL_TRNSMT_EN_I1,
      CANCEL_CONFIRMED_TL2OL_I_reg => \^txe_trnsmt_flg_reg\,
      CAN_PHY_RX_D => CAN_PHY_RX_D,
      CAN_PHY_RX_D_reg_0 => btl_n_52,
      CAN_PHY_RX_I => CAN_PHY_RX_I,
      CAN_PHY_RX_I_NEG_FLOP => CAN_PHY_RX_I_NEG_FLOP,
      CAN_PHY_TX_INT_reg_0 => \^bsp_txbit_fd_reg_0\,
      CAN_PHY_TX_LP_i_2 => bsp_n_190,
      CAN_PHY_TX_LP_i_6_0(6) => ic_reg_f_brpr_cdc_tig(0),
      CAN_PHY_TX_LP_i_6_0(5) => ic_reg_f_brpr_cdc_tig(1),
      CAN_PHY_TX_LP_i_6_0(4) => ic_reg_f_brpr_cdc_tig(3),
      CAN_PHY_TX_LP_i_6_0(3) => ic_reg_f_brpr_cdc_tig(4),
      CAN_PHY_TX_LP_i_6_0(2) => ic_reg_f_brpr_cdc_tig(5),
      CAN_PHY_TX_LP_i_6_0(1) => ic_reg_f_brpr_cdc_tig(6),
      CAN_PHY_TX_LP_i_6_0(0) => ic_reg_f_brpr_cdc_tig(7),
      CAN_PHY_TX_LP_i_7_0(6) => ic_reg_n_brpr_cdc_tig(0),
      CAN_PHY_TX_LP_i_7_0(5) => ic_reg_n_brpr_cdc_tig(1),
      CAN_PHY_TX_LP_i_7_0(4) => ic_reg_n_brpr_cdc_tig(3),
      CAN_PHY_TX_LP_i_7_0(3) => ic_reg_n_brpr_cdc_tig(4),
      CAN_PHY_TX_LP_i_7_0(2) => ic_reg_n_brpr_cdc_tig(5),
      CAN_PHY_TX_LP_i_7_0(1) => ic_reg_n_brpr_cdc_tig(6),
      CAN_PHY_TX_LP_i_7_0(0) => ic_reg_n_brpr_cdc_tig(7),
      CAN_PHY_TX_LP_reg_0 => \^can_phy_tx_lp\,
      CAN_PHY_TX_LP_reg_1 => CAN_PHY_TX_LP_reg,
      CAN_PHY_TX_POS_FLOP_X2 => \^can_phy_tx_pos_flop_x2\,
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\ => bsp_n_86,
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_1\ => bsp_n_85,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\(2) => bsp_n_232,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\(1) => bsp_n_233,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\(0) => bsp_n_234,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(3) => bsp_n_228,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(2) => bsp_n_229,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(1) => bsp_n_230,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(0) => bsp_n_231,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_i_2\(0) => CNTR_GT_2PSAMP_I,
      CAN_PHY_TX_POS_FLOP_X26_carry_i_3 => bsp_n_237,
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0\(2) => bsp_n_221,
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0\(1) => bsp_n_222,
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0\(0) => bsp_n_223,
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_1\(2) => bsp_n_218,
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_1\(1) => bsp_n_219,
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_1\(0) => bsp_n_220,
      CAN_PHY_TX_POS_FLOP_X27(8 downto 0) => CAN_PHY_TX_POS_FLOP_X27(8 downto 0),
      CAN_PHY_TX_POS_FLOP_X2_reg_0 => CAN_PHY_TX_POS_FLOP_X2_reg,
      CAN_PHY_TX_POS_FLOP_X2_reg_1 => CAN_PHY_TX_POS_FLOP_X2_reg_0,
      CAN_PHY_TX_POS_FLOP_reg_0 => CAN_PHY_TX_POS_FLOP_reg,
      CAN_PHY_TX_POS_FLOP_reg_1 => CAN_PHY_TX_POS_FLOP_reg_0,
      CO(0) => CNTR_GT_SAMP_I,
      \CRC_CRCWORD_I1_reg[0]\(0) => CRC_CRCWORD(0),
      D(0) => \^can_phy_rx_i1\,
      DI(3) => bsp_n_199,
      DI(2) => IC_REG_BTR_TS2(5),
      DI(1) => bsp_n_200,
      DI(0) => bsp_n_201,
      E(0) => \^btl_samp_en_fd1\,
      ERR_TXBERR_I_FD_SSP_EN_1_reg => \^err_txberr_i_fd_ssp_en_1_reg\,
      ERR_TXBERR_I_FD_SSP_EN_1_reg_0 => bsp_n_174,
      FAST_TRANSMT_PT_D1_i_2(2) => bsp_n_99,
      FAST_TRANSMT_PT_D1_i_2(1) => bsp_n_100,
      FAST_TRANSMT_PT_D1_i_2(0) => bsp_n_101,
      FAST_TRANSMT_PT_D1_i_3(0) => bsp_n_239,
      FAST_TRANSMT_PT_D1_i_3_0(0) => bsp_n_92,
      FAST_TRANSMT_PT_D1_reg => bsp_n_63,
      FBR_ERR_1TQ => FBR_ERR_1TQ,
      FBR_ERR_1TQ_reg_0 => bsp_n_53,
      FIRST_FAST_TRANSMT_PT_FLG_reg => \^txe_txing_reg\,
      HSYNC_FLG_I0 => HSYNC_FLG_I0,
      HSYNC_FLG_I_reg_0 => HSYNC_FLG_I,
      HSYNC_FLG_I_reg_1 => HSYNC_FLG_I_reg,
      HSYNC_FLG_I_reg_2 => bsp_n_145,
      HSYNC_OCCR_D_reg_0(0) => \^btl_samp_en\,
      HSYNC_OCCR_D_reg_1 => \^hsync_occr_d_reg\,
      IFF5_EN_FS2 => IFF5_EN_FS2,
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[0]\(0) => CRC17_CRCWORD(0),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]\(0) => CRC21_CRCWORD(0),
      \MEM_reg[3]\ => \MEM_reg[3]\,
      O(2) => btl_n_11,
      O(1) => btl_n_12,
      O(0) => btl_n_13,
      \PIPELINED_BITS_reg[0]\ => btl_n_57,
      \PIPELINED_BITS_reg[0]_0\ => bsp_n_176,
      \PIPELINED_BITS_reg[1]\ => btl_n_56,
      Q(6 downto 0) => Q(6 downto 0),
      \RD_PTR_reg[1]\ => bsp_n_65,
      RSYNC_FLG_I => RSYNC_FLG_I,
      RSYNC_FLG_I_reg_0(1) => bsp_n_235,
      RSYNC_FLG_I_reg_0(0) => bsp_n_236,
      RSYNC_FLG_I_reg_1 => bsp_n_132,
      RSYNC_FLG_I_reg_2 => bsp_n_136,
      RSYNC_OCCR_D_reg_0 => btl_n_38,
      RXE_BTL_HSYNC_EN => RXE_BTL_HSYNC_EN,
      \RXE_COUNTER_I_reg[0]\ => \^sm_reg_i_reg[1]\,
      \RXE_COUNTER_I_reg[8]\(0) => bsp_n_54,
      S(3) => bsp_n_75,
      S(2) => bsp_n_76,
      S(1) => bsp_n_77,
      S(0) => bsp_n_78,
      SR(1) => bsp_n_59,
      SR(0) => SYNC_RST_TL,
      SSP_BTL_TXBIT_I => SSP_BTL_TXBIT_I,
      SSP_BTL_TXBIT_I_reg => SSP_BTL_TXBIT_I_reg,
      \SSP_COUNT_DOWN_reg[6]\(0) => tlsync_n_12,
      SSP_EN => SSP_EN,
      SSP_RCVD_RXBIT => SSP_RCVD_RXBIT,
      SSP_RCVD_RXBIT_reg => SSP_RCVD_RXBIT_reg,
      \TDC_COUNTER_reg[6]\(5) => ic_reg_f_brpr_tdcoff_cdc_tig(0),
      \TDC_COUNTER_reg[6]\(4) => ic_reg_f_brpr_tdcoff_cdc_tig(1),
      \TDC_COUNTER_reg[6]\(3) => ic_reg_f_brpr_tdcoff_cdc_tig(2),
      \TDC_COUNTER_reg[6]\(2) => ic_reg_f_brpr_tdcoff_cdc_tig(3),
      \TDC_COUNTER_reg[6]\(1) => ic_reg_f_brpr_tdcoff_cdc_tig(4),
      \TDC_COUNTER_reg[6]\(0) => ic_reg_f_brpr_tdcoff_cdc_tig(5),
      \TDC_COUNTER_reg[6]_0\ => \SM_REG_I_reg[0]\,
      \TDC_COUNTER_reg[6]_1\ => \^iff_en_fs2\,
      TDC_SSP_SAMP_PT_D1 => \tdc/TDC_SSP_SAMP_PT_D1\,
      TDC_SSP_SAMP_PT_reg => TDC_SSP_SAMP_PT,
      TDC_TRIG_COND => TDC_TRIG_COND,
      TXE_TXING_reg => TXE_TXING_reg_1,
      TXE_TXING_reg_0 => btl_n_50,
      TXING_BRS_EN_BTR_D1 => TXING_BRS_EN_BTR_D1,
      TXING_BRS_EN_BTR_D1_reg => \^txing_brs_en_btr\,
      \arststages_ff_reg[1]\(0) => CNTR_EQ_SAMP1,
      \arststages_ff_reg[1]_0\(0) => \^co\(0),
      \arststages_ff_reg[1]_1\(0) => btl_n_47,
      \arststages_ff_reg[1]_2\ => btl_n_49,
      can_clk => can_clk,
      can_clk_x2 => can_clk_x2,
      dest_arst => dest_arst,
      hsyn_occured_new_flag_reg_0 => \^msr_lback_fs2\,
      \i__carry__0_i_2__1\(0) => CNTR_LT_NTMSJW_I,
      \i__carry__0_i_2__1_0\(0) => S(0),
      \i__carry_i_2__3\(3) => bsp_n_88,
      \i__carry_i_2__3\(2) => bsp_n_89,
      \i__carry_i_2__3\(1) => bsp_n_90,
      \i__carry_i_2__3\(0) => bsp_n_91,
      \i__carry_i_2__3_0\(3) => bsp_n_277,
      \i__carry_i_2__3_0\(2) => bsp_n_278,
      \i__carry_i_2__3_0\(1) => bsp_n_279,
      \i__carry_i_2__3_0\(0) => bsp_n_280,
      \i__carry_i_2__5\(0) => bsp_n_98,
      \i__carry_i_3__6\(0) => CNTR_EQ_SAMP2,
      \ic_reg_f_brpr_cdc_tig_reg[5]\ => btl_n_58,
      \ic_reg_f_btr_sjw_cdc_tig_reg[3]\(0) => btl_n_85,
      \ic_reg_n_brpr_cdc_tig_reg[5]\ => btl_n_59,
      \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0) => btl_n_9,
      \state[0]_i_24\(0) => \^rxe_sreg_i_reg[30]\(0)
    );
clkdiv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv
     port map (
      BRS_EN_BTR => BRS_EN_BTR,
      \CLKD_COUNTER_I_reg[1]_0\(1) => CLKD_COUNTER_I_reg(1),
      \CLKD_COUNTER_I_reg[1]_0\(0) => CLKD_COUNTER_I_reg(2),
      \CLKD_COUNTER_I_reg[7]_0\ => bsp_n_137,
      CLKM_EN_i_2_0(5) => ic_reg_f_brpr_cdc_tig(0),
      CLKM_EN_i_2_0(4) => ic_reg_f_brpr_cdc_tig(3),
      CLKM_EN_i_2_0(3) => ic_reg_f_brpr_cdc_tig(4),
      CLKM_EN_i_2_0(2) => ic_reg_f_brpr_cdc_tig(5),
      CLKM_EN_i_2_0(1) => ic_reg_f_brpr_cdc_tig(6),
      CLKM_EN_i_2_0(0) => ic_reg_f_brpr_cdc_tig(7),
      CLKM_EN_reg_0 => \^clkm_en\,
      CLKM_EN_reg_1 => clkdiv_n_3,
      CLKM_EN_reg_2 => clkdiv_n_4,
      CLKM_EN_reg_3 => bsp_n_136,
      FBR_ERR_1TQ => FBR_ERR_1TQ,
      Q(5) => ic_reg_n_brpr_cdc_tig(0),
      Q(4) => ic_reg_n_brpr_cdc_tig(3),
      Q(3) => ic_reg_n_brpr_cdc_tig(4),
      Q(2) => ic_reg_n_brpr_cdc_tig(5),
      Q(1) => ic_reg_n_brpr_cdc_tig(6),
      Q(0) => ic_reg_n_brpr_cdc_tig(7),
      SYNC_RST_TL => SYNC_RST_TL,
      can_clk => can_clk,
      dest_arst => dest_arst
    );
\ic_reg_f_brpr_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(7),
      Q => ic_reg_f_brpr_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(6),
      Q => ic_reg_f_brpr_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(5),
      Q => ic_reg_f_brpr_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(4),
      Q => ic_reg_f_brpr_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(3),
      Q => ic_reg_f_brpr_cdc_tig(4),
      R => SR(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(2),
      Q => ic_reg_f_brpr_cdc_tig(5),
      R => SR(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(1),
      Q => ic_reg_f_brpr_cdc_tig(6),
      R => SR(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(0),
      Q => ic_reg_f_brpr_cdc_tig(7),
      R => SR(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(13),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(12),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(11),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(10),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(9),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(4),
      R => SR(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(8),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(5),
      R => SR(0)
    );
\ic_reg_f_btr_sjw_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_f_btr_sjw_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_f_btr_sjw_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_f_btr_sjw_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_f_btr_sjw_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_f_btr_sjw_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_f_btr_sjw_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_f_btr_sjw_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_f_btr_ts1_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_f_btr_ts1_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_f_btr_ts1_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_f_btr_ts1_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_f_btr_ts1_cdc_tig(4),
      R => SR(0)
    );
\ic_reg_f_btr_ts2_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_f_btr_ts2_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_f_btr_ts2_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_f_btr_ts2_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_f_btr_ts2_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_f_btr_ts2_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_f_btr_ts2_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_f_btr_ts2_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(7),
      Q => ic_reg_n_brpr_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(6),
      Q => ic_reg_n_brpr_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(5),
      Q => ic_reg_n_brpr_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_n_brpr_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_n_brpr_cdc_tig(4),
      R => SR(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_n_brpr_cdc_tig(5),
      R => SR(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_n_brpr_cdc_tig(6),
      R => SR(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_n_brpr_cdc_tig(7),
      R => SR(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(6),
      Q => ic_reg_n_btr_sjw_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(5),
      Q => ic_reg_n_btr_sjw_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_n_btr_sjw_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_n_btr_sjw_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_n_btr_sjw_cdc_tig(4),
      R => SR(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_n_btr_sjw_cdc_tig(5),
      R => SR(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_n_btr_sjw_cdc_tig(6),
      R => SR(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(7),
      Q => ic_reg_n_btr_ts1_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(6),
      Q => ic_reg_n_btr_ts1_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(5),
      Q => ic_reg_n_btr_ts1_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_n_btr_ts1_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_n_btr_ts1_cdc_tig(4),
      R => SR(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_n_btr_ts1_cdc_tig(5),
      R => SR(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_n_btr_ts1_cdc_tig(6),
      R => SR(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_n_btr_ts1_cdc_tig(7),
      R => SR(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(6),
      Q => ic_reg_n_btr_ts2_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(5),
      Q => ic_reg_n_btr_ts2_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_n_btr_ts2_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_n_btr_ts2_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_n_btr_ts2_cdc_tig(4),
      R => SR(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_n_btr_ts2_cdc_tig(5),
      R => SR(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_n_btr_ts2_cdc_tig(6),
      R => SR(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_wmr_rxfp_cdc_tig(0),
      R => SR(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_wmr_rxfp_cdc_tig(1),
      R => SR(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_wmr_rxfp_cdc_tig(2),
      R => SR(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_wmr_rxfp_cdc_tig(3),
      R => SR(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_wmr_rxfp_cdc_tig(4),
      R => SR(0)
    );
timestamp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp
     port map (
      \CLKD_COUNTER_I_reg[3]_0\ => tlsync_n_14,
      CLKM_EN_D1 => CLKM_EN_D1,
      D(15 downto 0) => D(15 downto 0),
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      IC_SYNC_ISR_MSGLST_F1_reg_0 => IC_SYNC_ISR_MSGLST_F1_reg,
      IC_SYNC_ISR_MSGLST_reg_0 => IC_SYNC_ISR_MSGLST_reg,
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      IC_TIMESTAMP_RST_P => IC_TIMESTAMP_RST_P,
      \MATCHED_FILTER_INDEX_FS2_D1_reg[0]_0\ => \MATCHED_FILTER_INDEX_FS2_D1_reg[0]\,
      MATCH_RESULT_0_D1 => \^match_result_0_d1\,
      MATCH_RESULT_1_D1 => \^match_result_1_d1\,
      MATCH_RESULT_FS2_D1 => MATCH_RESULT_FS2_D1,
      MATCH_RESULT_TO_BSP => MATCH_RESULT_TO_BSP,
      MATCH_RESULT_TO_BSP0 => MATCH_RESULT_TO_BSP0,
      Q(4) => ic_reg_wmr_rxfp_cdc_tig(0),
      Q(3) => ic_reg_wmr_rxfp_cdc_tig(1),
      Q(2) => ic_reg_wmr_rxfp_cdc_tig(2),
      Q(1) => ic_reg_wmr_rxfp_cdc_tig(3),
      Q(0) => ic_reg_wmr_rxfp_cdc_tig(4),
      \RXE_DATA_STORED_AT_DLC_reg[0]\(23 downto 8) => \RXE_DATA_STORED_AT_DLC_reg[0]\(31 downto 16),
      \RXE_DATA_STORED_AT_DLC_reg[0]\(7 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(7 downto 0),
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F00 => RXE_MSGVAL_EARLY_F00,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_MSGVAL_EARLY_F10 => RXE_MSGVAL_EARLY_F10,
      RXE_RXMSG_INVAL_F0 => RXE_RXMSG_INVAL_F0,
      RXE_RXMSG_INVAL_F00 => RXE_RXMSG_INVAL_F00,
      RXE_RXMSG_INVAL_F1 => RXE_RXMSG_INVAL_F1,
      RXE_RXMSG_INVAL_F10 => RXE_RXMSG_INVAL_F10,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXE_RXMSG_VAL_F00 => RXE_RXMSG_VAL_F00,
      RXE_RXMSG_VAL_F0_reg_0 => RXE_RXMSG_VAL_F0_reg,
      RXE_RXMSG_VAL_F0_reg_1(0) => RXE_RXMSG_VAL_F0_reg_0(0),
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXE_RXMSG_VAL_F10 => RXE_RXMSG_VAL_F10,
      RXE_RXMSG_VAL_F1_reg_0 => RXE_RXMSG_VAL_F1_reg,
      RXE_RXMSG_VAL_F1_reg_1(0) => RXE_RXMSG_VAL_F1_reg_0(0),
      SYNC_RST_TL => SYNC_RST_TL,
      \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0) => \TIME_STAMP_CNT_CAPTURE_reg[15]\(0),
      TIME_STAMP_CNT_REG_WEN_reg_0 => TIME_STAMP_CNT_REG_WEN_reg,
      TS_COUNTER_SW_RST_D1 => TS_COUNTER_SW_RST_D1,
      TS_COUNTER_SW_RST_D2 => TS_COUNTER_SW_RST_D2,
      TS_RX_WDATA_F1(20 downto 0) => \^ts_rx_wdata_f1\(20 downto 0),
      TS_RX_WEN => \^ts_rx_wen\,
      TS_RX_WEN_F1_reg_0 => \^ts_rx_wen_f1\,
      can_clk => can_clk,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(7 downto 3) => data0(26 downto 22),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(2) => bsp_n_118,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(1) => \^rxe_sreg_i_reg[30]\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(0) => bsp_n_120,
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\ => bsp_n_121,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(10 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_1\(10 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\(15 downto 0) => \^rxe_sreg_i_reg[24]\(31 downto 16),
      \syncstages_ff_reg[0]\ => \syncstages_ff_reg[0]_9\,
      \syncstages_ff_reg[0][4]\(4 downto 0) => \syncstages_ff_reg[0][4]\(4 downto 0),
      \wr_index_i_reg[6]\(0) => \wr_index_i_reg[6]\(0),
      \wr_index_i_reg[6]_0\(0) => \wr_index_i_reg[6]_0\(0)
    );
tlom: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om
     port map (
      BSP_CRCERR_I_CANFD_FLG_i_4 => bsp_n_203,
      \COUNTER_I_reg[0]_0\ => tlom_n_9,
      \COUNTER_I_reg[1]_0\ => tlom_n_31,
      \COUNTER_I_reg[1]_1\ => bsp_n_55,
      CRC_CRCWORD_I1 => CRC_CRCWORD_I1,
      \CRC_CRCWORD_I1_reg[0]_0\ => bsp_n_57,
      \CRC_CRCWORD_I1_reg[0]_1\(0) => CRC_CRCWORD_I10,
      \CRC_CRCWORD_I1_reg[14]_0\(5) => CRC_CRCWORD(0),
      \CRC_CRCWORD_I1_reg[14]_0\(4) => CRC_CRCWORD(1),
      \CRC_CRCWORD_I1_reg[14]_0\(3) => CRC_CRCWORD(7),
      \CRC_CRCWORD_I1_reg[14]_0\(2) => CRC_CRCWORD(12),
      \CRC_CRCWORD_I1_reg[14]_0\(1) => CRC_CRCWORD(13),
      \CRC_CRCWORD_I1_reg[14]_0\(0) => CRC_CRCWORD(14),
      \CRC_CRCWORD_I1_reg[14]_1\ => tlom_n_29,
      \CRC_CRCWORD_I1_reg[4]_0\ => tlom_n_10,
      \CRC_CRCWORD_I1_reg[9]_0\ => tlom_n_17,
      D(0) => \^can_phy_rx_i1\,
      E(0) => \^btl_samp_en_fd1\,
      EMU_CTR_FLG_I => EMU_CTR_FLG_I,
      EMU_CTR_FLG_I0 => EMU_CTR_FLG_I0,
      EMU_ERRWRN => EMU_ERRWRN,
      \EMU_OL_ECR_I_reg[0]_0\(15 downto 0) => \EMU_OL_ECR_I_reg[0]\(15 downto 0),
      \EMU_OL_ECR_I_reg[0]_1\ => bsp_n_143,
      \EMU_OL_ECR_I_reg[0]_2\ => bsp_n_160,
      \EMU_OL_ECR_I_reg[0]_3\(0) => EMU_OL_ECR_WEN_I0,
      \EMU_OL_ECR_I_reg[12]_0\ => bsp_n_126,
      \EMU_OL_ECR_I_reg[15]_0\ => bsp_n_9,
      EMU_REC_I20_carry_0 => bsp_n_152,
      EMU_REC_I20_carry_1 => \^txe_txing_reg\,
      EMU_REC_I20_carry_2 => bsp_n_127,
      \EMU_REC_I_reg[7]_0\(0) => EMU_REC_GR7F,
      \EMU_REC_I_reg[7]_1\ => tlom_n_8,
      \EMU_REC_I_reg[7]_2\ => tlom_n_37,
      \EMU_REC_I_reg[7]_3\ => \^msr_snoop_fs2\,
      EMU_STAT1 => EMU_STAT1,
      \EMU_TEC_I_reg[4]_0\ => tlom_n_7,
      \EMU_TEC_I_reg[5]_0\ => tlom_n_38,
      IC_REG_MSR_SNOOP_FS2_D1_reg => \^ic_reg_msr_snoop_fs2_d1_reg\,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[0]_0\(0) => CRC17_FD_CRCWORD_I10,
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\(0) => CRC17_CRCWORD(0),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0\(0) => CRC21_FD_CRCWORD_I10,
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(5) => CRC21_CRCWORD(0),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(4) => CRC21_CRCWORD(1),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(3) => CRC21_CRCWORD(2),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(2) => CRC21_CRCWORD(3),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(1) => CRC21_CRCWORD(4),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(0) => CRC21_CRCWORD(5),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\ => \^btl_rxbit\,
      \ISO_CRC.SBC_SEQ_REG_reg[3]_0\ => tlom_n_28,
      \PREV_COUNTER_I_reg[0]_0\(0) => \^btl_samp_en\,
      Q(0) => EMU_TEC_I_reg(7),
      \RXE_COUNTER_I_reg[1]\ => tlom_n_18,
      \RXE_COUNTER_I_reg[1]_0\ => tlom_n_25,
      \RXE_COUNTER_I_reg[4]\ => tlom_n_26,
      SM_FLAG_I => SM_FLAG_I,
      SM_FLAG_I_FSB => SM_FLAG_I_FSB,
      SM_FLAG_I_FSB_reg_0 => bsp_n_149,
      SM_FLAG_I_reg_0 => \^sm_flag_i_reg\,
      SM_FLAG_I_reg_1 => bsp_n_147,
      \SM_REG_I_reg[1]_0\ => \^sm_reg_i_reg[1]\,
      \SM_REG_I_reg[1]_1\ => tlom_n_34,
      SM_STUFFBIT_PD => SM_STUFFBIT_PD,
      SYNC_RST_TL => SYNC_RST_TL,
      TXE_TX_REN_I_CFD_D1_i_36_0 => bsp_n_183,
      TXE_TX_REN_I_CFD_D1_i_9 => bsp_n_202,
      TXE_TX_REN_I_CFD_D1_reg_i_19_0(3) => bsp_n_66,
      TXE_TX_REN_I_CFD_D1_reg_i_19_0(2) => bsp_n_67,
      TXE_TX_REN_I_CFD_D1_reg_i_19_0(1) => bsp_n_68,
      TXE_TX_REN_I_CFD_D1_reg_i_19_0(0) => bsp_n_69,
      can_clk => can_clk,
      dest_arst => dest_arst,
      \state[1]_i_5\ => bsp_n_50,
      \syncstages_ff_reg[0]\ => \syncstages_ff_reg[0]_8\
    );
tlsync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch
     port map (
      CAN_PHY_RX_I => CAN_PHY_RX_I,
      CAN_PHY_RX_I_NEG_FLOP => CAN_PHY_RX_I_NEG_FLOP,
      CAN_PHY_TX_LP => \^can_phy_tx_lp\,
      D(0) => \^can_phy_rx_i1\,
      IC_REG_IFF_EN_FS2_reg_0 => \^iff_en_fs2\,
      IC_REG_MSR_LBACK => IC_REG_MSR_LBACK,
      IC_REG_MSR_LBACK_FS2_D1_reg_0 => \^msr_lback_fs2\,
      IC_REG_MSR_LBACK_FS2_D1_reg_1(0) => tlsync_n_12,
      IC_TIMESTAMP_RST_FS3_reg_0 => tlsync_n_14,
      IC_TIMESTAMP_RST_P => IC_TIMESTAMP_RST_P,
      IFF5_EN_FS2 => IFF5_EN_FS2,
      IFF6_EN_FS2 => IFF6_EN_FS2,
      MSR_BRSD_FS2 => MSR_BRSD_FS2,
      MSR_DAR_FS2 => MSR_DAR_FS2,
      MSR_DPEE_FS2 => MSR_DPEE_FS2,
      MSR_SBR_FS2 => MSR_SBR_FS2,
      MSR_SLEEP_FS2 => MSR_SLEEP_FS2,
      MSR_SNOOP_FS2 => \^msr_snoop_fs2\,
      \SM_REG_I_reg[0]\ => \SM_REG_I_reg[0]\,
      SSP_EN => SSP_EN,
      SYNC_RST_TL => SYNC_RST_TL,
      TDC_EN_FS2 => TDC_EN_FS2,
      TS_COUNTER_SW_RST_D1 => TS_COUNTER_SW_RST_D1,
      can_clk => can_clk,
      dest_arst => dest_arst,
      \syncstages_ff_reg[0]\(0) => \syncstages_ff_reg[0]\(14),
      \syncstages_ff_reg[0]_0\ => \syncstages_ff_reg[0]_0\,
      \syncstages_ff_reg[0]_1\ => \syncstages_ff_reg[0]_1\,
      \syncstages_ff_reg[0]_2\ => \syncstages_ff_reg[0]_2\,
      \syncstages_ff_reg[0]_3\(2 downto 0) => \syncstages_ff_reg[0]_3\(2 downto 0),
      \syncstages_ff_reg[0]_4\ => \syncstages_ff_reg[0]_4\,
      \syncstages_ff_reg[0]_5\ => \syncstages_ff_reg[0]_5\,
      \syncstages_ff_reg[0]_6\ => \syncstages_ff_reg[0]_6\,
      \syncstages_ff_reg[0]_7\ => \syncstages_ff_reg[0]_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E_DATA_ACK : out STD_LOGIC;
    postpone_flag : out STD_LOGIC;
    postpone_flag_2 : out STD_LOGIC;
    CANCEL_CONFIRMED_OL_D1 : out STD_LOGIC;
    MSG_ON_CAN_BUS_AXI_D1 : out STD_LOGIC;
    index_valid_sig : out STD_LOGIC;
    src_in : out STD_LOGIC;
    winning_or_locked_index_cancel_req_reg : out STD_LOGIC;
    TRR_REG_WRITE_PULSE : out STD_LOGIC;
    tbs_running_sig : out STD_LOGIC;
    trigger_next_round : out STD_LOGIC;
    wea : out STD_LOGIC_VECTOR ( 0 to 0 );
    ACK_S_SIG_IMM : out STD_LOGIC;
    \arststages_ff_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_MSR_DAR_I_reg : out STD_LOGIC;
    TXE_MSGVAL_D2 : out STD_LOGIC;
    TXEWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg : out STD_LOGIC;
    TXE_MSGVAL_D1 : out STD_LOGIC;
    MATCH_RUNNING_SIG_reg : out STD_LOGIC;
    ID_MATCH_EN_D2 : out STD_LOGIC;
    RXMNF_SET : out STD_LOGIC;
    RXWM_SET : out STD_LOGIC;
    OL_RX_FIFO_FULL : out STD_LOGIC;
    RXWM_SET_F1 : out STD_LOGIC;
    OL_RX_FIFO_FULL_F1 : out STD_LOGIC;
    enb : out STD_LOGIC;
    host_req_reg : out STD_LOGIC;
    dest_arst : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_1\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_2\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_3\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_4\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_5\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_6\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_7\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_8\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_9\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_10\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_11\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_12\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_13\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_14\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_15\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_16\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_17\ : out STD_LOGIC;
    IC_SYNC_ISR_MSGLST_TXE : out STD_LOGIC;
    IC_IPSIG_WRITE_I : out STD_LOGIC;
    IC_REG_SR_SLEEP_FS3 : out STD_LOGIC;
    IC_REG_MSR_LBACK : out STD_LOGIC;
    IC_REG_MSR_SBR_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_MSR_BRSD_I_reg : out STD_LOGIC;
    IC_REG_MSR_DPEE_I_reg : out STD_LOGIC;
    IC_REG_ISR_BSOFF_FS3 : out STD_LOGIC;
    IC_SYNC_ECR_WEN_FS3 : out STD_LOGIC;
    IC_REG_ESR_CRCER_FS3 : out STD_LOGIC;
    IC_REG_ESR_FMER_FS3 : out STD_LOGIC;
    IC_REG_ESR_STER_FS3 : out STD_LOGIC;
    IC_REG_ESR_BERR_FS3 : out STD_LOGIC;
    IC_REG_ESR_ACKER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_CRCER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_FMER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_STER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_BERR_FS3 : out STD_LOGIC;
    p_14_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    IC_REG_SR_SNOOP_I_reg : out STD_LOGIC;
    IC_REG_ISR_ARBLST_FS3 : out STD_LOGIC;
    IC_REG_ISR_TXOK_FS3 : out STD_LOGIC;
    RXOK_FS3 : out STD_LOGIC;
    IC_SYNC_TSR_WEN_FS3 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3_F1 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3_TXE : out STD_LOGIC;
    ip2bus_intrevent : out STD_LOGIC;
    IC_REG_SBR_I_reg : out STD_LOGIC;
    IC_REG_MSR_SLEEP_reg : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    IC_REG_SRR_SRST : out STD_LOGIC;
    BSP_IN_IFSPACE_OL : out STD_LOGIC;
    ID_MATCH_EN_FS_D1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalidate_buffer_i : out STD_LOGIC;
    addr_location_incr_count_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_s_gate_toggle : out STD_LOGIC;
    MATCH_RESULT_SIG_reg : out STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY : out STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_F1 : out STD_LOGIC;
    addr_location_incr_count_reg_0_sp_1 : out STD_LOGIC;
    IC_REG_SRR_CEN_I : out STD_LOGIC;
    p_13_in : out STD_LOGIC_VECTOR ( 18 downto 0 );
    IC_REG_ESR_CRCER_I : out STD_LOGIC;
    IC_REG_ESR_FMER_I : out STD_LOGIC;
    IC_REG_ESR_STER_I : out STD_LOGIC;
    IC_REG_ESR_BERR_I : out STD_LOGIC;
    IC_REG_ESR_ACKER_I : out STD_LOGIC;
    IC_REG_ESR_F_CRCER_I : out STD_LOGIC;
    IC_REG_ESR_F_FMER_I : out STD_LOGIC;
    IC_REG_ESR_F_STER_I : out STD_LOGIC;
    IC_REG_ESR_F_BERR_I : out STD_LOGIC;
    IC_TIMESTAMP_RST_reg : out STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg : out STD_LOGIC;
    IC_IPSIG_WRITE_I_reg : out STD_LOGIC;
    \IC_REG_BRPR_I_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \IC_REG_IFF_EN_I_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \IC_REG_F_BTR_TS1_I_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \IC_REG_F_BTR_TS2_I_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ADDR_RET_reg[2]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \IC_REG_F_BRPR_I_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \IC_REG_N_BTR_TS1_I_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \IC_REG_RXFP_I2_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \IC_REG_N_BTR_SJW_I_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \IC_REG_F_BTR_SJW_I_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \IC_REG_N_BTR_TS2_I_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_51_in : out STD_LOGIC;
    \ADDR_RET_reg[8]\ : out STD_LOGIC;
    p_71_in : out STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    postpone_flag_2_reg : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    imm_cs : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACF_VAL_I : out STD_LOGIC;
    IC_REG_ISR_ERROR_I10_out : out STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I0 : out STD_LOGIC;
    \TRR_i_reg[13]\ : out STD_LOGIC;
    \TRR_i_D1_reg[28]\ : out STD_LOGIC;
    \TRR_i_D1_reg[23]\ : out STD_LOGIC;
    \TRR_i_reg[13]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[3]\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[8]\ : out STD_LOGIC;
    pr1_rd_req_reg : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    can_phy_rx_0 : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \arststages_ff_reg[1]_0\ : out STD_LOGIC;
    sync_tl_rst_n_d2_reg : out STD_LOGIC;
    \TXE_DATA_TS_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXE_BRAM_WEN : out STD_LOGIC;
    ADDR_M_CC : out STD_LOGIC_VECTOR ( 9 downto 0 );
    RX_ADDR_M_CC_F1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    MATCH_RESULT_TO_BSP0 : out STD_LOGIC;
    \RD_DATA_RET_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \MATCHED_FILTER_INDEX_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    IC_SYNC_SR_RSTST : in STD_LOGIC;
    IC_SYNC_SR_PEE : in STD_LOGIC;
    IC_SYNC_SR_BSFR : in STD_LOGIC;
    IC_SYNC_SR_LBACK : in STD_LOGIC;
    IC_SYNC_SR_BIDLE : in STD_LOGIC;
    IC_SYNC_SR_ERRWRN : in STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : in STD_LOGIC;
    IC_SYNC_ESR_F_FMER : in STD_LOGIC;
    IC_SYNC_ESR_F_STER : in STD_LOGIC;
    IC_SYNC_ESR_F_BERR : in STD_LOGIC;
    TDCV_CNT_REG_WEN : in STD_LOGIC;
    IC_SYNC_TSR_WEN : in STD_LOGIC;
    IC_SYNC_ECR_WEN : in STD_LOGIC;
    IC_SYNC_ESR_CRCER : in STD_LOGIC;
    IC_SYNC_ESR_FMER : in STD_LOGIC;
    IC_SYNC_ESR_STER : in STD_LOGIC;
    IC_SYNC_ESR_BERR : in STD_LOGIC;
    IC_SYNC_ESR_ACKER : in STD_LOGIC;
    IC_SYNC_SR_SLEEP : in STD_LOGIC;
    IC_SYNC_ISR_ARBLST : in STD_LOGIC;
    IC_SYNC_ISR_TXOK : in STD_LOGIC;
    IC_SYNC_ISR_RXOK : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1 : in STD_LOGIC;
    IC_SYNC_ISR_BSOFF : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : in STD_LOGIC;
    BSP_IN_IFSPACE : in STD_LOGIC;
    BSP_IN_EOF : in STD_LOGIC;
    ID_MATCH_EN : in STD_LOGIC;
    MSG_ON_CAN_BUS : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    postpone_flag_reg : in STD_LOGIC;
    postpone_flag_2_reg_0 : in STD_LOGIC;
    invalidate_buffer_reg : in STD_LOGIC;
    INDEX_VALID_SIG_reg : in STD_LOGIC;
    addr_location_incr_count_reg_0 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg : in STD_LOGIC;
    ack_s_gate_toggle_reg : in STD_LOGIC;
    MATCH_RESULT_SIG_reg_0 : in STD_LOGIC;
    MATCH_RUNNING_SIG_reg_0 : in STD_LOGIC;
    IC_REG_SRR_SRST_I_reg : in STD_LOGIC;
    IC_REG_SRR_CEN_I_reg : in STD_LOGIC;
    IC_REG_ISR_ARBLST_I_reg : in STD_LOGIC;
    IC_REG_ISR_TXOK_I_reg : in STD_LOGIC;
    IC_REG_ISR_PEE_I_reg : in STD_LOGIC;
    IC_REG_ISR_BSFRD_I_reg : in STD_LOGIC;
    IC_REG_ISR_RXOK_I_reg : in STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I_reg : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_reg : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg : in STD_LOGIC;
    IC_REG_ISR_BSOFF_I_reg : in STD_LOGIC;
    IC_REG_ISR_SLEEP_I_reg : in STD_LOGIC;
    IC_REG_ISR_WKUP_I_reg : in STD_LOGIC;
    IC_REG_ISR_RXWM_I_reg : in STD_LOGIC;
    IC_REG_ISR_TXTRS_I_reg : in STD_LOGIC;
    IC_REG_ISR_TXCRS_I_reg : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_F1_reg : in STD_LOGIC;
    IC_REG_ISR_RXWM_I_F1_reg : in STD_LOGIC;
    IC_REG_ISR_RXMNF_I_reg : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_TXE_reg : in STD_LOGIC;
    IC_REG_ISR_TXEWM_I_reg : in STD_LOGIC;
    IC_REG_ESR_CRCER_I_reg : in STD_LOGIC;
    IC_REG_ESR_FMER_I_reg : in STD_LOGIC;
    IC_REG_ESR_STER_I_reg : in STD_LOGIC;
    IC_REG_ESR_BERR_I_reg : in STD_LOGIC;
    IC_REG_ESR_ACKER_I_reg : in STD_LOGIC;
    IC_REG_ESR_F_CRCER_I_reg : in STD_LOGIC;
    IC_REG_ESR_F_FMER_I_reg : in STD_LOGIC;
    IC_REG_ESR_F_STER_I_reg : in STD_LOGIC;
    IC_REG_ESR_F_BERR_I_reg : in STD_LOGIC;
    IC_TIMESTAMP_RST_reg_0 : in STD_LOGIC;
    IC_REG_MSR_SBR_I_reg_0 : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    Bus2IP_CS : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RD_DATA_RET_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dest_rst : in STD_LOGIC;
    can_phy_rx : in STD_LOGIC;
    RXE_FDF_I : in STD_LOGIC;
    TS_RX_WEN : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : in STD_LOGIC;
    TS_RX_WEN_F1 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F1 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F0 : in STD_LOGIC;
    TXE_MSGVAL_FD2 : in STD_LOGIC;
    TXE_MSGVAL_FD1 : in STD_LOGIC;
    \wr_index_i_reg[1]\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F0 : in STD_LOGIC;
    \wr_index_i_reg[1]_0\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F1 : in STD_LOGIC;
    \addr_location_incr_count_reg[4]\ : in STD_LOGIC;
    RXE_RXFIFO_WEN : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MATCH_RESULT_TO_BSP_reg : in STD_LOGIC;
    MATCH_RESULT_FS2_D1 : in STD_LOGIC;
    \ADDR_RET_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \txe_id_data_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_sync_ecr_cdc_tig_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \time_stamp_cnt_cdc_tig_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IC_REG_TSR_I_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_sr_tdcv_cdc_tig_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \id_for_match_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_location_incr_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    TS_RX_WDATA_F1 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top is
  signal ACK_CR : STD_LOGIC;
  signal ACK_RX : STD_LOGIC;
  signal ACK_RX_T : STD_LOGIC;
  signal \^ack_s_sig_imm\ : STD_LOGIC;
  signal ACK_TX_RD : STD_LOGIC;
  signal ACK_TX_WR : STD_LOGIC;
  signal \^addr_ret_reg[2]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ADDR_S_SIG_IMM : STD_LOGIC_VECTOR ( 9 to 12 );
  signal BSP_IN_EOF_OL : STD_LOGIC;
  signal CANCEL_BUFFER_OL2TL_D1 : STD_LOGIC;
  signal CANCEL_CONFIRMED_OL : STD_LOGIC;
  signal CS_H0 : STD_LOGIC;
  signal CS_H00_out : STD_LOGIC;
  signal CS_RX : STD_LOGIC;
  signal CS_RX_T : STD_LOGIC;
  signal \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/IC_REG_WMR_I20\ : STD_LOGIC;
  signal \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXF_FULL_AXI\ : STD_LOGIC;
  signal \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_AXI\ : STD_LOGIC;
  signal \GEN_FIFO_CNTL.rxmsg_fifo_cntl/addr_location_incr_count\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_id_loc_reg\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \GEN_IMM.ol_imm/num_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal G_RST_SRST_CEN_I0 : STD_LOGIC;
  signal \^ic_ipsig_write_i\ : STD_LOGIC;
  signal IC_REG_AFR : STD_LOGIC_VECTOR ( 1 to 31 );
  signal IC_REG_AFR_I0 : STD_LOGIC;
  signal IC_REG_BRPR_I0 : STD_LOGIC;
  signal \^ic_reg_brpr_i_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal IC_REG_ECR_I : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^ic_reg_esr_f_berr_i\ : STD_LOGIC;
  signal IC_REG_FSR_I : STD_LOGIC_VECTOR ( 2 to 8 );
  signal IC_REG_FSR_I_F1 : STD_LOGIC_VECTOR ( 2 to 8 );
  signal \IC_REG_FSR_I_F1__0\ : STD_LOGIC_VECTOR ( 11 to 16 );
  signal IC_REG_FSR_I_TXE : STD_LOGIC_VECTOR ( 12 to 16 );
  signal \IC_REG_FSR_I_TXE__0\ : STD_LOGIC_VECTOR ( 3 to 8 );
  signal \IC_REG_FSR_I__0\ : STD_LOGIC_VECTOR ( 11 to 16 );
  signal IC_REG_F_BRPR_I0 : STD_LOGIC;
  signal \^ic_reg_f_brpr_i_reg[15]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^ic_reg_f_btr_sjw_i_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal IC_REG_F_BTR_TS1_I0 : STD_LOGIC;
  signal \^ic_reg_f_btr_ts1_i_reg[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ic_reg_f_btr_ts2_i_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal IC_REG_IECRS_I0 : STD_LOGIC;
  signal IC_REG_IER_I0 : STD_LOGIC;
  signal IC_REG_IETRS_I0 : STD_LOGIC;
  signal \^ic_reg_iff_en_i_reg[5]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ic_reg_msr_dar_i_reg\ : STD_LOGIC;
  signal \^ic_reg_msr_dpee_i_reg\ : STD_LOGIC;
  signal IC_REG_MSR_LBACK_I0 : STD_LOGIC;
  signal \^ic_reg_msr_sbr_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ic_reg_n_btr_sjw_i_reg[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal IC_REG_N_BTR_TS1_I0 : STD_LOGIC;
  signal \^ic_reg_n_btr_ts1_i_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ic_reg_n_btr_ts2_i_reg[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ic_reg_rxfp_i2_reg[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ic_reg_srr_cen_i\ : STD_LOGIC;
  signal \^ic_reg_srr_srst\ : STD_LOGIC;
  signal IC_REG_SR_BBSY_I : STD_LOGIC;
  signal IC_REG_SR_ERRWRN_I : STD_LOGIC;
  signal \^ic_reg_sr_snoop_i_reg\ : STD_LOGIC;
  signal IC_REG_SR_TDCV_I : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal IC_REG_TCR_I : STD_LOGIC_VECTOR ( 0 to 31 );
  signal IC_REG_TRR_I : STD_LOGIC_VECTOR ( 0 to 31 );
  signal IC_REG_TSR_I : STD_LOGIC;
  signal IC_REG_WMR_I : STD_LOGIC_VECTOR ( 0 to 5 );
  signal IC_REG_WMR_I_F1 : STD_LOGIC_VECTOR ( 3 to 5 );
  signal IC_REG_WMR_I_TXE : STD_LOGIC_VECTOR ( 4 to 5 );
  signal \^ic_sync_isr_msglst_txe\ : STD_LOGIC;
  signal ID_MATCH_EN_OL : STD_LOGIC;
  signal IETCS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IETRS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MSG_DONE_FROM_BSP : STD_LOGIC;
  signal MSG_ON_CAN_BUS_AXI : STD_LOGIC;
  signal \^msg_on_can_bus_axi_d1\ : STD_LOGIC;
  signal MSG_ON_CAN_BUS_OL : STD_LOGIC;
  signal MSG_ON_CAN_BUS_OL_D1 : STD_LOGIC;
  signal RD_DATA : STD_LOGIC_VECTOR ( 1 to 29 );
  signal RUNNING_FIFO_ID_LOC_reg : STD_LOGIC_VECTOR ( 1 to 5 );
  signal \^rxmnf_set\ : STD_LOGIC;
  signal RX_ADDR_M_CC : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal VALID_S_SIG_IMM : STD_LOGIC;
  signal addr_location_incr_count_reg_0_sn_1 : STD_LOGIC;
  signal \^arststages_ff_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ic_n_100 : STD_LOGIC;
  signal ic_n_102 : STD_LOGIC;
  signal ic_n_167 : STD_LOGIC;
  signal ic_n_168 : STD_LOGIC;
  signal ic_n_169 : STD_LOGIC;
  signal ic_n_170 : STD_LOGIC;
  signal ic_n_171 : STD_LOGIC;
  signal ic_n_172 : STD_LOGIC;
  signal ic_n_173 : STD_LOGIC;
  signal ic_n_174 : STD_LOGIC;
  signal ic_n_175 : STD_LOGIC;
  signal ic_n_176 : STD_LOGIC;
  signal ic_n_177 : STD_LOGIC;
  signal ic_n_178 : STD_LOGIC;
  signal ic_n_179 : STD_LOGIC;
  signal ic_n_193 : STD_LOGIC;
  signal ic_n_216 : STD_LOGIC;
  signal ic_n_232 : STD_LOGIC;
  signal ic_n_233 : STD_LOGIC;
  signal ic_n_234 : STD_LOGIC;
  signal ic_n_235 : STD_LOGIC;
  signal ic_n_243 : STD_LOGIC;
  signal ic_n_251 : STD_LOGIC;
  signal ic_n_252 : STD_LOGIC;
  signal ic_n_253 : STD_LOGIC;
  signal ic_n_254 : STD_LOGIC;
  signal ic_n_259 : STD_LOGIC;
  signal ic_n_272 : STD_LOGIC;
  signal ic_n_273 : STD_LOGIC;
  signal ic_n_274 : STD_LOGIC;
  signal ic_n_278 : STD_LOGIC;
  signal ic_n_279 : STD_LOGIC;
  signal ic_n_280 : STD_LOGIC;
  signal ic_n_281 : STD_LOGIC;
  signal ic_n_282 : STD_LOGIC;
  signal ic_n_283 : STD_LOGIC;
  signal ic_n_88 : STD_LOGIC;
  signal ic_n_97 : STD_LOGIC;
  signal ic_n_98 : STD_LOGIC;
  signal ic_n_99 : STD_LOGIC;
  signal id_for_match_cdc_tig : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ol_adec_n_1 : STD_LOGIC;
  signal ol_adec_n_10 : STD_LOGIC;
  signal ol_adec_n_11 : STD_LOGIC;
  signal ol_adec_n_12 : STD_LOGIC;
  signal ol_adec_n_13 : STD_LOGIC;
  signal ol_adec_n_14 : STD_LOGIC;
  signal ol_adec_n_15 : STD_LOGIC;
  signal ol_adec_n_16 : STD_LOGIC;
  signal ol_adec_n_17 : STD_LOGIC;
  signal ol_adec_n_18 : STD_LOGIC;
  signal ol_adec_n_19 : STD_LOGIC;
  signal ol_adec_n_2 : STD_LOGIC;
  signal ol_adec_n_20 : STD_LOGIC;
  signal ol_adec_n_21 : STD_LOGIC;
  signal ol_adec_n_25 : STD_LOGIC;
  signal ol_adec_n_4 : STD_LOGIC;
  signal ol_adec_n_40 : STD_LOGIC;
  signal ol_adec_n_41 : STD_LOGIC;
  signal ol_adec_n_42 : STD_LOGIC;
  signal ol_adec_n_43 : STD_LOGIC;
  signal ol_adec_n_44 : STD_LOGIC;
  signal ol_adec_n_45 : STD_LOGIC;
  signal ol_adec_n_46 : STD_LOGIC;
  signal ol_adec_n_47 : STD_LOGIC;
  signal ol_adec_n_48 : STD_LOGIC;
  signal ol_adec_n_49 : STD_LOGIC;
  signal ol_adec_n_5 : STD_LOGIC;
  signal ol_adec_n_50 : STD_LOGIC;
  signal ol_adec_n_51 : STD_LOGIC;
  signal ol_adec_n_52 : STD_LOGIC;
  signal ol_adec_n_53 : STD_LOGIC;
  signal ol_adec_n_54 : STD_LOGIC;
  signal ol_adec_n_55 : STD_LOGIC;
  signal ol_adec_n_56 : STD_LOGIC;
  signal ol_adec_n_57 : STD_LOGIC;
  signal ol_adec_n_58 : STD_LOGIC;
  signal ol_adec_n_59 : STD_LOGIC;
  signal ol_adec_n_6 : STD_LOGIC;
  signal ol_adec_n_60 : STD_LOGIC;
  signal ol_adec_n_61 : STD_LOGIC;
  signal ol_adec_n_62 : STD_LOGIC;
  signal ol_adec_n_65 : STD_LOGIC;
  signal ol_adec_n_7 : STD_LOGIC;
  signal ol_adec_n_78 : STD_LOGIC;
  signal ol_adec_n_8 : STD_LOGIC;
  signal ol_adec_n_9 : STD_LOGIC;
  signal ol_fifo_rst_n : STD_LOGIC;
  signal ol_rbmm_n_113 : STD_LOGIC;
  signal ol_rbmm_n_114 : STD_LOGIC;
  signal ol_rbmm_n_115 : STD_LOGIC;
  signal ol_rbmm_n_116 : STD_LOGIC;
  signal ol_rbmm_n_117 : STD_LOGIC;
  signal ol_rbmm_n_118 : STD_LOGIC;
  signal ol_rbmm_n_119 : STD_LOGIC;
  signal ol_rbmm_n_120 : STD_LOGIC;
  signal ol_rbmm_n_121 : STD_LOGIC;
  signal ol_rbmm_n_122 : STD_LOGIC;
  signal ol_rbmm_n_123 : STD_LOGIC;
  signal ol_rbmm_n_44 : STD_LOGIC;
  signal ol_rbmm_n_48 : STD_LOGIC;
  signal ol_rbmm_n_49 : STD_LOGIC;
  signal ol_rbmm_n_50 : STD_LOGIC;
  signal ol_rbmm_n_51 : STD_LOGIC;
  signal ol_rbmm_n_6 : STD_LOGIC;
  signal ol_rbmm_n_62 : STD_LOGIC;
  signal ol_rbmm_n_63 : STD_LOGIC;
  signal ol_rbmm_n_64 : STD_LOGIC;
  signal ol_rbmm_n_65 : STD_LOGIC;
  signal ol_rbmm_n_66 : STD_LOGIC;
  signal ol_rbmm_n_74 : STD_LOGIC;
  signal \ol_tac/CS_H_D1\ : STD_LOGIC;
  signal \ol_tac/CS_H_INTERNAL\ : STD_LOGIC;
  signal \ol_tac_nf/CS_H_D1\ : STD_LOGIC;
  signal \ol_tac_nf/CS_H_INTERNAL\ : STD_LOGIC;
  signal \ol_tac_rd/CS_H_D1\ : STD_LOGIC;
  signal \ol_tac_rd/pr1_rd_req0\ : STD_LOGIC;
  signal ol_tbmm_n_146 : STD_LOGIC;
  signal ol_tbmm_n_153 : STD_LOGIC;
  signal ol_tbmm_n_154 : STD_LOGIC;
  signal ol_tbmm_n_155 : STD_LOGIC;
  signal ol_tbmm_n_41 : STD_LOGIC;
  signal ol_tbmm_n_42 : STD_LOGIC;
  signal ol_tbmm_n_43 : STD_LOGIC;
  signal ol_tbmm_n_44 : STD_LOGIC;
  signal ol_tbmm_n_45 : STD_LOGIC;
  signal ol_tbmm_n_46 : STD_LOGIC;
  signal ol_tbmm_n_78 : STD_LOGIC;
  signal ol_tbmm_n_79 : STD_LOGIC;
  signal ol_tbmm_n_80 : STD_LOGIC;
  signal ol_tbmm_n_81 : STD_LOGIC;
  signal ol_tbmm_n_82 : STD_LOGIC;
  signal ol_tbmm_n_83 : STD_LOGIC;
  signal ol_tbmm_n_84 : STD_LOGIC;
  signal ol_tbmm_n_85 : STD_LOGIC;
  signal ol_tbmm_n_86 : STD_LOGIC;
  signal ol_tbmm_n_87 : STD_LOGIC;
  signal ol_tbmm_n_88 : STD_LOGIC;
  signal ol_tbmm_n_89 : STD_LOGIC;
  signal ol_tbmm_n_90 : STD_LOGIC;
  signal \ol_txreg/TRR_REG_WRITE_PULSE0\ : STD_LOGIC;
  signal olglue_n_10 : STD_LOGIC;
  signal olglue_n_11 : STD_LOGIC;
  signal olglue_n_13 : STD_LOGIC;
  signal olglue_n_14 : STD_LOGIC;
  signal olglue_n_16 : STD_LOGIC;
  signal olglue_n_17 : STD_LOGIC;
  signal olglue_n_21 : STD_LOGIC;
  signal olglue_n_23 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \^p_13_in\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \p_13_in__0\ : STD_LOGIC;
  signal \p_14_in__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_3_in__0\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal \^p_51_in\ : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \tx_event_fifo_cntl/IC_REG_WMR_I20\ : STD_LOGIC;
  signal \tx_event_fifo_cntl/RD_INDEX0\ : STD_LOGIC;
  signal \tx_event_fifo_cntl/RXF_FULL_AXI\ : STD_LOGIC;
  signal \^winning_or_locked_index_cancel_req_reg\ : STD_LOGIC;
begin
  ACK_S_SIG_IMM <= \^ack_s_sig_imm\;
  \ADDR_RET_reg[2]\(10 downto 0) <= \^addr_ret_reg[2]\(10 downto 0);
  IC_IPSIG_WRITE_I <= \^ic_ipsig_write_i\;
  \IC_REG_BRPR_I_reg[0]\(7 downto 0) <= \^ic_reg_brpr_i_reg[0]\(7 downto 0);
  IC_REG_ESR_F_BERR_I <= \^ic_reg_esr_f_berr_i\;
  \IC_REG_F_BRPR_I_reg[15]\(14 downto 0) <= \^ic_reg_f_brpr_i_reg[15]\(14 downto 0);
  \IC_REG_F_BTR_SJW_I_reg[0]\(3 downto 0) <= \^ic_reg_f_btr_sjw_i_reg[0]\(3 downto 0);
  \IC_REG_F_BTR_TS1_I_reg[0]\(4 downto 0) <= \^ic_reg_f_btr_ts1_i_reg[0]\(4 downto 0);
  \IC_REG_F_BTR_TS2_I_reg[0]\(3 downto 0) <= \^ic_reg_f_btr_ts2_i_reg[0]\(3 downto 0);
  \IC_REG_IFF_EN_I_reg[5]\(2 downto 0) <= \^ic_reg_iff_en_i_reg[5]\(2 downto 0);
  IC_REG_MSR_DAR_I_reg <= \^ic_reg_msr_dar_i_reg\;
  IC_REG_MSR_DPEE_I_reg <= \^ic_reg_msr_dpee_i_reg\;
  IC_REG_MSR_SBR_I_reg(0) <= \^ic_reg_msr_sbr_i_reg\(0);
  \IC_REG_N_BTR_SJW_I_reg[0]\(6 downto 0) <= \^ic_reg_n_btr_sjw_i_reg[0]\(6 downto 0);
  \IC_REG_N_BTR_TS1_I_reg[0]\(7 downto 0) <= \^ic_reg_n_btr_ts1_i_reg[0]\(7 downto 0);
  \IC_REG_N_BTR_TS2_I_reg[0]\(6 downto 0) <= \^ic_reg_n_btr_ts2_i_reg[0]\(6 downto 0);
  \IC_REG_RXFP_I2_reg[0]\(4 downto 0) <= \^ic_reg_rxfp_i2_reg[0]\(4 downto 0);
  IC_REG_SRR_CEN_I <= \^ic_reg_srr_cen_i\;
  IC_REG_SRR_SRST <= \^ic_reg_srr_srst\;
  IC_REG_SR_SNOOP_I_reg <= \^ic_reg_sr_snoop_i_reg\;
  IC_SYNC_ISR_MSGLST_TXE <= \^ic_sync_isr_msglst_txe\;
  MSG_ON_CAN_BUS_AXI_D1 <= \^msg_on_can_bus_axi_d1\;
  RXMNF_SET <= \^rxmnf_set\;
  SR(0) <= \^sr\(0);
  addr_location_incr_count_reg_0_sp_1 <= addr_location_incr_count_reg_0_sn_1;
  \arststages_ff_reg[1]\(0) <= \^arststages_ff_reg[1]\(0);
  p_13_in(18 downto 0) <= \^p_13_in\(18 downto 0);
  p_51_in <= \^p_51_in\;
  winning_or_locked_index_cancel_req_reg <= \^winning_or_locked_index_cancel_req_reg\;
CANCEL_BUFFER_OL2TL_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^winning_or_locked_index_cancel_req_reg\,
      Q => CANCEL_BUFFER_OL2TL_D1,
      R => \^sr\(0)
    );
MSG_ON_CAN_BUS_AXI_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MSG_ON_CAN_BUS_AXI,
      Q => \^msg_on_can_bus_axi_d1\,
      R => \^sr\(0)
    );
MSG_ON_CAN_BUS_AXI_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => olglue_n_16,
      Q => MSG_ON_CAN_BUS_AXI,
      R => '0'
    );
MSG_ON_CAN_BUS_OL_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MSG_ON_CAN_BUS_OL,
      Q => MSG_ON_CAN_BUS_OL_D1,
      R => \^sr\(0)
    );
ic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main
     port map (
      ACK_CR => ACK_CR,
      Bus2IP_CS => Bus2IP_CS,
      Bus2IP_RNW => Bus2IP_RNW,
      CANCEL_BUFFER_OL2TL_D1 => CANCEL_BUFFER_OL2TL_D1,
      E(0) => IC_REG_MSR_LBACK_I0,
      E_INTR_reg_0 => \^p_51_in\,
      \FSM_sequential_imm_cs[0]_i_2\(4 downto 0) => \GEN_IMM.ol_imm/num_reg\(4 downto 0),
      \FSM_sequential_imm_cs[0]_i_2_0\ => ol_rbmm_n_74,
      G_RST_SRST_CEN_I0 => G_RST_SRST_CEN_I0,
      \IC_IPIC_COUNTER_I_reg[1]_0\ => ol_adec_n_21,
      IC_IPSIG_WRITE_I_reg_0 => \^ic_ipsig_write_i\,
      \IC_REG_BRPR_I_reg[0]_0\(7 downto 0) => \^ic_reg_brpr_i_reg[0]\(7 downto 0),
      \IC_REG_BRPR_I_reg[0]_1\(0) => IC_REG_BRPR_I0,
      \IC_REG_ECR_I_reg[0]_0\(15) => IC_REG_ECR_I(0),
      \IC_REG_ECR_I_reg[0]_0\(14) => IC_REG_ECR_I(1),
      \IC_REG_ECR_I_reg[0]_0\(13) => IC_REG_ECR_I(2),
      \IC_REG_ECR_I_reg[0]_0\(12) => IC_REG_ECR_I(3),
      \IC_REG_ECR_I_reg[0]_0\(11) => IC_REG_ECR_I(4),
      \IC_REG_ECR_I_reg[0]_0\(10) => IC_REG_ECR_I(5),
      \IC_REG_ECR_I_reg[0]_0\(9) => IC_REG_ECR_I(6),
      \IC_REG_ECR_I_reg[0]_0\(8) => IC_REG_ECR_I(7),
      \IC_REG_ECR_I_reg[0]_0\(7) => IC_REG_ECR_I(8),
      \IC_REG_ECR_I_reg[0]_0\(6) => IC_REG_ECR_I(9),
      \IC_REG_ECR_I_reg[0]_0\(5) => IC_REG_ECR_I(10),
      \IC_REG_ECR_I_reg[0]_0\(4) => IC_REG_ECR_I(11),
      \IC_REG_ECR_I_reg[0]_0\(3) => IC_REG_ECR_I(12),
      \IC_REG_ECR_I_reg[0]_0\(2) => IC_REG_ECR_I(13),
      \IC_REG_ECR_I_reg[0]_0\(1) => IC_REG_ECR_I(14),
      \IC_REG_ECR_I_reg[0]_0\(0) => IC_REG_ECR_I(15),
      \IC_REG_ECR_I_reg[15]_0\(0) => E(0),
      IC_REG_ESR_ACKER_FS3 => IC_REG_ESR_ACKER_FS3,
      IC_REG_ESR_ACKER_I => IC_REG_ESR_ACKER_I,
      IC_REG_ESR_ACKER_I_reg_0 => IC_REG_ESR_ACKER_I_reg,
      IC_REG_ESR_BERR_FS3 => IC_REG_ESR_BERR_FS3,
      IC_REG_ESR_BERR_I => IC_REG_ESR_BERR_I,
      IC_REG_ESR_BERR_I_reg_0 => IC_REG_ESR_BERR_I_reg,
      IC_REG_ESR_CRCER_FS3 => IC_REG_ESR_CRCER_FS3,
      IC_REG_ESR_CRCER_I => IC_REG_ESR_CRCER_I,
      IC_REG_ESR_CRCER_I_reg_0 => IC_REG_ESR_CRCER_I_reg,
      IC_REG_ESR_FMER_FS3 => IC_REG_ESR_FMER_FS3,
      IC_REG_ESR_FMER_I => IC_REG_ESR_FMER_I,
      IC_REG_ESR_FMER_I_reg_0 => IC_REG_ESR_FMER_I_reg,
      IC_REG_ESR_F_BERR_FS3 => IC_REG_ESR_F_BERR_FS3,
      IC_REG_ESR_F_BERR_I => \^ic_reg_esr_f_berr_i\,
      IC_REG_ESR_F_BERR_I_reg_0 => IC_REG_ESR_F_BERR_I_reg,
      IC_REG_ESR_F_CRCER_FS3 => IC_REG_ESR_F_CRCER_FS3,
      IC_REG_ESR_F_CRCER_I => IC_REG_ESR_F_CRCER_I,
      IC_REG_ESR_F_CRCER_I_reg_0 => IC_REG_ESR_F_CRCER_I_reg,
      IC_REG_ESR_F_FMER_FS3 => IC_REG_ESR_F_FMER_FS3,
      IC_REG_ESR_F_FMER_I => IC_REG_ESR_F_FMER_I,
      IC_REG_ESR_F_FMER_I_reg_0 => IC_REG_ESR_F_FMER_I_reg,
      IC_REG_ESR_F_STER_FS3 => IC_REG_ESR_F_STER_FS3,
      IC_REG_ESR_F_STER_I => IC_REG_ESR_F_STER_I,
      IC_REG_ESR_F_STER_I_reg_0 => IC_REG_ESR_F_STER_I_reg,
      IC_REG_ESR_STER_FS3 => IC_REG_ESR_STER_FS3,
      IC_REG_ESR_STER_I => IC_REG_ESR_STER_I,
      IC_REG_ESR_STER_I_reg_0 => IC_REG_ESR_STER_I_reg,
      \IC_REG_F_BRPR_I_reg[15]_0\(14 downto 0) => \^ic_reg_f_brpr_i_reg[15]\(14 downto 0),
      \IC_REG_F_BRPR_I_reg[15]_1\ => ic_n_254,
      \IC_REG_F_BRPR_I_reg[15]_2\(0) => IC_REG_F_BRPR_I0,
      \IC_REG_F_BRPR_I_reg[20]_0\ => ic_n_216,
      \IC_REG_F_BRPR_I_reg[24]_0\ => ic_n_234,
      \IC_REG_F_BTR_SJW_I_reg[0]_0\(3 downto 0) => \^ic_reg_f_btr_sjw_i_reg[0]\(3 downto 0),
      \IC_REG_F_BTR_TS1_I_reg[0]_0\(4 downto 0) => \^ic_reg_f_btr_ts1_i_reg[0]\(4 downto 0),
      \IC_REG_F_BTR_TS1_I_reg[0]_1\(0) => IC_REG_F_BTR_TS1_I0,
      \IC_REG_F_BTR_TS2_I_reg[0]_0\(3 downto 0) => \^ic_reg_f_btr_ts2_i_reg[0]\(3 downto 0),
      \IC_REG_IECRS_I_reg[0]_0\(31 downto 0) => IETCS(31 downto 0),
      \IC_REG_IECRS_I_reg[0]_1\(0) => IC_REG_IECRS_I0,
      \IC_REG_IECRS_I_reg[11]_0\ => ic_n_178,
      \IC_REG_IECRS_I_reg[12]_0\ => ic_n_177,
      \IC_REG_IECRS_I_reg[13]_0\ => ic_n_176,
      \IC_REG_IECRS_I_reg[14]_0\ => ic_n_175,
      \IC_REG_IECRS_I_reg[15]_0\ => ic_n_174,
      \IC_REG_IETRS_I_reg[0]_0\(0) => IC_REG_IETRS_I0,
      \IC_REG_IFF_EN_I_reg[0]_0\(7) => ic_n_279,
      \IC_REG_IFF_EN_I_reg[0]_0\(6) => ic_n_280,
      \IC_REG_IFF_EN_I_reg[0]_0\(5) => ic_n_281,
      \IC_REG_IFF_EN_I_reg[0]_0\(4) => ic_n_282,
      \IC_REG_IFF_EN_I_reg[0]_0\(3) => ic_n_283,
      \IC_REG_IFF_EN_I_reg[0]_0\(2 downto 0) => \^ic_reg_iff_en_i_reg[5]\(2 downto 0),
      IC_REG_ISR_ARBLST_FS3 => IC_REG_ISR_ARBLST_FS3,
      IC_REG_ISR_ARBLST_I_reg_0 => \^p_13_in\(0),
      IC_REG_ISR_ARBLST_I_reg_1 => IC_REG_ISR_ARBLST_I_reg,
      IC_REG_ISR_BSFRD_I_reg_0 => \^p_13_in\(3),
      IC_REG_ISR_BSFRD_I_reg_1 => IC_REG_ISR_BSFRD_I_reg,
      IC_REG_ISR_BSOFF_FS3 => IC_REG_ISR_BSOFF_FS3,
      IC_REG_ISR_BSOFF_I_reg_0 => \^p_13_in\(8),
      IC_REG_ISR_BSOFF_I_reg_1 => IC_REG_ISR_BSOFF_I_reg,
      IC_REG_ISR_ERROR_I10_out => IC_REG_ISR_ERROR_I10_out,
      IC_REG_ISR_ERROR_I_reg_0 => \^p_13_in\(7),
      IC_REG_ISR_ERROR_I_reg_1 => IC_REG_ISR_ERROR_I_reg,
      IC_REG_ISR_MSGLST_FS3 => IC_REG_ISR_MSGLST_FS3,
      IC_REG_ISR_MSGLST_FS3_F1 => IC_REG_ISR_MSGLST_FS3_F1,
      IC_REG_ISR_MSGLST_FS3_TXE => IC_REG_ISR_MSGLST_FS3_TXE,
      IC_REG_ISR_MSGLST_I_F1_reg_0 => \^p_13_in\(14),
      IC_REG_ISR_MSGLST_I_F1_reg_1 => IC_REG_ISR_MSGLST_I_F1_reg,
      IC_REG_ISR_MSGLST_I_TXE_reg_0 => \^p_13_in\(17),
      IC_REG_ISR_MSGLST_I_TXE_reg_1 => IC_REG_ISR_MSGLST_I_TXE_reg,
      IC_REG_ISR_MSGLST_I_reg_0 => \^p_13_in\(6),
      IC_REG_ISR_MSGLST_I_reg_1 => IC_REG_ISR_MSGLST_I_reg,
      IC_REG_ISR_PEE_I_reg_0 => \^p_13_in\(2),
      IC_REG_ISR_PEE_I_reg_1 => IC_REG_ISR_PEE_I_reg,
      IC_REG_ISR_RXMNF_I_reg_0 => \^p_13_in\(16),
      IC_REG_ISR_RXMNF_I_reg_1 => IC_REG_ISR_RXMNF_I_reg,
      IC_REG_ISR_RXOK_I_reg_0 => \^p_13_in\(4),
      IC_REG_ISR_RXOK_I_reg_1 => IC_REG_ISR_RXOK_I_reg,
      IC_REG_ISR_RXWM_I_F1_reg_0 => \^p_13_in\(15),
      IC_REG_ISR_RXWM_I_F1_reg_1 => IC_REG_ISR_RXWM_I_F1_reg,
      IC_REG_ISR_RXWM_I_reg_0 => \^p_13_in\(11),
      IC_REG_ISR_RXWM_I_reg_1 => IC_REG_ISR_RXWM_I_reg,
      IC_REG_ISR_SLEEP_I_reg_0 => \^p_13_in\(9),
      IC_REG_ISR_SLEEP_I_reg_1 => IC_REG_ISR_SLEEP_I_reg,
      IC_REG_ISR_TSCNT_OFLW_I0 => IC_REG_ISR_TSCNT_OFLW_I0,
      IC_REG_ISR_TSCNT_OFLW_I_reg_0 => \^p_13_in\(5),
      IC_REG_ISR_TSCNT_OFLW_I_reg_1 => IC_REG_ISR_TSCNT_OFLW_I_reg,
      IC_REG_ISR_TXCRS_I_reg_0 => \^p_13_in\(13),
      IC_REG_ISR_TXCRS_I_reg_1 => IC_REG_ISR_TXCRS_I_reg,
      IC_REG_ISR_TXEWM_I_reg_0 => \^p_13_in\(18),
      IC_REG_ISR_TXEWM_I_reg_1 => IC_REG_ISR_TXEWM_I_reg,
      IC_REG_ISR_TXOK_FS3 => IC_REG_ISR_TXOK_FS3,
      IC_REG_ISR_TXOK_I_reg_0 => \^p_13_in\(1),
      IC_REG_ISR_TXOK_I_reg_1 => IC_REG_ISR_TXOK_I_reg,
      IC_REG_ISR_TXTRS_I_reg_0 => \^p_13_in\(12),
      IC_REG_ISR_TXTRS_I_reg_1 => IC_REG_ISR_TXTRS_I_reg,
      IC_REG_ISR_WKUP_I_reg_0 => \^p_13_in\(10),
      IC_REG_ISR_WKUP_I_reg_1 => IC_REG_ISR_WKUP_I_reg,
      IC_REG_MSR_ABR_I_reg_0(1) => p_3_in(7),
      IC_REG_MSR_ABR_I_reg_0(0) => p_3_in(0),
      IC_REG_MSR_BRSD_I_reg_0 => IC_REG_MSR_BRSD_I_reg,
      IC_REG_MSR_BRSD_I_reg_1 => ic_n_99,
      IC_REG_MSR_DAR_I_reg_0 => \^ic_reg_msr_dar_i_reg\,
      IC_REG_MSR_DAR_I_reg_1 => ic_n_100,
      IC_REG_MSR_DPEE_I_reg_0 => \^ic_reg_msr_dpee_i_reg\,
      IC_REG_MSR_LBACK_I_reg_0 => IC_REG_MSR_LBACK,
      IC_REG_MSR_LBACK_I_reg_1 => ic_n_97,
      IC_REG_MSR_SBR_I_reg_0(0) => \^ic_reg_msr_sbr_i_reg\(0),
      IC_REG_MSR_SBR_I_reg_1 => IC_REG_MSR_SBR_I_reg_0,
      IC_REG_MSR_SLEEP_I_reg_0 => ic_n_88,
      IC_REG_MSR_SLEEP_I_reg_1 => ol_adec_n_2,
      IC_REG_MSR_SLEEP_reg_0 => IC_REG_MSR_SLEEP_reg,
      IC_REG_MSR_SNOOP_I_reg_0 => ic_n_98,
      \IC_REG_N_BTR_SJW_I_reg[0]_0\(6 downto 0) => \^ic_reg_n_btr_sjw_i_reg[0]\(6 downto 0),
      \IC_REG_N_BTR_SJW_I_reg[1]_0\ => ic_n_243,
      \IC_REG_N_BTR_TS1_I_reg[0]_0\(7 downto 0) => \^ic_reg_n_btr_ts1_i_reg[0]\(7 downto 0),
      \IC_REG_N_BTR_TS1_I_reg[0]_1\(0) => IC_REG_N_BTR_TS1_I0,
      \IC_REG_N_BTR_TS2_I_reg[0]_0\ => ic_n_235,
      \IC_REG_N_BTR_TS2_I_reg[0]_1\(6 downto 0) => \^ic_reg_n_btr_ts2_i_reg[0]\(6 downto 0),
      IC_REG_SBR_I_reg_0 => IC_REG_SBR_I_reg,
      IC_REG_SRR_CEN_I_reg_0 => \^ic_reg_srr_cen_i\,
      IC_REG_SRR_CEN_I_reg_1 => IC_REG_SRR_CEN_I_reg,
      IC_REG_SRR_SRST_I_reg_0 => \^ic_reg_srr_srst\,
      IC_REG_SRR_SRST_I_reg_1 => IC_REG_SRR_SRST_I_reg,
      IC_REG_SR_BBSY_I => IC_REG_SR_BBSY_I,
      IC_REG_SR_ERRWRN_I => IC_REG_SR_ERRWRN_I,
      IC_REG_SR_SLEEP_FS3 => IC_REG_SR_SLEEP_FS3,
      IC_REG_SR_SNOOP_I_reg_0 => \^ic_reg_sr_snoop_i_reg\,
      \IC_REG_SR_TDCV_I_reg[6]_0\(6 downto 0) => IC_REG_SR_TDCV_I(6 downto 0),
      IC_REG_TCR_I(3) => IC_REG_TCR_I(0),
      IC_REG_TCR_I(2) => IC_REG_TCR_I(16),
      IC_REG_TCR_I(1) => IC_REG_TCR_I(18),
      IC_REG_TCR_I(0) => IC_REG_TCR_I(19),
      IC_REG_TRR_I(8) => IC_REG_TRR_I(15),
      IC_REG_TRR_I(7) => IC_REG_TRR_I(21),
      IC_REG_TRR_I(6) => IC_REG_TRR_I(22),
      IC_REG_TRR_I(5) => IC_REG_TRR_I(23),
      IC_REG_TRR_I(4) => IC_REG_TRR_I(27),
      IC_REG_TRR_I(3) => IC_REG_TRR_I(28),
      IC_REG_TRR_I(2) => IC_REG_TRR_I(29),
      IC_REG_TRR_I(1) => IC_REG_TRR_I(30),
      IC_REG_TRR_I(0) => IC_REG_TRR_I(31),
      \IC_REG_TSR_I_reg[0]_0\(12 downto 4) => p_11_in(31 downto 23),
      \IC_REG_TSR_I_reg[0]_0\(3) => p_11_in(21),
      \IC_REG_TSR_I_reg[0]_0\(2 downto 0) => p_11_in(19 downto 17),
      \IC_REG_TSR_I_reg[11]_0\ => ic_n_232,
      \IC_REG_TSR_I_reg[15]_0\(0) => \IC_REG_TSR_I_reg[15]\(0),
      \IC_REG_TSR_I_reg[9]_0\ => ic_n_179,
      IC_SYNC_ECR_ACK_I_reg_0 => IC_SYNC_ECR_ACK_I_reg,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      IC_SYNC_ECR_WEN_FS3 => IC_SYNC_ECR_WEN_FS3,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      IC_SYNC_ISR_BSOFF => IC_SYNC_ISR_BSOFF,
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      IC_SYNC_ISR_MSGLST_TXE => \^ic_sync_isr_msglst_txe\,
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      IC_SYNC_SR_BIDLE => IC_SYNC_SR_BIDLE,
      IC_SYNC_SR_BSFR => IC_SYNC_SR_BSFR,
      IC_SYNC_SR_ERRWRN => IC_SYNC_SR_ERRWRN,
      IC_SYNC_SR_LBACK => IC_SYNC_SR_LBACK,
      IC_SYNC_SR_PEE => IC_SYNC_SR_PEE,
      IC_SYNC_SR_RSTST => IC_SYNC_SR_RSTST,
      IC_SYNC_SR_SLEEP => IC_SYNC_SR_SLEEP,
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      IC_SYNC_TSR_WEN_FS3 => IC_SYNC_TSR_WEN_FS3,
      IC_TIMESTAMP_RST_reg_0 => IC_TIMESTAMP_RST_reg,
      IC_TIMESTAMP_RST_reg_1 => IC_TIMESTAMP_RST_reg_0,
      MSG_DONE_FROM_BSP => MSG_DONE_FROM_BSP,
      MSG_ON_CAN_BUS_AXI => MSG_ON_CAN_BUS_AXI,
      \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\(0) => \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\(0),
      Q(31 downto 0) => IETRS(31 downto 0),
      \RD_DATA_RET[0]_i_3\ => ol_adec_n_65,
      \RD_DATA_RET[0]_i_3_0\ => ol_adec_n_60,
      \RD_DATA_RET[10]_i_3\ => ol_adec_n_19,
      \RD_DATA_RET[10]_i_3_0\ => ol_adec_n_12,
      \RD_DATA_RET[11]_i_5\ => ol_adec_n_14,
      \RD_DATA_RET[21]_i_5\ => ol_adec_n_20,
      \RD_DATA_RET[21]_i_5_0\ => ol_adec_n_15,
      \RD_DATA_RET[24]_i_7\ => ol_adec_n_43,
      \RD_DATA_RET[24]_i_7_0\ => ol_adec_n_13,
      \RD_DATA_RET[9]_i_3\ => ol_adec_n_17,
      \RD_DATA_RET[9]_i_3_0\ => ol_adec_n_16,
      \RD_DATA_RET[9]_i_6\ => ol_adec_n_18,
      \RD_DATA_RET_reg[31]\ => ol_adec_n_7,
      \RD_DATA_RET_reg[31]_0\ => ol_adec_n_6,
      RXOK_FS3 => RXOK_FS3,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0) => IC_REG_AFR_I0,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(21) => IC_REG_AFR(1),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(20) => IC_REG_AFR(2),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(19) => IC_REG_AFR(3),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(18) => IC_REG_AFR(4),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(17) => IC_REG_AFR(5),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(16) => IC_REG_AFR(6),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(15) => IC_REG_AFR(7),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(14) => IC_REG_AFR(8),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(13) => IC_REG_AFR(12),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(12) => IC_REG_AFR(13),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(11) => IC_REG_AFR(14),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(10) => IC_REG_AFR(15),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(9) => IC_REG_AFR(21),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(8) => IC_REG_AFR(22),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(7) => IC_REG_AFR(23),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(6) => IC_REG_AFR(25),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(5) => IC_REG_AFR(26),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(4) => IC_REG_AFR(27),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(3) => IC_REG_AFR(28),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(2) => IC_REG_AFR(29),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(1) => IC_REG_AFR(30),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(0) => IC_REG_AFR(31),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[24]_0\ => ic_n_193,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[5]_0\ => ic_n_274,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[9]_0\ => ic_n_233,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(10) => p_0_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(9) => p_1_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(8) => p_2_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(7) => \p_3_in__0\,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(6) => p_4_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(5) => p_5_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(4) => p_6_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(3) => p_7_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(2) => p_8_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(1) => \p_13_in__0\,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(0) => \p_14_in__0\,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0) => IC_REG_IER_I0,
      \SINGLE_BIT.s_level_out_d4_reg\ => \SINGLE_BIT.s_level_out_d4_reg\,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \SINGLE_BIT.s_level_out_d4_reg_0\,
      \SINGLE_BIT.s_level_out_d4_reg_1\ => \SINGLE_BIT.s_level_out_d4_reg_2\,
      \SINGLE_BIT.s_level_out_d4_reg_10\ => \SINGLE_BIT.s_level_out_d4_reg_11\,
      \SINGLE_BIT.s_level_out_d4_reg_11\ => \SINGLE_BIT.s_level_out_d4_reg_12\,
      \SINGLE_BIT.s_level_out_d4_reg_12\ => \SINGLE_BIT.s_level_out_d4_reg_13\,
      \SINGLE_BIT.s_level_out_d4_reg_13\ => \SINGLE_BIT.s_level_out_d4_reg_14\,
      \SINGLE_BIT.s_level_out_d4_reg_14\ => \SINGLE_BIT.s_level_out_d4_reg_15\,
      \SINGLE_BIT.s_level_out_d4_reg_15\ => \SINGLE_BIT.s_level_out_d4_reg_16\,
      \SINGLE_BIT.s_level_out_d4_reg_16\ => \SINGLE_BIT.s_level_out_d4_reg_17\,
      \SINGLE_BIT.s_level_out_d4_reg_17\ => ic_n_278,
      \SINGLE_BIT.s_level_out_d4_reg_2\ => \SINGLE_BIT.s_level_out_d4_reg_3\,
      \SINGLE_BIT.s_level_out_d4_reg_3\ => \SINGLE_BIT.s_level_out_d4_reg_4\,
      \SINGLE_BIT.s_level_out_d4_reg_4\ => \SINGLE_BIT.s_level_out_d4_reg_5\,
      \SINGLE_BIT.s_level_out_d4_reg_5\ => \SINGLE_BIT.s_level_out_d4_reg_6\,
      \SINGLE_BIT.s_level_out_d4_reg_6\ => \SINGLE_BIT.s_level_out_d4_reg_7\,
      \SINGLE_BIT.s_level_out_d4_reg_7\ => \SINGLE_BIT.s_level_out_d4_reg_8\,
      \SINGLE_BIT.s_level_out_d4_reg_8\ => \SINGLE_BIT.s_level_out_d4_reg_9\,
      \SINGLE_BIT.s_level_out_d4_reg_9\ => \SINGLE_BIT.s_level_out_d4_reg_10\,
      \SINGLE_BIT.s_level_out_d6_reg\ => \SINGLE_BIT.s_level_out_d6_reg\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_0\,
      \SINGLE_BIT.s_level_out_d6_reg_1\ => \^sr\(0),
      SR(0) => IC_REG_TSR_I,
      \TCR_i_reg[12]\ => ic_n_251,
      \TCR_i_reg[13]\ => ic_n_252,
      \TCR_i_reg[15]\ => ic_n_253,
      \TCR_i_reg[31]\ => ic_n_259,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      \TRR_i_reg[0]\ => ic_n_102,
      \TRR_i_reg[10]\ => ic_n_173,
      \TRR_i_reg[1]\ => ic_n_167,
      \TRR_i_reg[2]\ => ic_n_168,
      \TRR_i_reg[3]\ => ic_n_169,
      \TRR_i_reg[4]\ => ic_n_170,
      \TRR_i_reg[8]\ => ic_n_171,
      \TRR_i_reg[9]\ => ic_n_172,
      \exclude_winning_or_locked_req_reg[31]\ => \^msg_on_can_bus_axi_d1\,
      \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(6 downto 0) => \ic_reg_sr_tdcv_cdc_tig_reg[6]\(6 downto 0),
      \ic_sync_ecr_cdc_tig_reg[0]_0\(15 downto 0) => \ic_sync_ecr_cdc_tig_reg[0]\(15 downto 0),
      ip2bus_intrevent => ip2bus_intrevent,
      \num_reg_reg[2]\ => ic_n_272,
      \num_reg_reg[3]\ => ic_n_273,
      \out\ => \SINGLE_BIT.s_level_out_d4_reg_1\,
      p_14_in(1 downto 0) => p_14_in(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \time_stamp_cnt_cdc_tig_reg[0]_0\(15 downto 0) => \time_stamp_cnt_cdc_tig_reg[0]\(15 downto 0)
    );
\id_for_match_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(31),
      Q => id_for_match_cdc_tig(0),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(21),
      Q => id_for_match_cdc_tig(10),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(20),
      Q => id_for_match_cdc_tig(11),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(19),
      Q => id_for_match_cdc_tig(12),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(18),
      Q => id_for_match_cdc_tig(13),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(17),
      Q => id_for_match_cdc_tig(14),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(16),
      Q => id_for_match_cdc_tig(15),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(15),
      Q => id_for_match_cdc_tig(16),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(14),
      Q => id_for_match_cdc_tig(17),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(13),
      Q => id_for_match_cdc_tig(18),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(12),
      Q => id_for_match_cdc_tig(19),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(30),
      Q => id_for_match_cdc_tig(1),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(11),
      Q => id_for_match_cdc_tig(20),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(10),
      Q => id_for_match_cdc_tig(21),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(9),
      Q => id_for_match_cdc_tig(22),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(8),
      Q => id_for_match_cdc_tig(23),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(7),
      Q => id_for_match_cdc_tig(24),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(6),
      Q => id_for_match_cdc_tig(25),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(5),
      Q => id_for_match_cdc_tig(26),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(4),
      Q => id_for_match_cdc_tig(27),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(3),
      Q => id_for_match_cdc_tig(28),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(2),
      Q => id_for_match_cdc_tig(29),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(29),
      Q => id_for_match_cdc_tig(2),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(1),
      Q => id_for_match_cdc_tig(30),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(0),
      Q => id_for_match_cdc_tig(31),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(28),
      Q => id_for_match_cdc_tig(3),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(27),
      Q => id_for_match_cdc_tig(4),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(26),
      Q => id_for_match_cdc_tig(5),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(25),
      Q => id_for_match_cdc_tig(6),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(24),
      Q => id_for_match_cdc_tig(7),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(23),
      Q => id_for_match_cdc_tig(8),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(22),
      Q => id_for_match_cdc_tig(9),
      R => \^sr\(0)
    );
ol_adec: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec
     port map (
      ACK_CR => ACK_CR,
      ACK_H_reg => ol_adec_n_1,
      ACK_RET_reg_0 => \^sr\(0),
      ACK_RET_reg_1 => ol_tbmm_n_90,
      ACK_RX => ACK_RX,
      ACK_RX_T => ACK_RX_T,
      ACK_TX_RD => ACK_TX_RD,
      ACK_TX_WR => ACK_TX_WR,
      \ADDR_RET_reg[0]_0\(12 downto 0) => \ADDR_RET_reg[0]\(12 downto 0),
      \ADDR_RET_reg[11]_0\ => ol_adec_n_4,
      \ADDR_RET_reg[11]_1\ => ol_adec_n_5,
      \ADDR_RET_reg[11]_2\ => ol_adec_n_6,
      \ADDR_RET_reg[11]_3\ => ol_adec_n_7,
      \ADDR_RET_reg[11]_4\(0) => IC_REG_F_BRPR_I0,
      \ADDR_RET_reg[12]_0\ => ol_adec_n_12,
      \ADDR_RET_reg[12]_1\ => ol_adec_n_16,
      \ADDR_RET_reg[12]_2\ => ol_adec_n_17,
      \ADDR_RET_reg[12]_3\ => ol_adec_n_18,
      \ADDR_RET_reg[12]_4\ => ol_adec_n_19,
      \ADDR_RET_reg[12]_5\ => ol_adec_n_41,
      \ADDR_RET_reg[12]_6\(0) => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/IC_REG_WMR_I20\,
      \ADDR_RET_reg[12]_7\(0) => IC_REG_F_BTR_TS1_I0,
      \ADDR_RET_reg[1]_0\ => ol_adec_n_21,
      \ADDR_RET_reg[2]_0\(10 downto 0) => \^addr_ret_reg[2]\(10 downto 0),
      \ADDR_RET_reg[8]_0\ => ol_adec_n_11,
      \ADDR_RET_reg[8]_1\ => ol_adec_n_13,
      \ADDR_RET_reg[8]_10\ => ol_adec_n_78,
      \ADDR_RET_reg[8]_2\ => ol_adec_n_14,
      \ADDR_RET_reg[8]_3\ => ol_adec_n_15,
      \ADDR_RET_reg[8]_4\ => ol_adec_n_20,
      \ADDR_RET_reg[8]_5\ => ol_adec_n_43,
      \ADDR_RET_reg[8]_6\ => ol_adec_n_60,
      \ADDR_RET_reg[8]_7\ => ol_adec_n_65,
      \ADDR_RET_reg[8]_8\ => \ADDR_RET_reg[8]\,
      \ADDR_RET_reg[8]_9\(0) => IC_REG_IETRS_I0,
      Bus2IP_CS => Bus2IP_CS,
      Bus2IP_RNW => Bus2IP_RNW,
      CS_H0 => CS_H0,
      CS_H00_out => CS_H00_out,
      CS_H_D1 => \ol_tac/CS_H_D1\,
      CS_H_D1_1 => \ol_tac_nf/CS_H_D1\,
      CS_H_INTERNAL => \ol_tac/CS_H_INTERNAL\,
      CS_H_INTERNAL_0 => \ol_tac_nf/CS_H_INTERNAL\,
      CS_RX => CS_RX,
      CS_RX_T => CS_RX_T,
      D(16) => RD_DATA(1),
      D(15) => RD_DATA(2),
      D(14) => RD_DATA(3),
      D(13) => RD_DATA(4),
      D(12) => RD_DATA(5),
      D(11) => RD_DATA(6),
      D(10) => RD_DATA(7),
      D(9) => RD_DATA(9),
      D(8) => RD_DATA(11),
      D(7) => RD_DATA(12),
      D(6) => RD_DATA(13),
      D(5) => RD_DATA(15),
      D(4) => RD_DATA(18),
      D(3) => RD_DATA(19),
      D(2) => RD_DATA(27),
      D(1) => RD_DATA(28),
      D(0) => RD_DATA(29),
      E(0) => \tx_event_fifo_cntl/IC_REG_WMR_I20\,
      E_DATA_ACK => E_DATA_ACK,
      E_RST_I_reg => ol_adec_n_2,
      IC_IPSIG_WRITE_I_reg => IC_IPSIG_WRITE_I_reg,
      IC_IPSIG_WRITE_I_reg_0(0) => IC_REG_AFR_I0,
      IC_IPSIG_WRITE_I_reg_1(0) => IC_REG_IER_I0,
      IC_IPSIG_WRITE_I_reg_2(0) => IC_REG_IECRS_I0,
      IC_REG_ESR_F_BERR_I => \^ic_reg_esr_f_berr_i\,
      \IC_REG_F_BRPR_I_reg[15]\ => \^ic_reg_srr_cen_i\,
      \IC_REG_F_BRPR_I_reg[18]\ => ol_adec_n_58,
      \IC_REG_F_BTR_SJW_I_reg[0]\ => ol_adec_n_46,
      \IC_REG_F_BTR_SJW_I_reg[1]\ => ol_adec_n_45,
      \IC_REG_IECRS_I_reg[0]\ => \^ic_ipsig_write_i\,
      IC_REG_MSR_SLEEP_I_reg => ic_n_278,
      \IC_REG_N_BTR_SJW_I_reg[0]\ => ol_adec_n_50,
      \IC_REG_N_BTR_SJW_I_reg[2]\ => ol_adec_n_47,
      \IC_REG_N_BTR_TS1_I_reg[0]\ => ol_adec_n_49,
      \IC_REG_N_BTR_TS1_I_reg[1]\ => ol_adec_n_48,
      \IC_REG_RXFP_I2_reg[4]\ => ol_adec_n_44,
      IC_REG_SRR_CEN_I_reg(0) => IC_REG_N_BTR_TS1_I0,
      IC_REG_SRR_CEN_I_reg_0(0) => IC_REG_BRPR_I0,
      IC_REG_SRR_CEN_I_reg_1(0) => IC_REG_MSR_LBACK_I0,
      IC_REG_SRR_SRST => \^ic_reg_srr_srst\,
      IC_REG_SR_BBSY_I => IC_REG_SR_BBSY_I,
      IC_REG_SR_ERRWRN_I => IC_REG_SR_ERRWRN_I,
      IC_REG_TCR_I(27) => IC_REG_TCR_I(1),
      IC_REG_TCR_I(26) => IC_REG_TCR_I(2),
      IC_REG_TCR_I(25) => IC_REG_TCR_I(3),
      IC_REG_TCR_I(24) => IC_REG_TCR_I(4),
      IC_REG_TCR_I(23) => IC_REG_TCR_I(5),
      IC_REG_TCR_I(22) => IC_REG_TCR_I(6),
      IC_REG_TCR_I(21) => IC_REG_TCR_I(7),
      IC_REG_TCR_I(20) => IC_REG_TCR_I(8),
      IC_REG_TCR_I(19) => IC_REG_TCR_I(9),
      IC_REG_TCR_I(18) => IC_REG_TCR_I(10),
      IC_REG_TCR_I(17) => IC_REG_TCR_I(11),
      IC_REG_TCR_I(16) => IC_REG_TCR_I(12),
      IC_REG_TCR_I(15) => IC_REG_TCR_I(13),
      IC_REG_TCR_I(14) => IC_REG_TCR_I(14),
      IC_REG_TCR_I(13) => IC_REG_TCR_I(15),
      IC_REG_TCR_I(12) => IC_REG_TCR_I(17),
      IC_REG_TCR_I(11) => IC_REG_TCR_I(20),
      IC_REG_TCR_I(10) => IC_REG_TCR_I(21),
      IC_REG_TCR_I(9) => IC_REG_TCR_I(22),
      IC_REG_TCR_I(8) => IC_REG_TCR_I(23),
      IC_REG_TCR_I(7) => IC_REG_TCR_I(24),
      IC_REG_TCR_I(6) => IC_REG_TCR_I(25),
      IC_REG_TCR_I(5) => IC_REG_TCR_I(26),
      IC_REG_TCR_I(4) => IC_REG_TCR_I(27),
      IC_REG_TCR_I(3) => IC_REG_TCR_I(28),
      IC_REG_TCR_I(2) => IC_REG_TCR_I(29),
      IC_REG_TCR_I(1) => IC_REG_TCR_I(30),
      IC_REG_TCR_I(0) => IC_REG_TCR_I(31),
      IC_REG_TRR_I(21) => IC_REG_TRR_I(0),
      IC_REG_TRR_I(20) => IC_REG_TRR_I(1),
      IC_REG_TRR_I(19) => IC_REG_TRR_I(2),
      IC_REG_TRR_I(18) => IC_REG_TRR_I(3),
      IC_REG_TRR_I(17) => IC_REG_TRR_I(4),
      IC_REG_TRR_I(16) => IC_REG_TRR_I(5),
      IC_REG_TRR_I(15) => IC_REG_TRR_I(6),
      IC_REG_TRR_I(14) => IC_REG_TRR_I(7),
      IC_REG_TRR_I(13) => IC_REG_TRR_I(8),
      IC_REG_TRR_I(12) => IC_REG_TRR_I(9),
      IC_REG_TRR_I(11) => IC_REG_TRR_I(11),
      IC_REG_TRR_I(10) => IC_REG_TRR_I(12),
      IC_REG_TRR_I(9) => IC_REG_TRR_I(13),
      IC_REG_TRR_I(8) => IC_REG_TRR_I(14),
      IC_REG_TRR_I(7) => IC_REG_TRR_I(16),
      IC_REG_TRR_I(6) => IC_REG_TRR_I(17),
      IC_REG_TRR_I(5) => IC_REG_TRR_I(18),
      IC_REG_TRR_I(4) => IC_REG_TRR_I(19),
      IC_REG_TRR_I(3) => IC_REG_TRR_I(20),
      IC_REG_TRR_I(2) => IC_REG_TRR_I(24),
      IC_REG_TRR_I(1) => IC_REG_TRR_I(25),
      IC_REG_TRR_I(0) => IC_REG_TRR_I(26),
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ => ol_adec_n_25,
      Q(1) => IC_REG_WMR_I_TXE(4),
      Q(0) => IC_REG_WMR_I_TXE(5),
      \RD_DATA_RET[11]_i_3_0\(4 downto 0) => \^ic_reg_rxfp_i2_reg[0]\(4 downto 0),
      \RD_DATA_RET[11]_i_3_1\ => ic_n_232,
      \RD_DATA_RET[11]_i_3_2\ => ic_n_178,
      \RD_DATA_RET[12]_i_4_0\ => ic_n_177,
      \RD_DATA_RET[13]_i_3_0\ => ic_n_176,
      \RD_DATA_RET[14]_i_4_0\ => ic_n_175,
      \RD_DATA_RET[15]_i_4_0\ => ic_n_174,
      \RD_DATA_RET[15]_i_4_1\ => ic_n_254,
      \RD_DATA_RET[17]_i_2_0\(3) => IC_REG_FSR_I(2),
      \RD_DATA_RET[17]_i_2_0\(2) => IC_REG_FSR_I(6),
      \RD_DATA_RET[17]_i_2_0\(1) => IC_REG_FSR_I(7),
      \RD_DATA_RET[17]_i_2_0\(0) => IC_REG_FSR_I(8),
      \RD_DATA_RET[17]_i_2_1\ => ic_n_235,
      \RD_DATA_RET[19]_i_3_0\ => \^ic_reg_sr_snoop_i_reg\,
      \RD_DATA_RET[19]_i_4_0\ => ol_rbmm_n_48,
      \RD_DATA_RET[1]_i_3_0\(21) => IC_REG_AFR(1),
      \RD_DATA_RET[1]_i_3_0\(20) => IC_REG_AFR(2),
      \RD_DATA_RET[1]_i_3_0\(19) => IC_REG_AFR(3),
      \RD_DATA_RET[1]_i_3_0\(18) => IC_REG_AFR(4),
      \RD_DATA_RET[1]_i_3_0\(17) => IC_REG_AFR(5),
      \RD_DATA_RET[1]_i_3_0\(16) => IC_REG_AFR(6),
      \RD_DATA_RET[1]_i_3_0\(15) => IC_REG_AFR(7),
      \RD_DATA_RET[1]_i_3_0\(14) => IC_REG_AFR(8),
      \RD_DATA_RET[1]_i_3_0\(13) => IC_REG_AFR(12),
      \RD_DATA_RET[1]_i_3_0\(12) => IC_REG_AFR(13),
      \RD_DATA_RET[1]_i_3_0\(11) => IC_REG_AFR(14),
      \RD_DATA_RET[1]_i_3_0\(10) => IC_REG_AFR(15),
      \RD_DATA_RET[1]_i_3_0\(9) => IC_REG_AFR(21),
      \RD_DATA_RET[1]_i_3_0\(8) => IC_REG_AFR(22),
      \RD_DATA_RET[1]_i_3_0\(7) => IC_REG_AFR(23),
      \RD_DATA_RET[1]_i_3_0\(6) => IC_REG_AFR(25),
      \RD_DATA_RET[1]_i_3_0\(5) => IC_REG_AFR(26),
      \RD_DATA_RET[1]_i_3_0\(4) => IC_REG_AFR(27),
      \RD_DATA_RET[1]_i_3_0\(3) => IC_REG_AFR(28),
      \RD_DATA_RET[1]_i_3_0\(2) => IC_REG_AFR(29),
      \RD_DATA_RET[1]_i_3_0\(1) => IC_REG_AFR(30),
      \RD_DATA_RET[1]_i_3_0\(0) => IC_REG_AFR(31),
      \RD_DATA_RET[1]_i_3_1\(12 downto 5) => IETCS(30 downto 23),
      \RD_DATA_RET[1]_i_3_1\(4) => IETCS(21),
      \RD_DATA_RET[1]_i_3_1\(3) => IETCS(14),
      \RD_DATA_RET[1]_i_3_1\(2) => IETCS(11),
      \RD_DATA_RET[1]_i_3_1\(1 downto 0) => IETCS(6 downto 5),
      \RD_DATA_RET[1]_i_3_2\(13 downto 6) => IETRS(30 downto 23),
      \RD_DATA_RET[1]_i_3_2\(5) => IETRS(21),
      \RD_DATA_RET[1]_i_3_2\(4) => IETRS(14),
      \RD_DATA_RET[1]_i_3_2\(3) => IETRS(11),
      \RD_DATA_RET[1]_i_3_2\(2 downto 0) => IETRS(7 downto 5),
      \RD_DATA_RET[1]_i_6_0\(6) => IC_REG_FSR_I_F1(2),
      \RD_DATA_RET[1]_i_6_0\(5) => IC_REG_FSR_I_F1(3),
      \RD_DATA_RET[1]_i_6_0\(4) => IC_REG_FSR_I_F1(4),
      \RD_DATA_RET[1]_i_6_0\(3) => IC_REG_FSR_I_F1(5),
      \RD_DATA_RET[1]_i_6_0\(2) => IC_REG_FSR_I_F1(6),
      \RD_DATA_RET[1]_i_6_0\(1) => IC_REG_FSR_I_F1(7),
      \RD_DATA_RET[1]_i_6_0\(0) => IC_REG_FSR_I_F1(8),
      \RD_DATA_RET[20]_i_3_0\(3 downto 0) => \^ic_reg_f_btr_ts2_i_reg[0]\(3 downto 0),
      \RD_DATA_RET[20]_i_3_1\ => ic_n_216,
      \RD_DATA_RET[20]_i_4_0\ => ol_rbmm_n_44,
      \RD_DATA_RET[21]_i_3_0\(2) => IC_REG_WMR_I_F1(3),
      \RD_DATA_RET[21]_i_3_0\(1) => IC_REG_WMR_I_F1(4),
      \RD_DATA_RET[21]_i_3_0\(0) => IC_REG_WMR_I_F1(5),
      \RD_DATA_RET[21]_i_3_1\ => ic_n_173,
      \RD_DATA_RET[21]_i_5_0\(2 downto 0) => \^ic_reg_n_btr_ts2_i_reg[0]\(2 downto 0),
      \RD_DATA_RET[22]_i_3_0\ => ic_n_172,
      \RD_DATA_RET[23]_i_3_0\ => ic_n_171,
      \RD_DATA_RET[24]_i_2\(7 downto 0) => \^ic_reg_n_btr_ts1_i_reg[0]\(7 downto 0),
      \RD_DATA_RET[24]_i_2_0\ => ic_n_193,
      \RD_DATA_RET[24]_i_4_0\ => ic_n_234,
      \RD_DATA_RET[26]_i_5_0\(5) => IC_REG_WMR_I(0),
      \RD_DATA_RET[26]_i_5_0\(4) => IC_REG_WMR_I(1),
      \RD_DATA_RET[26]_i_5_0\(3) => IC_REG_WMR_I(2),
      \RD_DATA_RET[26]_i_5_0\(2) => IC_REG_WMR_I(3),
      \RD_DATA_RET[26]_i_5_0\(1) => IC_REG_WMR_I(4),
      \RD_DATA_RET[26]_i_5_0\(0) => IC_REG_WMR_I(5),
      \RD_DATA_RET[26]_i_7_0\(5) => \IC_REG_FSR_I__0\(11),
      \RD_DATA_RET[26]_i_7_0\(4) => \IC_REG_FSR_I__0\(12),
      \RD_DATA_RET[26]_i_7_0\(3) => \IC_REG_FSR_I__0\(13),
      \RD_DATA_RET[26]_i_7_0\(2) => \IC_REG_FSR_I__0\(14),
      \RD_DATA_RET[26]_i_7_0\(1) => \IC_REG_FSR_I__0\(15),
      \RD_DATA_RET[26]_i_7_0\(0) => \IC_REG_FSR_I__0\(16),
      \RD_DATA_RET[27]_i_3_0\ => ic_n_170,
      \RD_DATA_RET[28]_i_2_0\ => ic_n_169,
      \RD_DATA_RET[29]_i_2_0\ => ic_n_168,
      \RD_DATA_RET[30]_i_2_0\ => ic_n_167,
      \RD_DATA_RET[31]_i_2_0\ => ic_n_102,
      \RD_DATA_RET[9]_i_3_0\(4 downto 2) => IC_REG_SR_TDCV_I(6 downto 4),
      \RD_DATA_RET[9]_i_3_0\(1 downto 0) => IC_REG_SR_TDCV_I(1 downto 0),
      \RD_DATA_RET[9]_i_3_1\ => ic_n_179,
      \RD_DATA_RET_reg[0]_0\(31 downto 0) => \RD_DATA_RET_reg[0]\(31 downto 0),
      \RD_DATA_RET_reg[0]_1\(9) => p_0_in,
      \RD_DATA_RET_reg[0]_1\(8) => p_1_in,
      \RD_DATA_RET_reg[0]_1\(7) => p_2_in,
      \RD_DATA_RET_reg[0]_1\(6) => p_4_in,
      \RD_DATA_RET_reg[0]_1\(5) => p_5_in,
      \RD_DATA_RET_reg[0]_1\(4) => p_6_in,
      \RD_DATA_RET_reg[0]_1\(3) => p_7_in,
      \RD_DATA_RET_reg[0]_1\(2) => p_8_in,
      \RD_DATA_RET_reg[0]_1\(1) => \p_13_in__0\,
      \RD_DATA_RET_reg[0]_1\(0) => \p_14_in__0\,
      \RD_DATA_RET_reg[0]_2\(12 downto 4) => p_11_in(31 downto 23),
      \RD_DATA_RET_reg[0]_2\(3) => p_11_in(21),
      \RD_DATA_RET_reg[0]_2\(2 downto 0) => p_11_in(19 downto 17),
      \RD_DATA_RET_reg[0]_3\ => ol_tbmm_n_89,
      \RD_DATA_RET_reg[0]_4\ => ic_n_259,
      \RD_DATA_RET_reg[10]_0\ => ol_tbmm_n_45,
      \RD_DATA_RET_reg[10]_1\(5) => \IC_REG_FSR_I_F1__0\(11),
      \RD_DATA_RET_reg[10]_1\(4) => \IC_REG_FSR_I_F1__0\(12),
      \RD_DATA_RET_reg[10]_1\(3) => \IC_REG_FSR_I_F1__0\(13),
      \RD_DATA_RET_reg[10]_1\(2) => \IC_REG_FSR_I_F1__0\(14),
      \RD_DATA_RET_reg[10]_1\(1) => \IC_REG_FSR_I_F1__0\(15),
      \RD_DATA_RET_reg[10]_1\(0) => \IC_REG_FSR_I_F1__0\(16),
      \RD_DATA_RET_reg[10]_2\ => ic_n_243,
      \RD_DATA_RET_reg[12]_0\(2 downto 0) => \^ic_reg_f_btr_sjw_i_reg[0]\(3 downto 1),
      \RD_DATA_RET_reg[14]_0\ => ol_tbmm_n_87,
      \RD_DATA_RET_reg[16]_0\(11) => IC_REG_ECR_I(0),
      \RD_DATA_RET_reg[16]_0\(10) => IC_REG_ECR_I(1),
      \RD_DATA_RET_reg[16]_0\(9) => IC_REG_ECR_I(2),
      \RD_DATA_RET_reg[16]_0\(8) => IC_REG_ECR_I(3),
      \RD_DATA_RET_reg[16]_0\(7) => IC_REG_ECR_I(4),
      \RD_DATA_RET_reg[16]_0\(6) => IC_REG_ECR_I(5),
      \RD_DATA_RET_reg[16]_0\(5) => IC_REG_ECR_I(6),
      \RD_DATA_RET_reg[16]_0\(4) => IC_REG_ECR_I(7),
      \RD_DATA_RET_reg[16]_0\(3) => IC_REG_ECR_I(9),
      \RD_DATA_RET_reg[16]_0\(2) => IC_REG_ECR_I(10),
      \RD_DATA_RET_reg[16]_0\(1) => IC_REG_ECR_I(14),
      \RD_DATA_RET_reg[16]_0\(0) => IC_REG_ECR_I(15),
      \RD_DATA_RET_reg[16]_1\(7) => ic_n_279,
      \RD_DATA_RET_reg[16]_1\(6) => ic_n_280,
      \RD_DATA_RET_reg[16]_1\(5) => ic_n_281,
      \RD_DATA_RET_reg[16]_1\(4) => ic_n_282,
      \RD_DATA_RET_reg[16]_1\(3) => ic_n_283,
      \RD_DATA_RET_reg[16]_1\(2 downto 0) => \^ic_reg_iff_en_i_reg[5]\(2 downto 0),
      \RD_DATA_RET_reg[16]_2\ => ic_n_253,
      \RD_DATA_RET_reg[16]_3\ => ol_tbmm_n_86,
      \RD_DATA_RET_reg[17]_0\ => ol_tbmm_n_85,
      \RD_DATA_RET_reg[18]_0\ => ol_rbmm_n_49,
      \RD_DATA_RET_reg[18]_1\(11 downto 10) => \^ic_reg_f_brpr_i_reg[15]\(13 downto 12),
      \RD_DATA_RET_reg[18]_1\(9 downto 7) => \^ic_reg_f_brpr_i_reg[15]\(10 downto 8),
      \RD_DATA_RET_reg[18]_1\(6 downto 0) => \^ic_reg_f_brpr_i_reg[15]\(6 downto 0),
      \RD_DATA_RET_reg[18]_2\ => ic_n_252,
      \RD_DATA_RET_reg[19]_0\ => ic_n_251,
      \RD_DATA_RET_reg[20]_0\ => ol_tbmm_n_84,
      \RD_DATA_RET_reg[21]_0\ => ol_tbmm_n_83,
      \RD_DATA_RET_reg[21]_1\(2) => \IC_REG_FSR_I_TXE__0\(6),
      \RD_DATA_RET_reg[21]_1\(1) => \IC_REG_FSR_I_TXE__0\(7),
      \RD_DATA_RET_reg[21]_1\(0) => \IC_REG_FSR_I_TXE__0\(8),
      \RD_DATA_RET_reg[22]_0\ => ol_tbmm_n_82,
      \RD_DATA_RET_reg[23]_0\ => ol_tbmm_n_81,
      \RD_DATA_RET_reg[24]_0\(1) => p_3_in(7),
      \RD_DATA_RET_reg[24]_0\(0) => p_3_in(0),
      \RD_DATA_RET_reg[24]_1\(1) => \^ic_reg_brpr_i_reg[0]\(7),
      \RD_DATA_RET_reg[24]_1\(0) => \^ic_reg_brpr_i_reg[0]\(5),
      \RD_DATA_RET_reg[24]_2\ => ol_tbmm_n_44,
      \RD_DATA_RET_reg[25]_0\ => ol_tbmm_n_42,
      \RD_DATA_RET_reg[25]_1\(0) => \^ic_reg_msr_sbr_i_reg\(0),
      \RD_DATA_RET_reg[26]_0\ => ol_tbmm_n_43,
      \RD_DATA_RET_reg[26]_1\ => \^ic_reg_msr_dpee_i_reg\,
      \RD_DATA_RET_reg[26]_2\ => ol_tbmm_n_80,
      \RD_DATA_RET_reg[27]_0\(4) => IC_REG_FSR_I_TXE(12),
      \RD_DATA_RET_reg[27]_0\(3) => IC_REG_FSR_I_TXE(13),
      \RD_DATA_RET_reg[27]_0\(2) => IC_REG_FSR_I_TXE(14),
      \RD_DATA_RET_reg[27]_0\(1) => IC_REG_FSR_I_TXE(15),
      \RD_DATA_RET_reg[27]_0\(0) => IC_REG_FSR_I_TXE(16),
      \RD_DATA_RET_reg[27]_1\(4 downto 0) => \^ic_reg_f_btr_ts1_i_reg[0]\(4 downto 0),
      \RD_DATA_RET_reg[30]_0\ => ic_n_97,
      \RD_DATA_RET_reg[30]_1\ => ol_tbmm_n_79,
      \RD_DATA_RET_reg[31]_0\ => ic_n_88,
      \RD_DATA_RET_reg[31]_1\ => ol_tbmm_n_41,
      \RD_DATA_RET_reg[31]_2\ => ol_tbmm_n_78,
      \RD_DATA_RET_reg[8]_0\ => ol_tbmm_n_88,
      \RD_DATA_RET_reg[8]_1\ => ol_tbmm_n_46,
      \RD_DATA_RET_reg[9]_0\(5) => \^ic_reg_n_btr_sjw_i_reg[0]\(6),
      \RD_DATA_RET_reg[9]_0\(4 downto 0) => \^ic_reg_n_btr_sjw_i_reg[0]\(4 downto 0),
      \RD_DATA_RET_reg[9]_1\ => ic_n_233,
      \RD_INDEX_reg[1]\ => ol_adec_n_10,
      \RD_INDEX_reg[2]\ => ol_adec_n_9,
      \RD_INDEX_reg[3]\ => ol_adec_n_8,
      \RD_INDEX_reg[5]\ => ol_tbmm_n_146,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[2]\ => ol_adec_n_56,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[3]\ => ol_adec_n_55,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[4]\ => ol_adec_n_54,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[5]\ => ol_adec_n_53,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[6]\ => ol_adec_n_52,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[7]\ => ol_adec_n_51,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[18]\ => ol_adec_n_42,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[19]\ => ol_adec_n_59,
      \TCR_i_reg[30]\ => ol_adec_n_57,
      TRR_REG_WRITE_PULSE0 => \ol_txreg/TRR_REG_WRITE_PULSE0\,
      \TRR_i_reg[12]\ => ol_adec_n_40,
      doutb(0) => doutb(23),
      p_13_in(10 downto 2) => \^p_13_in\(18 downto 10),
      p_13_in(1 downto 0) => \^p_13_in\(6 downto 5),
      p_51_in => \^p_51_in\,
      p_71_in => p_71_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_wdata(2) => s_axi_wdata(23),
      s_axi_wdata(1) => s_axi_wdata(7),
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[23]\ => ol_adec_n_61,
      \s_axi_wdata[7]\(0) => \tx_event_fifo_cntl/RD_INDEX0\,
      \s_axi_wdata[7]_0\ => ol_adec_n_62,
      s_axi_wready => s_axi_wready
    );
ol_rbmm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm
     port map (
      ACF_VAL_I => ACF_VAL_I,
      ACK_H_reg => \^sr\(0),
      ACK_RX => ACK_RX,
      ACK_RX_T => ACK_RX_T,
      Bus2IP_RNW => Bus2IP_RNW,
      CS_H_D1 => \ol_tac/CS_H_D1\,
      CS_H_D1_1 => \ol_tac_nf/CS_H_D1\,
      CS_H_D1_4 => \ol_tac_rd/CS_H_D1\,
      CS_H_INTERNAL => \ol_tac/CS_H_INTERNAL\,
      CS_H_INTERNAL_3 => \ol_tac_nf/CS_H_INTERNAL\,
      CS_RX => CS_RX,
      CS_RX_T => CS_RX_T,
      D(3) => ADDR_S_SIG_IMM(9),
      D(2) => ADDR_S_SIG_IMM(10),
      D(1) => ADDR_S_SIG_IMM(11),
      D(0) => ADDR_S_SIG_IMM(12),
      E(0) => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/IC_REG_WMR_I20\,
      \FILL_LEVEL_reg[5]\(0) => olglue_n_13,
      \FILL_LEVEL_reg[5]_0\(0) => olglue_n_14,
      \FILL_LEVEL_reg[6]\(6) => IC_REG_FSR_I_F1(2),
      \FILL_LEVEL_reg[6]\(5) => IC_REG_FSR_I_F1(3),
      \FILL_LEVEL_reg[6]\(4) => IC_REG_FSR_I_F1(4),
      \FILL_LEVEL_reg[6]\(3) => IC_REG_FSR_I_F1(5),
      \FILL_LEVEL_reg[6]\(2) => IC_REG_FSR_I_F1(6),
      \FILL_LEVEL_reg[6]\(1) => IC_REG_FSR_I_F1(7),
      \FILL_LEVEL_reg[6]\(0) => IC_REG_FSR_I_F1(8),
      \FILTER_ID_DATA_reg[0]\(31 downto 0) => D(31 downto 0),
      \FSM_sequential_imm_cs[0]_i_2\(0) => IC_REG_AFR(7),
      \FSM_sequential_imm_cs_reg[0]\ => imm_cs(0),
      \FSM_sequential_imm_cs_reg[0]_0\ => ic_n_272,
      \FSM_sequential_imm_cs_reg[0]_1\ => ic_n_274,
      \FSM_sequential_imm_cs_reg[0]_2\ => ic_n_273,
      \FSM_sequential_imm_cs_reg[0]_3\ => olglue_n_11,
      \FSM_sequential_imm_cs_reg[1]\ => imm_cs(1),
      \FSM_sequential_imm_cs_reg[1]_0\ => ol_rbmm_n_63,
      \IC_REG_RXFP_I2_reg[0]\(4 downto 0) => \^ic_reg_rxfp_i2_reg[0]\(4 downto 0),
      \IC_REG_WMR_I2_reg[0]\ => ol_rbmm_n_49,
      \IC_REG_WMR_I2_reg[0]_0\(5) => IC_REG_WMR_I(0),
      \IC_REG_WMR_I2_reg[0]_0\(4) => IC_REG_WMR_I(1),
      \IC_REG_WMR_I2_reg[0]_0\(3) => IC_REG_WMR_I(2),
      \IC_REG_WMR_I2_reg[0]_0\(2) => IC_REG_WMR_I(3),
      \IC_REG_WMR_I2_reg[0]_0\(1) => IC_REG_WMR_I(4),
      \IC_REG_WMR_I2_reg[0]_0\(0) => IC_REG_WMR_I(5),
      \IC_REG_WMR_I2_reg[1]\ => ol_rbmm_n_48,
      \IC_REG_WMR_I2_reg[2]\ => ol_rbmm_n_44,
      \IC_REG_WMR_I2_reg[3]\(2) => IC_REG_WMR_I_F1(3),
      \IC_REG_WMR_I2_reg[3]\(1) => IC_REG_WMR_I_F1(4),
      \IC_REG_WMR_I2_reg[3]\(0) => IC_REG_WMR_I_F1(5),
      ID_MATCH_EN_D2_reg => ID_MATCH_EN_D2,
      ID_MATCH_EN_D2_reg_0 => ol_rbmm_n_62,
      ID_MATCH_EN_OL => ID_MATCH_EN_OL,
      \MATCHED_FILTER_INDEX_reg[0]\ => \^ack_s_sig_imm\,
      \MATCHED_FILTER_INDEX_reg[4]\(4 downto 0) => \MATCHED_FILTER_INDEX_reg[4]\(4 downto 0),
      MATCH_RESULT_FS2_D1 => MATCH_RESULT_FS2_D1,
      MATCH_RESULT_SIG_reg => MATCH_RESULT_SIG_reg,
      MATCH_RESULT_SIG_reg_0 => MATCH_RESULT_SIG_reg_0,
      MATCH_RESULT_TO_BSP0 => MATCH_RESULT_TO_BSP0,
      MATCH_RESULT_TO_BSP_reg => MATCH_RESULT_TO_BSP_reg,
      MATCH_RUNNING_SIG_reg => MATCH_RUNNING_SIG_reg,
      MATCH_RUNNING_SIG_reg_0 => MATCH_RUNNING_SIG_reg_0,
      Q(3) => IC_REG_FSR_I(2),
      Q(2) => IC_REG_FSR_I(6),
      Q(1) => IC_REG_FSR_I(7),
      Q(0) => IC_REG_FSR_I(8),
      \RD_DATA_RET[18]_i_4\(2 downto 0) => \^ic_reg_n_btr_ts2_i_reg[0]\(5 downto 3),
      \RD_DATA_RET[18]_i_4_0\(2) => \IC_REG_FSR_I_TXE__0\(3),
      \RD_DATA_RET[18]_i_4_0\(1) => \IC_REG_FSR_I_TXE__0\(4),
      \RD_DATA_RET[18]_i_4_0\(0) => \IC_REG_FSR_I_TXE__0\(5),
      \RD_DATA_RET[20]_i_7\ => ol_adec_n_65,
      \RD_DATA_RET[20]_i_7_0\ => ol_adec_n_60,
      \RD_DATA_RET_reg[18]\(1 downto 0) => \RD_DATA_RET_reg[0]_0\(13 downto 12),
      \RD_DATA_RET_reg[18]_0\ => ol_adec_n_1,
      \RD_INDEX_reg[1]\(5) => \IC_REG_FSR_I__0\(11),
      \RD_INDEX_reg[1]\(4) => \IC_REG_FSR_I__0\(12),
      \RD_INDEX_reg[1]\(3) => \IC_REG_FSR_I__0\(13),
      \RD_INDEX_reg[1]\(2) => \IC_REG_FSR_I__0\(14),
      \RD_INDEX_reg[1]\(1) => \IC_REG_FSR_I__0\(15),
      \RD_INDEX_reg[1]\(0) => \IC_REG_FSR_I__0\(16),
      \RD_INDEX_reg[1]_0\(5) => \IC_REG_FSR_I_F1__0\(11),
      \RD_INDEX_reg[1]_0\(4) => \IC_REG_FSR_I_F1__0\(12),
      \RD_INDEX_reg[1]_0\(3) => \IC_REG_FSR_I_F1__0\(13),
      \RD_INDEX_reg[1]_0\(2) => \IC_REG_FSR_I_F1__0\(14),
      \RD_INDEX_reg[1]_0\(1) => \IC_REG_FSR_I_F1__0\(15),
      \RD_INDEX_reg[1]_0\(0) => \IC_REG_FSR_I_F1__0\(16),
      \RD_INDEX_reg[6]\ => ol_adec_n_61,
      \RD_INDEX_reg[6]_0\ => \^ic_ipsig_write_i\,
      \RD_INDEX_reg[6]_1\ => ol_adec_n_62,
      \RUNNING_FIFO_ID_LOC_reg_reg[1]\(3) => RUNNING_FIFO_ID_LOC_reg(1),
      \RUNNING_FIFO_ID_LOC_reg_reg[1]\(2) => RUNNING_FIFO_ID_LOC_reg(3),
      \RUNNING_FIFO_ID_LOC_reg_reg[1]\(1) => RUNNING_FIFO_ID_LOC_reg(4),
      \RUNNING_FIFO_ID_LOC_reg_reg[1]\(0) => RUNNING_FIFO_ID_LOC_reg(5),
      \RUNNING_FIFO_ID_LOC_reg_reg[1]_0\ => ol_rbmm_n_66,
      \RUNNING_FIFO_ID_LOC_reg_reg[3]\ => ol_rbmm_n_65,
      \RUNNING_FIFO_ID_LOC_reg_reg[5]\ => ol_rbmm_n_64,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(10) => ol_rbmm_n_113,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(9) => ol_rbmm_n_114,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(8) => ol_rbmm_n_115,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(7) => ol_rbmm_n_116,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(6) => ol_rbmm_n_117,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(5) => ol_rbmm_n_118,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(4) => ol_rbmm_n_119,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(3) => ol_rbmm_n_120,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(2) => ol_rbmm_n_121,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(1) => ol_rbmm_n_122,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(0) => ol_rbmm_n_123,
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(10 downto 0),
      \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(31 downto 21),
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_RXFIFO_WEN => RXE_RXFIFO_WEN,
      RXE_RXFIFO_WEN_FD1 => RXE_RXFIFO_WEN_FD1,
      RXE_RXFIFO_WEN_FD2 => RXE_RXFIFO_WEN_FD2,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg => RXF_FULL_AT_MSG_BOUNDARY,
      RXF_FULL_AT_MSG_BOUNDARY_reg_0 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg_1 => olglue_n_23,
      RXF_FULL_AT_MSG_BOUNDARY_reg_2 => olglue_n_21,
      RXF_FULL_AXI => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_AXI\,
      RXF_FULL_AXI_0 => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXF_FULL_AXI\,
      RXF_FULL_I_reg => OL_RX_FIFO_FULL,
      RXF_FULL_I_reg_0 => OL_RX_FIFO_FULL_F1,
      RXMNF_SET => \^rxmnf_set\,
      RXWM_SET => RXWM_SET,
      RXWM_SET_F1 => RXWM_SET_F1,
      RX_ADDR_M_CC_F1(9 downto 0) => RX_ADDR_M_CC_F1(9 downto 0),
      SR(0) => \^arststages_ff_reg[1]\(0),
      TS_RX_WEN => TS_RX_WEN,
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      VALID_S_SIG_IMM => VALID_S_SIG_IMM,
      ack_s_gate_toggle_reg => ack_s_gate_toggle,
      ack_s_gate_toggle_reg_0 => ack_s_gate_toggle_reg,
      addr_location_incr_count(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/addr_location_incr_count\(4),
      addr_location_incr_count_2(0) => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count\(4),
      \addr_location_incr_count_reg[0]\ => addr_location_incr_count_reg_0_sn_1,
      \addr_location_incr_count_reg[1]\ => ol_rbmm_n_6,
      addrb(1) => addrb(9),
      addrb(0) => addrb(7),
      can_clk => can_clk,
      dest_arst => ol_fifo_rst_n,
      doutb(1 downto 0) => doutb(13 downto 12),
      enb => enb,
      \gen_wr_a.gen_word_narrow.mem_reg\ => ol_tbmm_n_154,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => ol_rbmm_n_50,
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\ => ol_rbmm_n_51,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => ol_tbmm_n_153,
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => ol_tbmm_n_155,
      host_req_reg => host_req_reg,
      \num5_carry__0\(31) => id_for_match_cdc_tig(0),
      \num5_carry__0\(30) => id_for_match_cdc_tig(1),
      \num5_carry__0\(29) => id_for_match_cdc_tig(2),
      \num5_carry__0\(28) => id_for_match_cdc_tig(3),
      \num5_carry__0\(27) => id_for_match_cdc_tig(4),
      \num5_carry__0\(26) => id_for_match_cdc_tig(5),
      \num5_carry__0\(25) => id_for_match_cdc_tig(6),
      \num5_carry__0\(24) => id_for_match_cdc_tig(7),
      \num5_carry__0\(23) => id_for_match_cdc_tig(8),
      \num5_carry__0\(22) => id_for_match_cdc_tig(9),
      \num5_carry__0\(21) => id_for_match_cdc_tig(10),
      \num5_carry__0\(20) => id_for_match_cdc_tig(11),
      \num5_carry__0\(19) => id_for_match_cdc_tig(12),
      \num5_carry__0\(18) => id_for_match_cdc_tig(13),
      \num5_carry__0\(17) => id_for_match_cdc_tig(14),
      \num5_carry__0\(16) => id_for_match_cdc_tig(15),
      \num5_carry__0\(15) => id_for_match_cdc_tig(16),
      \num5_carry__0\(14) => id_for_match_cdc_tig(17),
      \num5_carry__0\(13) => id_for_match_cdc_tig(18),
      \num5_carry__0\(12) => id_for_match_cdc_tig(19),
      \num5_carry__0\(11) => id_for_match_cdc_tig(20),
      \num5_carry__0\(10) => id_for_match_cdc_tig(21),
      \num5_carry__0\(9) => id_for_match_cdc_tig(22),
      \num5_carry__0\(8) => id_for_match_cdc_tig(23),
      \num5_carry__0\(7) => id_for_match_cdc_tig(24),
      \num5_carry__0\(6) => id_for_match_cdc_tig(25),
      \num5_carry__0\(5) => id_for_match_cdc_tig(26),
      \num5_carry__0\(4) => id_for_match_cdc_tig(27),
      \num5_carry__0\(3) => id_for_match_cdc_tig(28),
      \num5_carry__0\(2) => id_for_match_cdc_tig(29),
      \num5_carry__0\(1) => id_for_match_cdc_tig(30),
      \num5_carry__0\(0) => id_for_match_cdc_tig(31),
      \num_reg_reg[3]\ => ol_rbmm_n_74,
      \num_reg_reg[4]\(4 downto 0) => \GEN_IMM.ol_imm/num_reg\(4 downto 0),
      \out\ => BSP_IN_EOF_OL,
      pr1_rd_req0 => \ol_tac_rd/pr1_rd_req0\,
      pr1_rd_req_reg => ol_adec_n_25,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(16 downto 12) => s_axi_wdata(20 downto 16),
      s_axi_wdata(11 downto 6) => s_axi_wdata(13 downto 8),
      s_axi_wdata(5 downto 0) => s_axi_wdata(5 downto 0),
      \wr_index_i_reg[1]\ => \wr_index_i_reg[1]\,
      \wr_index_i_reg[1]_0\ => \wr_index_i_reg[1]_0\,
      \wr_index_i_reg[6]\(0) => Q(0),
      \wr_index_i_reg[6]_0\(0) => \wr_index_i_reg[6]\(0),
      \wr_index_i_reg[6]_1\(0) => \wr_index_i_reg[6]_0\(0),
      \wr_index_i_reg[6]_2\(0) => \wr_index_i_reg[6]_1\(0),
      \wr_index_id_loc_reg[0]\(9 downto 1) => RX_ADDR_M_CC(12 downto 4),
      \wr_index_id_loc_reg[0]\(0) => RX_ADDR_M_CC(2),
      \wr_index_id_loc_reg[9]\(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_id_loc_reg\(9)
    );
ol_tbmm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm
     port map (
      ACK_CR => ACK_CR,
      ACK_H_reg => ol_tbmm_n_41,
      ACK_H_reg_0 => ol_tbmm_n_46,
      ACK_H_reg_1 => ol_tbmm_n_90,
      ACK_RX => ACK_RX,
      ACK_RX_T => ACK_RX_T,
      ACK_S_SIG_IMM => \^ack_s_sig_imm\,
      ACK_TX_RD => ACK_TX_RD,
      ACK_TX_WR => ACK_TX_WR,
      ADDR_M_CC(9 downto 0) => ADDR_M_CC(9 downto 0),
      \ADDR_RET_reg[12]\ => ol_tbmm_n_43,
      BUFFER_LOCKED_D1_reg => \^msg_on_can_bus_axi_d1\,
      Bus2IP_RNW => Bus2IP_RNW,
      CANCEL_CONFIRMED_OL_D1_SIG_reg => CANCEL_CONFIRMED_OL_D1,
      CS_H0 => CS_H0,
      CS_H00_out => CS_H00_out,
      CS_H_D1 => \ol_tac_rd/CS_H_D1\,
      D(16) => RD_DATA(1),
      D(15) => RD_DATA(2),
      D(14) => RD_DATA(3),
      D(13) => RD_DATA(4),
      D(12) => RD_DATA(5),
      D(11) => RD_DATA(6),
      D(10) => RD_DATA(7),
      D(9) => RD_DATA(9),
      D(8) => RD_DATA(11),
      D(7) => RD_DATA(12),
      D(6) => RD_DATA(13),
      D(5) => RD_DATA(15),
      D(4) => RD_DATA(18),
      D(3) => RD_DATA(19),
      D(2) => RD_DATA(27),
      D(1) => RD_DATA(28),
      D(0) => RD_DATA(29),
      E(0) => \tx_event_fifo_cntl/IC_REG_WMR_I20\,
      \FILL_LEVEL_reg[2]\ => ol_tbmm_n_146,
      \FILL_LEVEL_reg[4]\(0) => olglue_n_10,
      \FILL_LEVEL_reg[5]\(5) => \IC_REG_FSR_I_TXE__0\(3),
      \FILL_LEVEL_reg[5]\(4) => \IC_REG_FSR_I_TXE__0\(4),
      \FILL_LEVEL_reg[5]\(3) => \IC_REG_FSR_I_TXE__0\(5),
      \FILL_LEVEL_reg[5]\(2) => \IC_REG_FSR_I_TXE__0\(6),
      \FILL_LEVEL_reg[5]\(1) => \IC_REG_FSR_I_TXE__0\(7),
      \FILL_LEVEL_reg[5]\(0) => \IC_REG_FSR_I_TXE__0\(8),
      \FSM_sequential_tbs_cs_reg[0]\ => tbs_running_sig,
      \FSM_sequential_tbs_cs_reg[1]\(1 downto 0) => \FSM_sequential_tbs_cs_reg[1]\(1 downto 0),
      \IC_REG_BRPR_I_reg[1]\ => ol_tbmm_n_42,
      \IC_REG_ECR_I_reg[8]\ => ol_tbmm_n_44,
      \IC_REG_IECRS_I_reg[3]\ => \IC_REG_IECRS_I_reg[3]\,
      \IC_REG_IECRS_I_reg[8]\ => \IC_REG_IECRS_I_reg[8]\,
      IC_REG_ISR_TXCRS_I_i_3(31 downto 0) => IETCS(31 downto 0),
      IC_REG_ISR_TXTRS_I_i_3(31 downto 0) => IETRS(31 downto 0),
      IC_REG_TCR_I(0 to 31) => IC_REG_TCR_I(0 to 31),
      IC_SYNC_ISR_MSGLST_TXE => \^ic_sync_isr_msglst_txe\,
      IC_SYNC_ISR_MSGLST_reg => IC_SYNC_ISR_MSGLST_reg,
      INDEX_VALID_SIG_reg => index_valid_sig,
      INDEX_VALID_SIG_reg_0 => INDEX_VALID_SIG_reg,
      MSG_DONE_FROM_BSP => MSG_DONE_FROM_BSP,
      \MULTI_BIT.s_level_out_bus_d5_reg[0]\ => \^sr\(0),
      Q(1) => IC_REG_WMR_I_TXE(4),
      Q(0) => IC_REG_WMR_I_TXE(5),
      \RD_DATA_RET_reg[0]\(29 downto 12) => \RD_DATA_RET_reg[0]_0\(31 downto 14),
      \RD_DATA_RET_reg[0]\(11 downto 0) => \RD_DATA_RET_reg[0]_0\(11 downto 0),
      \RD_DATA_RET_reg[10]\ => ol_adec_n_15,
      \RD_DATA_RET_reg[11]\ => ol_adec_n_47,
      \RD_DATA_RET_reg[12]\(1 downto 0) => IC_REG_SR_TDCV_I(3 downto 2),
      \RD_DATA_RET_reg[12]_0\ => ol_adec_n_13,
      \RD_DATA_RET_reg[12]_1\ => ol_adec_n_46,
      \RD_DATA_RET_reg[13]\ => ol_adec_n_45,
      \RD_DATA_RET_reg[15]\(0) => \p_3_in__0\,
      \RD_DATA_RET_reg[15]_0\ => ol_adec_n_11,
      \RD_DATA_RET_reg[15]_1\ => ol_adec_n_44,
      \RD_DATA_RET_reg[18]\ => ol_rbmm_n_51,
      \RD_DATA_RET_reg[18]_0\ => ol_adec_n_42,
      \RD_DATA_RET_reg[18]_1\ => ol_adec_n_58,
      \RD_DATA_RET_reg[19]\ => ol_rbmm_n_50,
      \RD_DATA_RET_reg[19]_0\ => ol_adec_n_59,
      \RD_DATA_RET_reg[19]_1\ => ol_adec_n_40,
      \RD_DATA_RET_reg[1]\ => ol_adec_n_1,
      \RD_DATA_RET_reg[1]_0\ => ol_adec_n_57,
      \RD_DATA_RET_reg[1]_1\ => ol_adec_n_41,
      \RD_DATA_RET_reg[24]\(3) => IC_REG_ECR_I(8),
      \RD_DATA_RET_reg[24]\(2) => IC_REG_ECR_I(11),
      \RD_DATA_RET_reg[24]\(1) => IC_REG_ECR_I(12),
      \RD_DATA_RET_reg[24]\(0) => IC_REG_ECR_I(13),
      \RD_DATA_RET_reg[24]_0\ => ol_adec_n_5,
      \RD_DATA_RET_reg[24]_1\ => ol_adec_n_49,
      \RD_DATA_RET_reg[25]\ => ol_adec_n_48,
      \RD_DATA_RET_reg[25]_0\ => ol_adec_n_6,
      \RD_DATA_RET_reg[25]_1\(0) => \^ic_reg_brpr_i_reg[0]\(6),
      \RD_DATA_RET_reg[27]\ => ol_adec_n_4,
      \RD_DATA_RET_reg[27]_0\ => ol_adec_n_10,
      \RD_DATA_RET_reg[27]_1\ => ic_n_100,
      \RD_DATA_RET_reg[28]\ => ol_adec_n_9,
      \RD_DATA_RET_reg[28]_0\ => ic_n_99,
      \RD_DATA_RET_reg[29]\ => ol_adec_n_8,
      \RD_DATA_RET_reg[29]_0\ => ic_n_98,
      \RD_DATA_RET_reg[2]\ => ol_adec_n_56,
      \RD_DATA_RET_reg[3]\ => ol_adec_n_55,
      \RD_DATA_RET_reg[4]\ => ol_adec_n_54,
      \RD_DATA_RET_reg[5]\ => ol_adec_n_53,
      \RD_DATA_RET_reg[6]\ => ol_adec_n_52,
      \RD_DATA_RET_reg[7]\ => ol_adec_n_51,
      \RD_DATA_RET_reg[9]\ => ol_adec_n_50,
      \RD_DATA_S_D1_reg[0]\(31 downto 0) => D(31 downto 0),
      \RD_INDEX_reg[1]\(4) => IC_REG_FSR_I_TXE(12),
      \RD_INDEX_reg[1]\(3) => IC_REG_FSR_I_TXE(13),
      \RD_INDEX_reg[1]\(2) => IC_REG_FSR_I_TXE(14),
      \RD_INDEX_reg[1]\(1) => IC_REG_FSR_I_TXE(15),
      \RD_INDEX_reg[1]\(0) => IC_REG_FSR_I_TXE(16),
      \RD_INDEX_reg[5]\(0) => \tx_event_fifo_cntl/RD_INDEX0\,
      \RUNNING_ID_LOC_reg_reg[0]\ => ol_tbmm_n_155,
      \RUNNING_ID_LOC_reg_reg[2]\ => ol_tbmm_n_154,
      RXF_FULL_AXI => \tx_event_fifo_cntl/RXF_FULL_AXI\,
      RXF_FULL_I_reg => RXF_FULL_I_reg,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ => \^ic_reg_msr_dar_i_reg\,
      SR(0) => \^arststages_ff_reg[1]\(0),
      \TCR_i_reg[0]\ => ol_adec_n_78,
      TRR_REG_WRITE_PULSE => TRR_REG_WRITE_PULSE,
      TRR_REG_WRITE_PULSE0 => \ol_txreg/TRR_REG_WRITE_PULSE0\,
      \TRR_i_D1_reg[23]\ => \TRR_i_D1_reg[23]\,
      \TRR_i_D1_reg[28]\ => \TRR_i_D1_reg[28]\,
      \TRR_i_reg[0]\ => olglue_n_17,
      \TRR_i_reg[13]\ => \TRR_i_reg[13]\,
      \TRR_i_reg[13]_0\ => \TRR_i_reg[13]_0\,
      \TRR_i_reg[31]\(30) => IC_REG_TRR_I(0),
      \TRR_i_reg[31]\(29) => IC_REG_TRR_I(1),
      \TRR_i_reg[31]\(28) => IC_REG_TRR_I(2),
      \TRR_i_reg[31]\(27) => IC_REG_TRR_I(3),
      \TRR_i_reg[31]\(26) => IC_REG_TRR_I(4),
      \TRR_i_reg[31]\(25) => IC_REG_TRR_I(5),
      \TRR_i_reg[31]\(24) => IC_REG_TRR_I(6),
      \TRR_i_reg[31]\(23) => IC_REG_TRR_I(7),
      \TRR_i_reg[31]\(22) => IC_REG_TRR_I(8),
      \TRR_i_reg[31]\(21) => IC_REG_TRR_I(9),
      \TRR_i_reg[31]\(20) => IC_REG_TRR_I(11),
      \TRR_i_reg[31]\(19) => IC_REG_TRR_I(12),
      \TRR_i_reg[31]\(18) => IC_REG_TRR_I(13),
      \TRR_i_reg[31]\(17) => IC_REG_TRR_I(14),
      \TRR_i_reg[31]\(16) => IC_REG_TRR_I(15),
      \TRR_i_reg[31]\(15) => IC_REG_TRR_I(16),
      \TRR_i_reg[31]\(14) => IC_REG_TRR_I(17),
      \TRR_i_reg[31]\(13) => IC_REG_TRR_I(18),
      \TRR_i_reg[31]\(12) => IC_REG_TRR_I(19),
      \TRR_i_reg[31]\(11) => IC_REG_TRR_I(20),
      \TRR_i_reg[31]\(10) => IC_REG_TRR_I(21),
      \TRR_i_reg[31]\(9) => IC_REG_TRR_I(22),
      \TRR_i_reg[31]\(8) => IC_REG_TRR_I(23),
      \TRR_i_reg[31]\(7) => IC_REG_TRR_I(24),
      \TRR_i_reg[31]\(6) => IC_REG_TRR_I(25),
      \TRR_i_reg[31]\(5) => IC_REG_TRR_I(26),
      \TRR_i_reg[31]\(4) => IC_REG_TRR_I(27),
      \TRR_i_reg[31]\(3) => IC_REG_TRR_I(28),
      \TRR_i_reg[31]\(2) => IC_REG_TRR_I(29),
      \TRR_i_reg[31]\(1) => IC_REG_TRR_I(30),
      \TRR_i_reg[31]\(0) => IC_REG_TRR_I(31),
      TS_RX_WDATA_F1(20 downto 0) => TS_RX_WDATA_F1(20 downto 0),
      TS_RX_WEN => TS_RX_WEN,
      TXEWM_SET => TXEWM_SET,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      \TXE_DATA_TS_reg[7]\(0) => \TXE_DATA_TS_reg[7]\(0),
      TXE_MSGVAL_D1_reg => TXE_MSGVAL_D1,
      TXE_MSGVAL_D2_reg => TXE_MSGVAL_D2,
      TXE_MSGVAL_FD1 => TXE_MSGVAL_FD1,
      TXE_MSGVAL_FD2 => TXE_MSGVAL_FD2,
      VALID_S_SIG_IMM => VALID_S_SIG_IMM,
      addr_location_incr_count_reg(0) => addr_location_incr_count_reg(0),
      \addr_location_incr_count_reg[0]\(0) => \addr_location_incr_count_reg[0]_0\(0),
      \addr_location_incr_count_reg[4]\ => \addr_location_incr_count_reg[4]\,
      addr_location_incr_count_reg_0 => addr_location_incr_count_reg_0,
      addra(10 downto 0) => addra(10 downto 0),
      addrb(7) => addrb(8),
      addrb(6 downto 0) => addrb(6 downto 0),
      can_clk => can_clk,
      dest_arst => ol_fifo_rst_n,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(28 downto 21) => doutb(31 downto 24),
      doutb(20 downto 12) => doutb(22 downto 14),
      doutb(11 downto 0) => doutb(11 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => ol_tbmm_n_78,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => ol_tbmm_n_79,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => ol_tbmm_n_45,
      \gen_wr_a.gen_word_narrow.mem_reg_10\ => ol_tbmm_n_89,
      \gen_wr_a.gen_word_narrow.mem_reg_11\(9 downto 0) => \^addr_ret_reg[2]\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_12\(3) => ADDR_S_SIG_IMM(9),
      \gen_wr_a.gen_word_narrow.mem_reg_12\(2) => ADDR_S_SIG_IMM(10),
      \gen_wr_a.gen_word_narrow.mem_reg_12\(1) => ADDR_S_SIG_IMM(11),
      \gen_wr_a.gen_word_narrow.mem_reg_12\(0) => ADDR_S_SIG_IMM(12),
      \gen_wr_a.gen_word_narrow.mem_reg_13\ => ol_rbmm_n_62,
      \gen_wr_a.gen_word_narrow.mem_reg_14\(3) => RUNNING_FIFO_ID_LOC_reg(1),
      \gen_wr_a.gen_word_narrow.mem_reg_14\(2) => RUNNING_FIFO_ID_LOC_reg(3),
      \gen_wr_a.gen_word_narrow.mem_reg_14\(1) => RUNNING_FIFO_ID_LOC_reg(4),
      \gen_wr_a.gen_word_narrow.mem_reg_14\(0) => RUNNING_FIFO_ID_LOC_reg(5),
      \gen_wr_a.gen_word_narrow.mem_reg_15\ => ol_rbmm_n_63,
      \gen_wr_a.gen_word_narrow.mem_reg_16\ => ol_rbmm_n_64,
      \gen_wr_a.gen_word_narrow.mem_reg_17\ => ol_rbmm_n_65,
      \gen_wr_a.gen_word_narrow.mem_reg_18\ => ol_rbmm_n_66,
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\ => ol_tbmm_n_88,
      \gen_wr_a.gen_word_narrow.mem_reg_1_1\(9 downto 1) => RX_ADDR_M_CC(12 downto 4),
      \gen_wr_a.gen_word_narrow.mem_reg_1_1\(0) => RX_ADDR_M_CC(2),
      \gen_wr_a.gen_word_narrow.mem_reg_1_2\(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_id_loc_reg\(9),
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\ => ol_rbmm_n_6,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(10) => ol_rbmm_n_113,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(9) => ol_rbmm_n_114,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(8) => ol_rbmm_n_115,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(7) => ol_rbmm_n_116,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(6) => ol_rbmm_n_117,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(5) => ol_rbmm_n_118,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(4) => ol_rbmm_n_119,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(3) => ol_rbmm_n_120,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(2) => ol_rbmm_n_121,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(1) => ol_rbmm_n_122,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(0) => ol_rbmm_n_123,
      \gen_wr_a.gen_word_narrow.mem_reg_1_5\(31 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => ol_tbmm_n_80,
      \gen_wr_a.gen_word_narrow.mem_reg_3\ => ol_tbmm_n_81,
      \gen_wr_a.gen_word_narrow.mem_reg_4\ => ol_tbmm_n_82,
      \gen_wr_a.gen_word_narrow.mem_reg_5\ => ol_tbmm_n_83,
      \gen_wr_a.gen_word_narrow.mem_reg_6\ => ol_tbmm_n_84,
      \gen_wr_a.gen_word_narrow.mem_reg_7\ => ol_tbmm_n_85,
      \gen_wr_a.gen_word_narrow.mem_reg_8\ => ol_tbmm_n_86,
      \gen_wr_a.gen_word_narrow.mem_reg_9\ => ol_tbmm_n_87,
      host_wr_req_reg => ol_adec_n_25,
      invalidate_buffer_i => invalidate_buffer_i,
      invalidate_buffer_reg => invalidate_buffer_reg,
      \out\ => CANCEL_CONFIRMED_OL,
      postpone_flag => postpone_flag,
      postpone_flag_2_reg => postpone_flag_2,
      postpone_flag_2_reg_0 => postpone_flag_2_reg,
      postpone_flag_2_reg_1 => postpone_flag_2_reg_0,
      postpone_flag_reg => postpone_flag_reg,
      pr1_rd_req0 => \ol_tac_rd/pr1_rd_req0\,
      pr1_rd_req_reg => pr1_rd_req_reg,
      pr1_rd_req_reg_0 => ol_tbmm_n_153,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      src_in => src_in,
      trigger_next_round => trigger_next_round,
      \txe_id_data_i_reg[0]\(31 downto 0) => \txe_id_data_i_reg[0]\(31 downto 0),
      wea(0) => wea(0),
      winning_or_locked_index_cancel_req_reg => \^winning_or_locked_index_cancel_req_reg\
    );
olglue: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue
     port map (
      BSP_IN_EOF => BSP_IN_EOF,
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      BSP_IN_IFSPACE_OL => BSP_IN_IFSPACE_OL,
      CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      CO(0) => CO(0),
      E_RST_I_reg_0 => \^sr\(0),
      E_RST_I_reg_1(0) => olglue_n_10,
      E_RST_I_reg_2(0) => olglue_n_13,
      E_RST_I_reg_3(0) => olglue_n_14,
      E_RST_I_reg_4 => olglue_n_17,
      G_RST_SRST_CEN_I0 => G_RST_SRST_CEN_I0,
      IC_REG_SRR_CEN_I => \^ic_reg_srr_cen_i\,
      IC_REG_SRR_SRST => \^ic_reg_srr_srst\,
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_FS_D1 => ID_MATCH_EN_FS_D1,
      ID_MATCH_EN_FS_D1_reg_0 => olglue_n_11,
      ID_MATCH_EN_OL => ID_MATCH_EN_OL,
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      MSG_ON_CAN_BUS_AXI => MSG_ON_CAN_BUS_AXI,
      MSG_ON_CAN_BUS_OL_D1 => MSG_ON_CAN_BUS_OL_D1,
      RXE_FDF_I => RXE_FDF_I,
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_RXMSG_INVAL_F0 => RXE_RXMSG_INVAL_F0,
      RXE_RXMSG_INVAL_F1 => RXE_RXMSG_INVAL_F1,
      RXF_FULL_AXI => \tx_event_fifo_cntl/RXF_FULL_AXI\,
      RXF_FULL_AXI_1 => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_AXI\,
      RXF_FULL_AXI_2 => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXF_FULL_AXI\,
      RXMNF_SET => \^rxmnf_set\,
      S(0) => S(0),
      \SINGLE_BIT.s_level_out_d4_reg\ => BSP_IN_EOF_OL,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \out\,
      \SINGLE_BIT.s_level_out_d4_reg_1\ => MSG_ON_CAN_BUS_OL,
      \SINGLE_BIT.s_level_out_d4_reg_2\ => olglue_n_16,
      SR(0) => IC_REG_TSR_I,
      SYNC_RST_TL => SYNC_RST_TL,
      \TRR_i_reg[0]\ => \^ic_reg_sr_snoop_i_reg\,
      TS_RX_WEN => TS_RX_WEN,
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      addr_location_incr_count(0) => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count\(4),
      addr_location_incr_count_0(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/addr_location_incr_count\(4),
      \arststages_ff_reg[1]\ => dest_arst,
      \arststages_ff_reg[1]_0\ => \arststages_ff_reg[1]_0\,
      \arststages_ff_reg[1]_1\ => olglue_n_21,
      \arststages_ff_reg[1]_2\ => olglue_n_23,
      \arststages_ff_reg[1]_3\(0) => \^arststages_ff_reg[1]\(0),
      can_clk => can_clk,
      can_phy_rx => can_phy_rx,
      can_phy_rx_0 => can_phy_rx_0,
      dest_arst => ol_fifo_rst_n,
      dest_rst => dest_rst,
      \out\ => CANCEL_CONFIRMED_OL,
      s_axi_aclk => s_axi_aclk,
      src_arst => src_arst,
      sync_tl_rst_n_d2_reg_0 => sync_tl_rst_n_d2_reg,
      \syncstages_ff_reg[3]\ => \syncstages_ff_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cantop is
  port (
    E_RST_I_reg : out STD_LOGIC;
    E_DATA_ACK : out STD_LOGIC;
    wea : out STD_LOGIC_VECTOR ( 0 to 0 );
    enb : out STD_LOGIC;
    host_req_reg : out STD_LOGIC;
    ip2bus_intrevent : out STD_LOGIC;
    Bus2IP_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    RX_ADDR_M_CC_F1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pr1_rd_req_reg : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \RD_DATA_RET_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ena : out STD_LOGIC;
    TXE_TX_REN_D1_reg : out STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDR_M_CC : out STD_LOGIC_VECTOR ( 9 downto 0 );
    can_phy_tx : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    can_clk_x2 : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    Bus2IP_CS : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RD_DATA_RET_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dest_rst : in STD_LOGIC;
    can_phy_rx : in STD_LOGIC;
    \ADDR_RET_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \TXE_DLC_I_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cantop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cantop is
  signal ACK_S_SIG_IMM : STD_LOGIC;
  signal BIS_HSYNC_FLG_I : STD_LOGIC;
  signal BIS_HSYNC_FLG_I_i_1_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_1_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_ACK_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_CRC_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_F_BIT_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_F_CRC_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_F_FRM_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_F_STUFF_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_STUFF_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IN_EOF : STD_LOGIC;
  signal BSP_IN_ID_STATE : STD_LOGIC;
  signal BSP_IN_IFSPACE : STD_LOGIC;
  signal BSP_IN_IFSPACE_OL : STD_LOGIC;
  signal BSP_TXBIT_D1_i_1_n_0 : STD_LOGIC;
  signal BSP_TXBIT_FD : STD_LOGIC;
  signal BSP_TXBIT_FD_i_1_n_0 : STD_LOGIC;
  signal BSP_TXBIT_I : STD_LOGIC;
  signal BTL_RXBIT : STD_LOGIC;
  signal BTL_RXBIT_I_i_1_n_0 : STD_LOGIC;
  signal BTL_SAMP_EN : STD_LOGIC;
  signal BTL_SAMP_EN_FD1 : STD_LOGIC;
  signal BTL_SAMP_EN_FD2 : STD_LOGIC;
  signal BUFFER_IS_READY : STD_LOGIC;
  signal CANCEL_CONFIRMED_TL2OL_I_i_1_n_0 : STD_LOGIC;
  signal CANCEL_OR_INVALIDATE_BUFFER_OL2TL : STD_LOGIC;
  signal CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : STD_LOGIC;
  signal CAN_PHY_RX_I1 : STD_LOGIC;
  signal CAN_PHY_RX_I_NEG_FLOP : STD_LOGIC;
  signal CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_1_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X2_i_1_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_i_1_n_0 : STD_LOGIC;
  signal CLKM_EN : STD_LOGIC;
  signal HSYNC_FLG_I_i_1_n_0 : STD_LOGIC;
  signal IC_IPSIG_WRITE_I : STD_LOGIC;
  signal IC_REG_BRPR : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IC_REG_ESR_ACKER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_BERR_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_CRCER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_FMER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_F_BERR_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_F_CRCER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_F_FMER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_F_STER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_STER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_F_BRPR : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IC_REG_F_BRPR_TDCOFF : STD_LOGIC_VECTOR ( 0 to 5 );
  signal IC_REG_F_BRPR_TDC_EN : STD_LOGIC;
  signal IC_REG_F_BTR_SJW : STD_LOGIC_VECTOR ( 0 to 3 );
  signal IC_REG_F_BTR_TS1 : STD_LOGIC_VECTOR ( 0 to 4 );
  signal IC_REG_F_BTR_TS2 : STD_LOGIC_VECTOR ( 0 to 3 );
  signal IC_REG_IFF_EN : STD_LOGIC_VECTOR ( 5 to 7 );
  signal IC_REG_ISR_ARBLST_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_BSFRD_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_BSOFF_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_ERROR_I10_out : STD_LOGIC;
  signal IC_REG_ISR_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_MSGLST_I_F1_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_MSGLST_I_TXE_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_MSGLST_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_PEE_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_RXMNF_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_RXOK_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_RXWM_I_F1_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_RXWM_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_SLEEP_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXEWM_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXOK_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_WKUP_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_MSR_BRSD : STD_LOGIC;
  signal IC_REG_MSR_DAR : STD_LOGIC;
  signal IC_REG_MSR_DPEE : STD_LOGIC;
  signal IC_REG_MSR_LBACK : STD_LOGIC;
  signal IC_REG_MSR_SBR_I_i_2_n_0 : STD_LOGIC;
  signal IC_REG_MSR_SLEEP : STD_LOGIC;
  signal IC_REG_MSR_SNOOP : STD_LOGIC;
  signal IC_REG_N_BTR_SJW : STD_LOGIC_VECTOR ( 0 to 6 );
  signal IC_REG_N_BTR_TS1 : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IC_REG_N_BTR_TS2 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal IC_REG_SBR : STD_LOGIC;
  signal IC_REG_SRR_CEN_I : STD_LOGIC;
  signal IC_REG_SRR_CEN_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_SRR_SRST : STD_LOGIC;
  signal IC_REG_SRR_SRST_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_SR_TDCV : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal IC_REG_WMR_RXFP : STD_LOGIC_VECTOR ( 0 to 4 );
  signal IC_SYNC_ECR : STD_LOGIC_VECTOR ( 0 to 15 );
  signal IC_SYNC_ECR_ACK : STD_LOGIC;
  signal IC_SYNC_ECR_WEN : STD_LOGIC;
  signal IC_SYNC_ESR_ACKER : STD_LOGIC;
  signal IC_SYNC_ESR_BERR : STD_LOGIC;
  signal IC_SYNC_ESR_CRCER : STD_LOGIC;
  signal IC_SYNC_ESR_FMER : STD_LOGIC;
  signal IC_SYNC_ESR_F_BERR : STD_LOGIC;
  signal IC_SYNC_ESR_F_CRCER : STD_LOGIC;
  signal IC_SYNC_ESR_F_FMER : STD_LOGIC;
  signal IC_SYNC_ESR_F_STER : STD_LOGIC;
  signal IC_SYNC_ESR_STER : STD_LOGIC;
  signal IC_SYNC_ISR_ARBLST : STD_LOGIC;
  signal IC_SYNC_ISR_BSOFF : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST_F1 : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST_F1_i_1_n_0 : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST_TXE : STD_LOGIC;
  signal \IC_SYNC_ISR_MSGLST_i_1__0_n_0\ : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST_i_1_n_0 : STD_LOGIC;
  signal IC_SYNC_ISR_RXOK : STD_LOGIC;
  signal IC_SYNC_ISR_TXOK : STD_LOGIC;
  signal IC_SYNC_SR_BIDLE : STD_LOGIC;
  signal IC_SYNC_SR_BSFR : STD_LOGIC;
  signal IC_SYNC_SR_ERRWRN : STD_LOGIC;
  signal IC_SYNC_SR_ESTAT : STD_LOGIC_VECTOR ( 1 to 1 );
  signal IC_SYNC_SR_LBACK : STD_LOGIC;
  signal IC_SYNC_SR_PEE : STD_LOGIC;
  signal IC_SYNC_SR_RSTST : STD_LOGIC;
  signal IC_SYNC_SR_SLEEP : STD_LOGIC;
  signal IC_SYNC_TSR_WEN : STD_LOGIC;
  signal IC_TIMESTAMP_RST : STD_LOGIC;
  signal IC_TIMESTAMP_RST_i_1_n_0 : STD_LOGIC;
  signal ID_FOR_MATCH : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ID_MATCH_EN : STD_LOGIC;
  signal ID_MATCH_EN_i_1_n_0 : STD_LOGIC;
  signal ID_MATCH_EN_i_2_n_0 : STD_LOGIC;
  signal IFF6_EN_FS2 : STD_LOGIC;
  signal IFF_EN_FS2 : STD_LOGIC;
  signal INDEX_VALID_SIG_i_1_n_0 : STD_LOGIC;
  signal MATCHED_FILTER_INDEX : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal MATCH_RESULT : STD_LOGIC;
  signal MATCH_RESULT_SIG_i_1_n_0 : STD_LOGIC;
  signal MATCH_RUNNING_SIG_i_1_n_0 : STD_LOGIC;
  signal MSG_ON_CAN_BUS : STD_LOGIC;
  signal MSG_ON_CAN_BUS_AXI_D1 : STD_LOGIC;
  signal MSG_ON_CAN_BUS_i_1_n_0 : STD_LOGIC;
  signal MSR_LBACK_FS2 : STD_LOGIC;
  signal MSR_SNOOP_FS2 : STD_LOGIC;
  signal OL_FIFO_RST : STD_LOGIC;
  signal OL_RX_FIFO_FULL : STD_LOGIC;
  signal OL_RX_FIFO_FULL_F1 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal RXE_BRS_I_i_1_n_0 : STD_LOGIC;
  signal RXE_DOUT : STD_LOGIC_VECTOR ( 0 to 31 );
  signal RXE_ESI_I_i_1_n_0 : STD_LOGIC;
  signal RXE_FDF_I_i_1_n_0 : STD_LOGIC;
  signal RXE_IC_RXOK_I_i_1_n_0 : STD_LOGIC;
  signal RXE_IDE_I_i_1_n_0 : STD_LOGIC;
  signal RXE_MSGVAL_EARLY_F0 : STD_LOGIC;
  signal RXE_MSGVAL_EARLY_F1 : STD_LOGIC;
  signal RXE_PASSFLG_I_i_2_n_0 : STD_LOGIC;
  signal RXE_RTR_I_i_1_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F0 : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F1 : STD_LOGIC;
  signal RXE_RXMSG_VAL_F0 : STD_LOGIC;
  signal RXE_RXMSG_VAL_F1 : STD_LOGIC;
  signal RXF_FULL_AT_MSG_BOUNDARY : STD_LOGIC;
  signal RXF_FULL_AT_MSG_BOUNDARY_F1 : STD_LOGIC;
  signal RXMNF_SET : STD_LOGIC;
  signal RXOK_FS2 : STD_LOGIC;
  signal RXOK_FS3 : STD_LOGIC;
  signal RXWM_SET : STD_LOGIC;
  signal RXWM_SET_F1 : STD_LOGIC;
  signal SSP_BTL_TXBIT_I_i_1_n_0 : STD_LOGIC;
  signal SSP_RCVD_RXBIT_i_1_n_0 : STD_LOGIC;
  signal SYNC_RST_TL : STD_LOGIC;
  signal TDCV_CNT_REG_WEN : STD_LOGIC;
  signal TDCV_CNT_REG_WEN_i_1_n_0 : STD_LOGIC;
  signal TIME_STAMP_CNT : STD_LOGIC_VECTOR ( 0 to 15 );
  signal TIME_STAMP_CNT_REG_WEN_i_1_n_0 : STD_LOGIC;
  signal TS_RX_WDATA_F1 : STD_LOGIC_VECTOR ( 11 to 31 );
  signal TS_RX_WEN : STD_LOGIC;
  signal TS_RX_WEN_F1 : STD_LOGIC;
  signal TXEWM_SET : STD_LOGIC;
  signal TXE_BRAM_ADDR : STD_LOGIC_VECTOR ( 10 to 10 );
  signal TXE_BRAM_WEN : STD_LOGIC;
  signal TXE_IC_ARBLSS_I_i_1_n_0 : STD_LOGIC;
  signal TXE_IC_TXOK_I_i_1_n_0 : STD_LOGIC;
  signal TXE_PASSTX_I_i_1_n_0 : STD_LOGIC;
  signal TXE_TXING_i_1_n_0 : STD_LOGIC;
  signal TXE_TX_REN_D1_i_1_n_0 : STD_LOGIC;
  signal \^txe_tx_ren_d1_reg\ : STD_LOGIC;
  signal TXING_BRS_EN_BTR : STD_LOGIC;
  signal ack_s_gate_toggle_i_1_n_0 : STD_LOGIC;
  signal addr_location_incr_count_i_1_n_0 : STD_LOGIC;
  signal \bsp/BRS_EN_I_FLAG\ : STD_LOGIC;
  signal \bsp/BSP_CRCERR_I_CANFD_FLG\ : STD_LOGIC;
  signal \bsp/BSP_CRCERR_I_CANFD_FLG0\ : STD_LOGIC;
  signal \bsp/BSP_CRCERR_I_CAN_FLG\ : STD_LOGIC;
  signal \bsp/BSP_CRCERR_I_CAN_FLG0\ : STD_LOGIC;
  signal \bsp/BSP_IDVALID_FD1\ : STD_LOGIC;
  signal \bsp/BSP_IDVALID_FD2\ : STD_LOGIC;
  signal \bsp/BSP_IN_ID_STATE_D1\ : STD_LOGIC;
  signal \bsp/BSP_IN_ID_STATE_I\ : STD_LOGIC;
  signal \bsp/CANCEL_BUFFER\ : STD_LOGIC;
  signal \bsp/RXE_BRS_I\ : STD_LOGIC;
  signal \bsp/RXE_FDF_I\ : STD_LOGIC;
  signal \bsp/RXE_IDE_I\ : STD_LOGIC;
  signal \bsp/RXE_MSGVAL_FD1\ : STD_LOGIC;
  signal \bsp/RXE_MSGVAL_FD2\ : STD_LOGIC;
  signal \bsp/RXE_PASSFLG_I\ : STD_LOGIC;
  signal \bsp/RXE_RTR_I\ : STD_LOGIC;
  signal \bsp/RXE_RXFIFO_WEN_FD1\ : STD_LOGIC;
  signal \bsp/RXE_RXFIFO_WEN_FD2\ : STD_LOGIC;
  signal \bsp/TXE_IC_ARBLSS_I\ : STD_LOGIC;
  signal \bsp/TXE_MSGVAL_FD1\ : STD_LOGIC;
  signal \bsp/TXE_MSGVAL_FD2\ : STD_LOGIC;
  signal \bsp/TXE_PASSTX_I\ : STD_LOGIC;
  signal \bsp/TXE_TXING055_out\ : STD_LOGIC;
  signal \bsp/TXE_TX_REN_D1\ : STD_LOGIC;
  signal \bsp/TXE_TX_REN_I\ : STD_LOGIC;
  signal \btl/CAN_PHY_RX_D\ : STD_LOGIC;
  signal \btl/CAN_PHY_TX_POS_FLOP_X2\ : STD_LOGIC;
  signal \btl/CNTR_EQ_NTQ_I\ : STD_LOGIC;
  signal \btl/HSYNC_FLG_I\ : STD_LOGIC;
  signal \btl/HSYNC_FLG_I0\ : STD_LOGIC;
  signal \btl/SSP_BTL_TXBIT_I\ : STD_LOGIC;
  signal \btl/SSP_RCVD_RXBIT\ : STD_LOGIC;
  signal \btl/tdc/TDC_SSP_SAMP_PT\ : STD_LOGIC;
  signal \ic/IC_REG_ECR_I0\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_ACKER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_ACKER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_ACKER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_BERR_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_BERR_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_BERR_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_CRCER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_CRCER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_CRCER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_FMER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_FMER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_FMER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_BERR_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_BERR_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_BERR_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_CRCER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_CRCER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_CRCER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_FMER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_FMER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_FMER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_STER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_STER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_STER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_STER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_STER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_STER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_ARBLST_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_ARBLST_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_BSOFF_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_BSOFF_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS2_F1\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS2_TXE\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS3_F1\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS3_TXE\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_TSCNT_OFLW_I0\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_TXOK_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_TXOK_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_SR_BSFR_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_SR_PEE_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_SR_SLEEP_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_SR_SLEEP_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_TSR_I0\ : STD_LOGIC;
  signal \ic/IC_SYNC_ECR_WEN_FS2\ : STD_LOGIC;
  signal \ic/IC_SYNC_ECR_WEN_FS3\ : STD_LOGIC;
  signal \ic/IC_SYNC_TSR_WEN_FS2\ : STD_LOGIC;
  signal \ic/IC_SYNC_TSR_WEN_FS3\ : STD_LOGIC;
  signal \ic/p_13_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ic/p_14_in\ : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \ic/p_3_in\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \ic/p_51_in\ : STD_LOGIC;
  signal \ic/p_71_in\ : STD_LOGIC;
  signal invalidate_buffer_i_1_n_0 : STD_LOGIC;
  signal ol_n_127 : STD_LOGIC;
  signal ol_n_18 : STD_LOGIC;
  signal ol_n_20 : STD_LOGIC;
  signal ol_n_206 : STD_LOGIC;
  signal ol_n_210 : STD_LOGIC;
  signal ol_n_226 : STD_LOGIC;
  signal ol_n_227 : STD_LOGIC;
  signal ol_n_228 : STD_LOGIC;
  signal ol_n_229 : STD_LOGIC;
  signal ol_n_230 : STD_LOGIC;
  signal ol_n_231 : STD_LOGIC;
  signal ol_n_235 : STD_LOGIC;
  signal ol_n_247 : STD_LOGIC;
  signal ol_n_248 : STD_LOGIC;
  signal ol_n_249 : STD_LOGIC;
  signal ol_n_271 : STD_LOGIC;
  signal ol_n_310 : STD_LOGIC;
  signal ol_n_311 : STD_LOGIC;
  signal ol_n_312 : STD_LOGIC;
  signal ol_n_313 : STD_LOGIC;
  signal ol_n_314 : STD_LOGIC;
  signal ol_n_315 : STD_LOGIC;
  signal ol_n_316 : STD_LOGIC;
  signal ol_n_317 : STD_LOGIC;
  signal ol_n_318 : STD_LOGIC;
  signal ol_n_319 : STD_LOGIC;
  signal ol_n_320 : STD_LOGIC;
  signal \ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_i_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_i_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \ol_rbmm/GEN_IMM.ol_imm/ACF_VAL_I\ : STD_LOGIC;
  signal \ol_rbmm/GEN_IMM.ol_imm/ID_MATCH_EN_D2\ : STD_LOGIC;
  signal \ol_rbmm/GEN_IMM.ol_imm/ack_s_gate_toggle\ : STD_LOGIC;
  signal \ol_rbmm/GEN_IMM.ol_imm/imm_cs\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ol_tbmm/CANCEL_CONFIRMED_OL_D1\ : STD_LOGIC;
  signal \ol_tbmm/TRR_REG_WRITE_PULSE\ : STD_LOGIC;
  signal \ol_tbmm/index_valid_sig\ : STD_LOGIC;
  signal \ol_tbmm/invalidate_buffer_i\ : STD_LOGIC;
  signal \ol_tbmm/ol_nrh/postpone_flag\ : STD_LOGIC;
  signal \ol_tbmm/ol_nrh/postpone_flag_2\ : STD_LOGIC;
  signal \ol_tbmm/ol_tbs/tbs_cs\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ol_tbmm/ol_tbs/trigger_next_round\ : STD_LOGIC;
  signal \ol_tbmm/tbs_running_sig\ : STD_LOGIC;
  signal \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D1\ : STD_LOGIC;
  signal \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D2\ : STD_LOGIC;
  signal \olglue/ID_MATCH_EN_FS\ : STD_LOGIC;
  signal \olglue/ID_MATCH_EN_FS_D1\ : STD_LOGIC;
  signal \olglue/sync_tl_rst_n\ : STD_LOGIC;
  signal postpone_flag_2_i_1_n_0 : STD_LOGIC;
  signal postpone_flag_i_1_n_0 : STD_LOGIC;
  signal \timestamp/CLKM_EN_D1\ : STD_LOGIC;
  signal \timestamp/MATCH_RESULT_0_D1\ : STD_LOGIC;
  signal \timestamp/MATCH_RESULT_1_D1\ : STD_LOGIC;
  signal \timestamp/MATCH_RESULT_FS2_D1\ : STD_LOGIC;
  signal \timestamp/MATCH_RESULT_TO_BSP0\ : STD_LOGIC;
  signal \timestamp/TS_COUNTER_SW_RST_D2\ : STD_LOGIC;
  signal tl_n_106 : STD_LOGIC;
  signal tl_n_109 : STD_LOGIC;
  signal tl_n_110 : STD_LOGIC;
  signal tl_n_111 : STD_LOGIC;
  signal tl_n_112 : STD_LOGIC;
  signal tl_n_113 : STD_LOGIC;
  signal tl_n_114 : STD_LOGIC;
  signal tl_n_115 : STD_LOGIC;
  signal tl_n_116 : STD_LOGIC;
  signal tl_n_117 : STD_LOGIC;
  signal tl_n_119 : STD_LOGIC;
  signal tl_n_120 : STD_LOGIC;
  signal tl_n_121 : STD_LOGIC;
  signal tl_n_129 : STD_LOGIC;
  signal tl_n_131 : STD_LOGIC;
  signal tl_n_132 : STD_LOGIC;
  signal tl_n_133 : STD_LOGIC;
  signal tl_n_134 : STD_LOGIC;
  signal tl_n_135 : STD_LOGIC;
  signal tl_n_222 : STD_LOGIC;
  signal tl_n_223 : STD_LOGIC;
  signal tl_n_224 : STD_LOGIC;
  signal tl_n_225 : STD_LOGIC;
  signal tl_n_228 : STD_LOGIC;
  signal tl_n_229 : STD_LOGIC;
  signal tl_n_231 : STD_LOGIC;
  signal tl_n_232 : STD_LOGIC;
  signal tl_n_233 : STD_LOGIC;
  signal tl_n_237 : STD_LOGIC;
  signal tl_n_238 : STD_LOGIC;
  signal tl_n_239 : STD_LOGIC;
  signal tl_n_240 : STD_LOGIC;
  signal tl_n_241 : STD_LOGIC;
  signal tl_n_242 : STD_LOGIC;
  signal tl_n_243 : STD_LOGIC;
  signal tl_n_244 : STD_LOGIC;
  signal tl_n_245 : STD_LOGIC;
  signal tl_n_246 : STD_LOGIC;
  signal tl_n_247 : STD_LOGIC;
  signal tl_n_248 : STD_LOGIC;
  signal tl_n_249 : STD_LOGIC;
  signal tl_n_250 : STD_LOGIC;
  signal tl_n_251 : STD_LOGIC;
  signal tl_n_252 : STD_LOGIC;
  signal tl_n_253 : STD_LOGIC;
  signal tl_n_254 : STD_LOGIC;
  signal tl_n_75 : STD_LOGIC;
  signal tl_n_76 : STD_LOGIC;
  signal tl_n_77 : STD_LOGIC;
  signal tl_n_86 : STD_LOGIC;
  signal tl_n_90 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CANFD_FLG_i_1 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CAN_FLG_i_1 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of BSP_IC_F_STUFF_ERROR_I_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of BSP_IC_STUFF_ERROR_I_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of BSP_TXBIT_D1_i_1 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of BSP_TXBIT_FD_i_1 : label is "soft_lutpair310";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  TXE_TX_REN_D1_reg <= \^txe_tx_ren_d1_reg\;
BIS_HSYNC_FLG_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF5500"
    )
        port map (
      I0 => tl_n_247,
      I1 => \btl/CAN_PHY_RX_D\,
      I2 => CAN_PHY_RX_I1,
      I3 => CLKM_EN,
      I4 => BIS_HSYNC_FLG_I,
      O => BIS_HSYNC_FLG_I_i_1_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => tl_n_111,
      I1 => \bsp/BSP_CRCERR_I_CANFD_FLG0\,
      I2 => \bsp/BSP_CRCERR_I_CANFD_FLG\,
      O => BSP_CRCERR_I_CANFD_FLG_i_1_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => tl_n_111,
      I1 => \bsp/BSP_CRCERR_I_CAN_FLG0\,
      I2 => \bsp/BSP_CRCERR_I_CAN_FLG\,
      O => BSP_CRCERR_I_CAN_FLG_i_1_n_0
    );
BSP_IC_ACK_ERROR_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tl_n_112,
      I1 => IC_SYNC_ESR_ACKER,
      O => BSP_IC_ACK_ERROR_I_i_1_n_0
    );
BSP_IC_BIT_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2FFFFFF5D0000"
    )
        port map (
      I0 => tl_n_225,
      I1 => tl_n_245,
      I2 => \bsp/BRS_EN_I_FLAG\,
      I3 => tl_n_241,
      I4 => BTL_SAMP_EN_FD1,
      I5 => IC_SYNC_ESR_BERR,
      O => BSP_IC_BIT_ERROR_I_i_1_n_0
    );
BSP_IC_CRC_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFF2F220000"
    )
        port map (
      I0 => tl_n_240,
      I1 => \bsp/BRS_EN_I_FLAG\,
      I2 => tl_n_239,
      I3 => \bsp/BSP_CRCERR_I_CAN_FLG\,
      I4 => BTL_SAMP_EN_FD1,
      I5 => IC_SYNC_ESR_CRCER,
      O => BSP_IC_CRC_ERROR_I_i_1_n_0
    );
BSP_IC_FRM_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054FFFFFFAB0000"
    )
        port map (
      I0 => tl_n_231,
      I1 => \bsp/BRS_EN_I_FLAG\,
      I2 => tl_n_233,
      I3 => tl_n_238,
      I4 => BTL_SAMP_EN_FD1,
      I5 => IC_SYNC_ESR_FMER,
      O => BSP_IC_FRM_ERROR_I_i_1_n_0
    );
BSP_IC_F_BIT_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFFF8000000"
    )
        port map (
      I0 => tl_n_244,
      I1 => TXING_BRS_EN_BTR,
      I2 => \bsp/BRS_EN_I_FLAG\,
      I3 => BTL_SAMP_EN_FD1,
      I4 => tl_n_232,
      I5 => IC_SYNC_ESR_F_BERR,
      O => BSP_IC_F_BIT_ERROR_I_i_1_n_0
    );
BSP_IC_F_CRC_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => BTL_SAMP_EN_FD1,
      I1 => \bsp/BRS_EN_I_FLAG\,
      I2 => tl_n_120,
      I3 => \bsp/BSP_CRCERR_I_CANFD_FLG\,
      I4 => tl_n_250,
      I5 => IC_SYNC_ESR_F_CRCER,
      O => BSP_IC_F_CRC_ERROR_I_i_1_n_0
    );
BSP_IC_F_FRM_ERROR_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => BTL_SAMP_EN_FD1,
      I1 => \bsp/BRS_EN_I_FLAG\,
      I2 => tl_n_233,
      I3 => IC_SYNC_ESR_F_FMER,
      O => BSP_IC_F_FRM_ERROR_I_i_1_n_0
    );
BSP_IC_F_STUFF_ERROR_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => BTL_SAMP_EN_FD1,
      I1 => tl_n_242,
      I2 => \bsp/BRS_EN_I_FLAG\,
      I3 => IC_SYNC_ESR_F_STER,
      O => BSP_IC_F_STUFF_ERROR_I_i_1_n_0
    );
BSP_IC_STUFF_ERROR_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => BTL_SAMP_EN_FD1,
      I1 => tl_n_242,
      I2 => \bsp/BRS_EN_I_FLAG\,
      I3 => IC_SYNC_ESR_STER,
      O => BSP_IC_STUFF_ERROR_I_i_1_n_0
    );
BSP_TXBIT_D1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BSP_TXBIT_I,
      I1 => BTL_SAMP_EN_FD2,
      I2 => BSP_TXBIT_FD,
      O => BSP_TXBIT_D1_i_1_n_0
    );
BSP_TXBIT_FD_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BSP_TXBIT_I,
      I1 => BTL_SAMP_EN_FD2,
      I2 => tl_n_75,
      O => BSP_TXBIT_FD_i_1_n_0
    );
BTL_RXBIT_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CAN_PHY_RX_I1,
      I1 => BTL_SAMP_EN,
      I2 => BTL_RXBIT,
      O => BTL_RXBIT_I_i_1_n_0
    );
CANCEL_CONFIRMED_TL2OL_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A88"
    )
        port map (
      I0 => \bsp/CANCEL_BUFFER\,
      I1 => tl_n_117,
      I2 => tl_n_228,
      I3 => BTL_SAMP_EN_FD1,
      I4 => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      O => CANCEL_CONFIRMED_TL2OL_I_i_1_n_0
    );
CAN_PHY_RX_I_NEG_FLOP_X2_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => can_clk_x2,
      CE => '1',
      D => ol_n_235,
      Q => CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0,
      R => '0'
    );
CAN_PHY_RX_I_NEG_FLOP_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => can_clk,
      CE => '1',
      D => ol_n_235,
      Q => CAN_PHY_RX_I_NEG_FLOP,
      R => '0'
    );
CAN_PHY_TX_LP_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tl_n_223,
      I1 => \btl/CAN_PHY_TX_POS_FLOP_X2\,
      I2 => CAN_PHY_TX_LP,
      O => CAN_PHY_TX_LP_i_1_n_0
    );
CAN_PHY_TX_POS_FLOP_X2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE2FFFF"
    )
        port map (
      I0 => tl_n_76,
      I1 => \btl/CAN_PHY_TX_POS_FLOP_X2\,
      I2 => tl_n_223,
      I3 => MSR_LBACK_FS2,
      I4 => \olglue/sync_tl_rst_n\,
      I5 => MSR_SNOOP_FS2,
      O => CAN_PHY_TX_POS_FLOP_X2_i_1_n_0
    );
CAN_PHY_TX_POS_FLOP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE2FFFF"
    )
        port map (
      I0 => tl_n_77,
      I1 => \btl/CAN_PHY_TX_POS_FLOP_X2\,
      I2 => tl_n_223,
      I3 => MSR_LBACK_FS2,
      I4 => \olglue/sync_tl_rst_n\,
      I5 => MSR_SNOOP_FS2,
      O => CAN_PHY_TX_POS_FLOP_i_1_n_0
    );
HSYNC_FLG_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8CCC00CC"
    )
        port map (
      I0 => tl_n_229,
      I1 => \btl/HSYNC_FLG_I\,
      I2 => \btl/CNTR_EQ_NTQ_I\,
      I3 => CLKM_EN,
      I4 => tl_n_246,
      I5 => \btl/HSYNC_FLG_I0\,
      O => HSYNC_FLG_I_i_1_n_0
    );
\IC_REG_ECR_I[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ic/IC_SYNC_ECR_WEN_FS3\,
      I1 => \ic/IC_SYNC_ECR_WEN_FS2\,
      O => \ic/IC_REG_ECR_I0\
    );
IC_REG_ESR_ACKER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ESR_ACKER_FS2\,
      I2 => \ic/IC_REG_ESR_ACKER_FS3\,
      I3 => \ic/p_71_in\,
      I4 => s_axi_wdata(4),
      I5 => \ic/IC_REG_ESR_ACKER_I\,
      O => IC_REG_ESR_ACKER_I_i_1_n_0
    );
IC_REG_ESR_BERR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ESR_BERR_FS2\,
      I2 => \ic/IC_REG_ESR_BERR_FS3\,
      I3 => \ic/p_71_in\,
      I4 => s_axi_wdata(3),
      I5 => \ic/IC_REG_ESR_BERR_I\,
      O => IC_REG_ESR_BERR_I_i_1_n_0
    );
IC_REG_ESR_CRCER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ESR_CRCER_FS2\,
      I2 => \ic/IC_REG_ESR_CRCER_FS3\,
      I3 => s_axi_wdata(0),
      I4 => \ic/p_71_in\,
      I5 => \ic/IC_REG_ESR_CRCER_I\,
      O => IC_REG_ESR_CRCER_I_i_1_n_0
    );
IC_REG_ESR_FMER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ESR_FMER_FS2\,
      I2 => \ic/IC_REG_ESR_FMER_FS3\,
      I3 => \ic/p_71_in\,
      I4 => s_axi_wdata(1),
      I5 => \ic/IC_REG_ESR_FMER_I\,
      O => IC_REG_ESR_FMER_I_i_1_n_0
    );
IC_REG_ESR_F_BERR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ESR_F_BERR_FS2\,
      I2 => \ic/IC_REG_ESR_F_BERR_FS3\,
      I3 => \ic/p_71_in\,
      I4 => s_axi_wdata(11),
      I5 => \ic/IC_REG_ESR_F_BERR_I\,
      O => IC_REG_ESR_F_BERR_I_i_1_n_0
    );
IC_REG_ESR_F_CRCER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ESR_F_CRCER_FS2\,
      I2 => \ic/IC_REG_ESR_F_CRCER_FS3\,
      I3 => \ic/p_71_in\,
      I4 => s_axi_wdata(8),
      I5 => \ic/IC_REG_ESR_F_CRCER_I\,
      O => IC_REG_ESR_F_CRCER_I_i_1_n_0
    );
IC_REG_ESR_F_FMER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ESR_F_FMER_FS2\,
      I2 => \ic/IC_REG_ESR_F_FMER_FS3\,
      I3 => \ic/p_71_in\,
      I4 => s_axi_wdata(9),
      I5 => \ic/IC_REG_ESR_F_FMER_I\,
      O => IC_REG_ESR_F_FMER_I_i_1_n_0
    );
IC_REG_ESR_F_STER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ESR_F_STER_FS2\,
      I2 => \ic/IC_REG_ESR_F_STER_FS3\,
      I3 => \ic/p_71_in\,
      I4 => s_axi_wdata(10),
      I5 => \ic/IC_REG_ESR_F_STER_I\,
      O => IC_REG_ESR_F_STER_I_i_1_n_0
    );
IC_REG_ESR_STER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ESR_STER_FS2\,
      I2 => \ic/IC_REG_ESR_STER_FS3\,
      I3 => \ic/p_71_in\,
      I4 => s_axi_wdata(2),
      I5 => \ic/IC_REG_ESR_STER_I\,
      O => IC_REG_ESR_STER_I_i_1_n_0
    );
IC_REG_ISR_ARBLST_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ISR_ARBLST_FS3\,
      I2 => \ic/IC_REG_ISR_ARBLST_FS2\,
      I3 => s_axi_wdata(0),
      I4 => \ic/p_51_in\,
      I5 => \ic/p_13_in\(0),
      O => IC_REG_ISR_ARBLST_I_i_1_n_0
    );
IC_REG_ISR_BSFRD_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08080808"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/p_14_in\(10),
      I2 => \ic/IC_REG_SR_BSFR_FS2\,
      I3 => \ic/p_51_in\,
      I4 => s_axi_wdata(3),
      I5 => \ic/p_13_in\(3),
      O => IC_REG_ISR_BSFRD_I_i_1_n_0
    );
IC_REG_ISR_BSOFF_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08080808"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ISR_BSOFF_FS2\,
      I2 => \ic/IC_REG_ISR_BSOFF_FS3\,
      I3 => \ic/p_51_in\,
      I4 => s_axi_wdata(9),
      I5 => \ic/p_13_in\(9),
      O => IC_REG_ISR_BSOFF_I_i_1_n_0
    );
IC_REG_ISR_ERROR_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AAA00"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => s_axi_wdata(8),
      I2 => \ic/p_51_in\,
      I3 => IC_REG_ISR_ERROR_I10_out,
      I4 => \ic/p_13_in\(8),
      O => IC_REG_ISR_ERROR_I_i_1_n_0
    );
IC_REG_ISR_MSGLST_I_F1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ISR_MSGLST_FS3_F1\,
      I2 => \ic/IC_REG_ISR_MSGLST_FS2_F1\,
      I3 => \ic/p_51_in\,
      I4 => s_axi_wdata(15),
      I5 => \ic/p_13_in\(15),
      O => IC_REG_ISR_MSGLST_I_F1_i_1_n_0
    );
IC_REG_ISR_MSGLST_I_TXE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ISR_MSGLST_FS3_TXE\,
      I2 => \ic/IC_REG_ISR_MSGLST_FS2_TXE\,
      I3 => \ic/p_51_in\,
      I4 => s_axi_wdata(30),
      I5 => \ic/p_13_in\(30),
      O => IC_REG_ISR_MSGLST_I_TXE_i_1_n_0
    );
IC_REG_ISR_MSGLST_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ISR_MSGLST_FS3\,
      I2 => \ic/IC_REG_ISR_MSGLST_FS2\,
      I3 => \ic/p_51_in\,
      I4 => s_axi_wdata(6),
      I5 => \ic/p_13_in\(6),
      O => IC_REG_ISR_MSGLST_I_i_1_n_0
    );
IC_REG_ISR_PEE_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08080808"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_SR_PEE_FS2\,
      I2 => \ic/p_14_in\(9),
      I3 => s_axi_wdata(2),
      I4 => \ic/p_51_in\,
      I5 => \ic/p_13_in\(2),
      O => IC_REG_ISR_PEE_I_i_1_n_0
    );
IC_REG_ISR_RXMNF_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => RXMNF_SET,
      I2 => s_axi_wdata(17),
      I3 => \ic/p_51_in\,
      I4 => \ic/p_13_in\(17),
      O => IC_REG_ISR_RXMNF_I_i_1_n_0
    );
IC_REG_ISR_RXOK_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => RXOK_FS3,
      I2 => RXOK_FS2,
      I3 => s_axi_wdata(4),
      I4 => \ic/p_51_in\,
      I5 => \ic/p_13_in\(4),
      O => IC_REG_ISR_RXOK_I_i_1_n_0
    );
IC_REG_ISR_RXWM_I_F1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => RXWM_SET_F1,
      I1 => IC_REG_SRR_CEN_I,
      I2 => s_axi_wdata(16),
      I3 => \ic/p_51_in\,
      I4 => \ic/p_13_in\(16),
      O => IC_REG_ISR_RXWM_I_F1_i_1_n_0
    );
IC_REG_ISR_RXWM_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => RXWM_SET,
      I1 => IC_REG_SRR_CEN_I,
      I2 => s_axi_wdata(12),
      I3 => \ic/p_51_in\,
      I4 => \ic/p_13_in\(12),
      O => IC_REG_ISR_RXWM_I_i_1_n_0
    );
IC_REG_ISR_SLEEP_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08080808"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_SR_SLEEP_FS2\,
      I2 => \ic/IC_REG_SR_SLEEP_FS3\,
      I3 => s_axi_wdata(10),
      I4 => \ic/p_51_in\,
      I5 => \ic/p_13_in\(10),
      O => IC_REG_ISR_SLEEP_I_i_1_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2AFF00"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/p_51_in\,
      I2 => s_axi_wdata(5),
      I3 => \ic/IC_REG_ISR_TSCNT_OFLW_I0\,
      I4 => \ic/p_13_in\(5),
      O => IC_REG_ISR_TSCNT_OFLW_I_i_1_n_0
    );
IC_REG_ISR_TXCRS_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFEFEFE"
    )
        port map (
      I0 => ol_n_230,
      I1 => ol_n_231,
      I2 => ol_n_229,
      I3 => s_axi_wdata(14),
      I4 => \ic/p_51_in\,
      I5 => \ic/p_13_in\(14),
      O => IC_REG_ISR_TXCRS_I_i_1_n_0
    );
IC_REG_ISR_TXEWM_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => TXEWM_SET,
      I1 => IC_REG_SRR_CEN_I,
      I2 => s_axi_wdata(31),
      I3 => \ic/p_51_in\,
      I4 => \ic/p_13_in\(31),
      O => IC_REG_ISR_TXEWM_I_i_1_n_0
    );
IC_REG_ISR_TXOK_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAA28282828"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_ISR_TXOK_FS3\,
      I2 => \ic/IC_REG_ISR_TXOK_FS2\,
      I3 => s_axi_wdata(1),
      I4 => \ic/p_51_in\,
      I5 => \ic/p_13_in\(1),
      O => IC_REG_ISR_TXOK_I_i_1_n_0
    );
IC_REG_ISR_TXTRS_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFEFEFE"
    )
        port map (
      I0 => ol_n_227,
      I1 => ol_n_228,
      I2 => ol_n_226,
      I3 => s_axi_wdata(13),
      I4 => \ic/p_51_in\,
      I5 => \ic/p_13_in\(13),
      O => IC_REG_ISR_TXTRS_I_i_1_n_0
    );
IC_REG_ISR_WKUP_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AAAAAA20202020"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => \ic/IC_REG_SR_SLEEP_FS2\,
      I2 => \ic/IC_REG_SR_SLEEP_FS3\,
      I3 => s_axi_wdata(11),
      I4 => \ic/p_51_in\,
      I5 => \ic/p_13_in\(11),
      O => IC_REG_ISR_WKUP_I_i_1_n_0
    );
IC_REG_MSR_SBR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2000FFFF0000"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \ic/IC_REG_ISR_BSOFF_FS2\,
      I4 => \ic/p_3_in\(6),
      I5 => ol_n_127,
      O => IC_REG_MSR_SBR_I_i_2_n_0
    );
IC_REG_SRR_CEN_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => ol_n_127,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => IC_REG_SRR_CEN_I,
      O => IC_REG_SRR_CEN_I_i_1_n_0
    );
IC_REG_SRR_SRST_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => ol_n_127,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => IC_REG_SRR_SRST,
      O => IC_REG_SRR_SRST_I_i_1_n_0
    );
\IC_REG_TSR_I[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ic/IC_SYNC_TSR_WEN_FS3\,
      I1 => \ic/IC_SYNC_TSR_WEN_FS2\,
      O => \ic/IC_REG_TSR_I0\
    );
IC_SYNC_ISR_MSGLST_F1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFF00005400"
    )
        port map (
      I0 => \timestamp/MATCH_RESULT_1_D1\,
      I1 => RXF_FULL_AT_MSG_BOUNDARY,
      I2 => OL_RX_FIFO_FULL_F1,
      I3 => \timestamp/MATCH_RESULT_FS2_D1\,
      I4 => tl_n_253,
      I5 => IC_SYNC_ISR_MSGLST_F1,
      O => IC_SYNC_ISR_MSGLST_F1_i_1_n_0
    );
IC_SYNC_ISR_MSGLST_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \bsp/TXE_MSGVAL_FD1\,
      I1 => \bsp/TXE_MSGVAL_FD2\,
      I2 => ol_n_249,
      I3 => ol_n_18,
      I4 => IC_SYNC_ISR_MSGLST_TXE,
      O => IC_SYNC_ISR_MSGLST_i_1_n_0
    );
\IC_SYNC_ISR_MSGLST_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFF54000000"
    )
        port map (
      I0 => \timestamp/MATCH_RESULT_0_D1\,
      I1 => OL_RX_FIFO_FULL,
      I2 => RXF_FULL_AT_MSG_BOUNDARY,
      I3 => \timestamp/MATCH_RESULT_FS2_D1\,
      I4 => tl_n_253,
      I5 => IC_SYNC_ISR_MSGLST,
      O => \IC_SYNC_ISR_MSGLST_i_1__0_n_0\
    );
IC_TIMESTAMP_RST_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => ol_n_206,
      I1 => IC_IPSIG_WRITE_I,
      I2 => s_axi_wdata(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => IC_TIMESTAMP_RST,
      O => IC_TIMESTAMP_RST_i_1_n_0
    );
ID_MATCH_EN_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bsp/BSP_IDVALID_FD1\,
      I1 => \bsp/BSP_IDVALID_FD2\,
      O => ID_MATCH_EN_i_1_n_0
    );
ID_MATCH_EN_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ID_MATCH_EN,
      O => ID_MATCH_EN_i_2_n_0
    );
INDEX_VALID_SIG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ol_tbmm/ol_tbs/tbs_cs\(0),
      I1 => \ol_tbmm/ol_tbs/tbs_cs\(1),
      I2 => \ol_tbmm/ol_tbs/trigger_next_round\,
      I3 => \ol_tbmm/index_valid_sig\,
      O => INDEX_VALID_SIG_i_1_n_0
    );
MATCH_RESULT_SIG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \ol_rbmm/GEN_IMM.ol_imm/ACF_VAL_I\,
      I1 => \olglue/ID_MATCH_EN_FS\,
      I2 => \olglue/ID_MATCH_EN_FS_D1\,
      I3 => MATCH_RESULT,
      O => MATCH_RESULT_SIG_i_1_n_0
    );
MATCH_RUNNING_SIG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => ol_n_20,
      I1 => \ol_rbmm/GEN_IMM.ol_imm/imm_cs\(0),
      I2 => \ol_rbmm/GEN_IMM.ol_imm/imm_cs\(1),
      I3 => \ol_rbmm/GEN_IMM.ol_imm/ID_MATCH_EN_D2\,
      O => MATCH_RUNNING_SIG_i_1_n_0
    );
MSG_ON_CAN_BUS_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C88"
    )
        port map (
      I0 => tl_n_90,
      I1 => tl_n_86,
      I2 => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      I3 => MSG_ON_CAN_BUS,
      O => MSG_ON_CAN_BUS_i_1_n_0
    );
RXE_BRS_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8A000000000000"
    )
        port map (
      I0 => \bsp/RXE_BRS_I\,
      I1 => tl_n_243,
      I2 => BTL_SAMP_EN_FD1,
      I3 => BTL_RXBIT,
      I4 => \bsp/RXE_FDF_I\,
      I5 => \olglue/sync_tl_rst_n\,
      O => RXE_BRS_I_i_1_n_0
    );
\RXE_DATA_STORED_AT_DLC[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bsp/RXE_RXFIFO_WEN_FD1\,
      I1 => \bsp/RXE_RXFIFO_WEN_FD2\,
      O => RXE_RXFIFO_WEN
    );
RXE_ESI_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA8AAA"
    )
        port map (
      I0 => tl_n_106,
      I1 => tl_n_114,
      I2 => BTL_SAMP_EN_FD1,
      I3 => tl_n_120,
      I4 => BTL_RXBIT,
      I5 => ol_n_247,
      O => RXE_ESI_I_i_1_n_0
    );
RXE_FDF_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => BTL_RXBIT,
      I1 => tl_n_113,
      I2 => BTL_SAMP_EN_FD1,
      I3 => tl_n_248,
      I4 => \bsp/RXE_FDF_I\,
      O => RXE_FDF_I_i_1_n_0
    );
RXE_IC_RXOK_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \bsp/RXE_MSGVAL_FD2\,
      I1 => \bsp/RXE_MSGVAL_FD1\,
      I2 => IC_SYNC_ISR_RXOK,
      O => RXE_IC_RXOK_I_i_1_n_0
    );
RXE_IDE_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BTL_RXBIT,
      I1 => tl_n_237,
      I2 => BTL_SAMP_EN_FD1,
      I3 => tl_n_110,
      I4 => tl_n_113,
      I5 => \bsp/RXE_IDE_I\,
      O => RXE_IDE_I_i_1_n_0
    );
RXE_PASSFLG_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01100000"
    )
        port map (
      I0 => tl_n_115,
      I1 => tl_n_224,
      I2 => BTL_RXBIT,
      I3 => tl_n_222,
      I4 => BTL_SAMP_EN_FD1,
      I5 => \bsp/RXE_PASSFLG_I\,
      O => RXE_PASSFLG_I_i_2_n_0
    );
RXE_RTR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => BTL_RXBIT,
      I1 => BTL_SAMP_EN_FD1,
      I2 => tl_n_110,
      I3 => tl_n_113,
      I4 => tl_n_251,
      I5 => \bsp/RXE_RTR_I\,
      O => RXE_RTR_I_i_1_n_0
    );
SSP_BTL_TXBIT_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tl_n_254,
      I1 => \btl/tdc/TDC_SSP_SAMP_PT\,
      I2 => \btl/SSP_BTL_TXBIT_I\,
      O => SSP_BTL_TXBIT_I_i_1_n_0
    );
SSP_RCVD_RXBIT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => CAN_PHY_RX_I_NEG_FLOP,
      I1 => IFF_EN_FS2,
      I2 => CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0,
      I3 => \btl/tdc/TDC_SSP_SAMP_PT\,
      I4 => \btl/SSP_RCVD_RXBIT\,
      O => SSP_RCVD_RXBIT_i_1_n_0
    );
TDCV_CNT_REG_WEN_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000008"
    )
        port map (
      I0 => tl_n_90,
      I1 => BTL_SAMP_EN_FD1,
      I2 => tl_n_114,
      I3 => tl_n_119,
      I4 => tl_n_116,
      I5 => TDCV_CNT_REG_WEN,
      O => TDCV_CNT_REG_WEN_i_1_n_0
    );
\TIME_STAMP_CNT_CAPTURE[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bsp/BSP_IN_ID_STATE_I\,
      I1 => \bsp/BSP_IN_ID_STATE_D1\,
      O => BSP_IN_ID_STATE
    );
TIME_STAMP_CNT_REG_WEN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \timestamp/TS_COUNTER_SW_RST_D2\,
      I1 => \timestamp/CLKM_EN_D1\,
      I2 => IC_SYNC_TSR_WEN,
      O => TIME_STAMP_CNT_REG_WEN_i_1_n_0
    );
TXE_IC_ARBLSS_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => BTL_SAMP_EN_FD1,
      I1 => tl_n_109,
      I2 => \bsp/TXE_IC_ARBLSS_I\,
      O => TXE_IC_ARBLSS_I_i_1_n_0
    );
TXE_IC_TXOK_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \bsp/TXE_MSGVAL_FD2\,
      I1 => \bsp/TXE_MSGVAL_FD1\,
      I2 => IC_SYNC_ISR_TXOK,
      O => TXE_IC_TXOK_I_i_1_n_0
    );
TXE_PASSTX_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => tl_n_90,
      I1 => tl_n_129,
      I2 => tl_n_121,
      I3 => BTL_RXBIT,
      I4 => \bsp/TXE_PASSTX_I\,
      O => TXE_PASSTX_I_i_1_n_0
    );
TXE_TXING_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F0F0"
    )
        port map (
      I0 => BTL_SAMP_EN_FD1,
      I1 => tl_n_109,
      I2 => \bsp/TXE_TXING055_out\,
      I3 => tl_n_249,
      I4 => tl_n_90,
      O => TXE_TXING_i_1_n_0
    );
TXE_TX_REN_D1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bsp/TXE_TX_REN_I\,
      I1 => BTL_SAMP_EN_FD2,
      I2 => \bsp/TXE_TX_REN_D1\,
      O => TXE_TX_REN_D1_i_1_n_0
    );
ack_s_gate_toggle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ACK_S_SIG_IMM,
      I1 => \ol_rbmm/GEN_IMM.ol_imm/ack_s_gate_toggle\,
      O => ack_s_gate_toggle_i_1_n_0
    );
addr_location_incr_count_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D2\,
      I1 => \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D1\,
      I2 => TXE_BRAM_ADDR(10),
      O => addr_location_incr_count_i_1_n_0
    );
can_phy_tx_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tl_n_77,
      I1 => IFF6_EN_FS2,
      I2 => tl_n_76,
      O => can_phy_tx
    );
invalidate_buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400440000"
    )
        port map (
      I0 => MSG_ON_CAN_BUS_AXI_D1,
      I1 => \ol_tbmm/index_valid_sig\,
      I2 => \ol_tbmm/CANCEL_CONFIRMED_OL_D1\,
      I3 => BSP_IN_IFSPACE_OL,
      I4 => ol_n_210,
      I5 => \ol_tbmm/invalidate_buffer_i\,
      O => invalidate_buffer_i_1_n_0
    );
ol: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top
     port map (
      ACF_VAL_I => \ol_rbmm/GEN_IMM.ol_imm/ACF_VAL_I\,
      ACK_S_SIG_IMM => ACK_S_SIG_IMM,
      ADDR_M_CC(9 downto 0) => ADDR_M_CC(9 downto 0),
      \ADDR_RET_reg[0]\(12 downto 0) => \ADDR_RET_reg[0]\(12 downto 0),
      \ADDR_RET_reg[2]\(10 downto 0) => \^q\(10 downto 0),
      \ADDR_RET_reg[8]\ => ol_n_206,
      BSP_IN_EOF => BSP_IN_EOF,
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      BSP_IN_IFSPACE_OL => BSP_IN_IFSPACE_OL,
      Bus2IP_CS => Bus2IP_CS,
      Bus2IP_RNW => Bus2IP_RNW,
      CANCEL_CONFIRMED_OL_D1 => \ol_tbmm/CANCEL_CONFIRMED_OL_D1\,
      CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      CO(0) => tl_n_252,
      D(31 downto 0) => D(31 downto 0),
      E(0) => \ic/IC_REG_ECR_I0\,
      E_DATA_ACK => E_DATA_ACK,
      \FSM_sequential_tbs_cs_reg[1]\(1 downto 0) => \ol_tbmm/ol_tbs/tbs_cs\(1 downto 0),
      IC_IPSIG_WRITE_I => IC_IPSIG_WRITE_I,
      IC_IPSIG_WRITE_I_reg => ol_n_127,
      \IC_REG_BRPR_I_reg[0]\(7) => IC_REG_BRPR(0),
      \IC_REG_BRPR_I_reg[0]\(6) => IC_REG_BRPR(1),
      \IC_REG_BRPR_I_reg[0]\(5) => IC_REG_BRPR(2),
      \IC_REG_BRPR_I_reg[0]\(4) => IC_REG_BRPR(3),
      \IC_REG_BRPR_I_reg[0]\(3) => IC_REG_BRPR(4),
      \IC_REG_BRPR_I_reg[0]\(2) => IC_REG_BRPR(5),
      \IC_REG_BRPR_I_reg[0]\(1) => IC_REG_BRPR(6),
      \IC_REG_BRPR_I_reg[0]\(0) => IC_REG_BRPR(7),
      IC_REG_ESR_ACKER_FS3 => \ic/IC_REG_ESR_ACKER_FS3\,
      IC_REG_ESR_ACKER_I => \ic/IC_REG_ESR_ACKER_I\,
      IC_REG_ESR_ACKER_I_reg => IC_REG_ESR_ACKER_I_i_1_n_0,
      IC_REG_ESR_BERR_FS3 => \ic/IC_REG_ESR_BERR_FS3\,
      IC_REG_ESR_BERR_I => \ic/IC_REG_ESR_BERR_I\,
      IC_REG_ESR_BERR_I_reg => IC_REG_ESR_BERR_I_i_1_n_0,
      IC_REG_ESR_CRCER_FS3 => \ic/IC_REG_ESR_CRCER_FS3\,
      IC_REG_ESR_CRCER_I => \ic/IC_REG_ESR_CRCER_I\,
      IC_REG_ESR_CRCER_I_reg => IC_REG_ESR_CRCER_I_i_1_n_0,
      IC_REG_ESR_FMER_FS3 => \ic/IC_REG_ESR_FMER_FS3\,
      IC_REG_ESR_FMER_I => \ic/IC_REG_ESR_FMER_I\,
      IC_REG_ESR_FMER_I_reg => IC_REG_ESR_FMER_I_i_1_n_0,
      IC_REG_ESR_F_BERR_FS3 => \ic/IC_REG_ESR_F_BERR_FS3\,
      IC_REG_ESR_F_BERR_I => \ic/IC_REG_ESR_F_BERR_I\,
      IC_REG_ESR_F_BERR_I_reg => IC_REG_ESR_F_BERR_I_i_1_n_0,
      IC_REG_ESR_F_CRCER_FS3 => \ic/IC_REG_ESR_F_CRCER_FS3\,
      IC_REG_ESR_F_CRCER_I => \ic/IC_REG_ESR_F_CRCER_I\,
      IC_REG_ESR_F_CRCER_I_reg => IC_REG_ESR_F_CRCER_I_i_1_n_0,
      IC_REG_ESR_F_FMER_FS3 => \ic/IC_REG_ESR_F_FMER_FS3\,
      IC_REG_ESR_F_FMER_I => \ic/IC_REG_ESR_F_FMER_I\,
      IC_REG_ESR_F_FMER_I_reg => IC_REG_ESR_F_FMER_I_i_1_n_0,
      IC_REG_ESR_F_STER_FS3 => \ic/IC_REG_ESR_F_STER_FS3\,
      IC_REG_ESR_F_STER_I => \ic/IC_REG_ESR_F_STER_I\,
      IC_REG_ESR_F_STER_I_reg => IC_REG_ESR_F_STER_I_i_1_n_0,
      IC_REG_ESR_STER_FS3 => \ic/IC_REG_ESR_STER_FS3\,
      IC_REG_ESR_STER_I => \ic/IC_REG_ESR_STER_I\,
      IC_REG_ESR_STER_I_reg => IC_REG_ESR_STER_I_i_1_n_0,
      \IC_REG_F_BRPR_I_reg[15]\(14) => IC_REG_F_BRPR_TDC_EN,
      \IC_REG_F_BRPR_I_reg[15]\(13) => IC_REG_F_BRPR_TDCOFF(0),
      \IC_REG_F_BRPR_I_reg[15]\(12) => IC_REG_F_BRPR_TDCOFF(1),
      \IC_REG_F_BRPR_I_reg[15]\(11) => IC_REG_F_BRPR_TDCOFF(2),
      \IC_REG_F_BRPR_I_reg[15]\(10) => IC_REG_F_BRPR_TDCOFF(3),
      \IC_REG_F_BRPR_I_reg[15]\(9) => IC_REG_F_BRPR_TDCOFF(4),
      \IC_REG_F_BRPR_I_reg[15]\(8) => IC_REG_F_BRPR_TDCOFF(5),
      \IC_REG_F_BRPR_I_reg[15]\(7) => IC_REG_F_BRPR(0),
      \IC_REG_F_BRPR_I_reg[15]\(6) => IC_REG_F_BRPR(1),
      \IC_REG_F_BRPR_I_reg[15]\(5) => IC_REG_F_BRPR(2),
      \IC_REG_F_BRPR_I_reg[15]\(4) => IC_REG_F_BRPR(3),
      \IC_REG_F_BRPR_I_reg[15]\(3) => IC_REG_F_BRPR(4),
      \IC_REG_F_BRPR_I_reg[15]\(2) => IC_REG_F_BRPR(5),
      \IC_REG_F_BRPR_I_reg[15]\(1) => IC_REG_F_BRPR(6),
      \IC_REG_F_BRPR_I_reg[15]\(0) => IC_REG_F_BRPR(7),
      \IC_REG_F_BTR_SJW_I_reg[0]\(3) => IC_REG_F_BTR_SJW(0),
      \IC_REG_F_BTR_SJW_I_reg[0]\(2) => IC_REG_F_BTR_SJW(1),
      \IC_REG_F_BTR_SJW_I_reg[0]\(1) => IC_REG_F_BTR_SJW(2),
      \IC_REG_F_BTR_SJW_I_reg[0]\(0) => IC_REG_F_BTR_SJW(3),
      \IC_REG_F_BTR_TS1_I_reg[0]\(4) => IC_REG_F_BTR_TS1(0),
      \IC_REG_F_BTR_TS1_I_reg[0]\(3) => IC_REG_F_BTR_TS1(1),
      \IC_REG_F_BTR_TS1_I_reg[0]\(2) => IC_REG_F_BTR_TS1(2),
      \IC_REG_F_BTR_TS1_I_reg[0]\(1) => IC_REG_F_BTR_TS1(3),
      \IC_REG_F_BTR_TS1_I_reg[0]\(0) => IC_REG_F_BTR_TS1(4),
      \IC_REG_F_BTR_TS2_I_reg[0]\(3) => IC_REG_F_BTR_TS2(0),
      \IC_REG_F_BTR_TS2_I_reg[0]\(2) => IC_REG_F_BTR_TS2(1),
      \IC_REG_F_BTR_TS2_I_reg[0]\(1) => IC_REG_F_BTR_TS2(2),
      \IC_REG_F_BTR_TS2_I_reg[0]\(0) => IC_REG_F_BTR_TS2(3),
      \IC_REG_IECRS_I_reg[3]\ => ol_n_230,
      \IC_REG_IECRS_I_reg[8]\ => ol_n_231,
      \IC_REG_IFF_EN_I_reg[5]\(2) => IC_REG_IFF_EN(5),
      \IC_REG_IFF_EN_I_reg[5]\(1) => IC_REG_IFF_EN(6),
      \IC_REG_IFF_EN_I_reg[5]\(0) => IC_REG_IFF_EN(7),
      IC_REG_ISR_ARBLST_FS3 => \ic/IC_REG_ISR_ARBLST_FS3\,
      IC_REG_ISR_ARBLST_I_reg => IC_REG_ISR_ARBLST_I_i_1_n_0,
      IC_REG_ISR_BSFRD_I_reg => IC_REG_ISR_BSFRD_I_i_1_n_0,
      IC_REG_ISR_BSOFF_FS3 => \ic/IC_REG_ISR_BSOFF_FS3\,
      IC_REG_ISR_BSOFF_I_reg => IC_REG_ISR_BSOFF_I_i_1_n_0,
      IC_REG_ISR_ERROR_I10_out => IC_REG_ISR_ERROR_I10_out,
      IC_REG_ISR_ERROR_I_reg => IC_REG_ISR_ERROR_I_i_1_n_0,
      IC_REG_ISR_MSGLST_FS3 => \ic/IC_REG_ISR_MSGLST_FS3\,
      IC_REG_ISR_MSGLST_FS3_F1 => \ic/IC_REG_ISR_MSGLST_FS3_F1\,
      IC_REG_ISR_MSGLST_FS3_TXE => \ic/IC_REG_ISR_MSGLST_FS3_TXE\,
      IC_REG_ISR_MSGLST_I_F1_reg => IC_REG_ISR_MSGLST_I_F1_i_1_n_0,
      IC_REG_ISR_MSGLST_I_TXE_reg => IC_REG_ISR_MSGLST_I_TXE_i_1_n_0,
      IC_REG_ISR_MSGLST_I_reg => IC_REG_ISR_MSGLST_I_i_1_n_0,
      IC_REG_ISR_PEE_I_reg => IC_REG_ISR_PEE_I_i_1_n_0,
      IC_REG_ISR_RXMNF_I_reg => IC_REG_ISR_RXMNF_I_i_1_n_0,
      IC_REG_ISR_RXOK_I_reg => IC_REG_ISR_RXOK_I_i_1_n_0,
      IC_REG_ISR_RXWM_I_F1_reg => IC_REG_ISR_RXWM_I_F1_i_1_n_0,
      IC_REG_ISR_RXWM_I_reg => IC_REG_ISR_RXWM_I_i_1_n_0,
      IC_REG_ISR_SLEEP_I_reg => IC_REG_ISR_SLEEP_I_i_1_n_0,
      IC_REG_ISR_TSCNT_OFLW_I0 => \ic/IC_REG_ISR_TSCNT_OFLW_I0\,
      IC_REG_ISR_TSCNT_OFLW_I_reg => IC_REG_ISR_TSCNT_OFLW_I_i_1_n_0,
      IC_REG_ISR_TXCRS_I_reg => IC_REG_ISR_TXCRS_I_i_1_n_0,
      IC_REG_ISR_TXEWM_I_reg => IC_REG_ISR_TXEWM_I_i_1_n_0,
      IC_REG_ISR_TXOK_FS3 => \ic/IC_REG_ISR_TXOK_FS3\,
      IC_REG_ISR_TXOK_I_reg => IC_REG_ISR_TXOK_I_i_1_n_0,
      IC_REG_ISR_TXTRS_I_reg => IC_REG_ISR_TXTRS_I_i_1_n_0,
      IC_REG_ISR_WKUP_I_reg => IC_REG_ISR_WKUP_I_i_1_n_0,
      IC_REG_MSR_BRSD_I_reg => IC_REG_MSR_BRSD,
      IC_REG_MSR_DAR_I_reg => IC_REG_MSR_DAR,
      IC_REG_MSR_DPEE_I_reg => IC_REG_MSR_DPEE,
      IC_REG_MSR_LBACK => IC_REG_MSR_LBACK,
      IC_REG_MSR_SBR_I_reg(0) => \ic/p_3_in\(6),
      IC_REG_MSR_SBR_I_reg_0 => IC_REG_MSR_SBR_I_i_2_n_0,
      IC_REG_MSR_SLEEP_reg => IC_REG_MSR_SLEEP,
      \IC_REG_N_BTR_SJW_I_reg[0]\(6) => IC_REG_N_BTR_SJW(0),
      \IC_REG_N_BTR_SJW_I_reg[0]\(5) => IC_REG_N_BTR_SJW(1),
      \IC_REG_N_BTR_SJW_I_reg[0]\(4) => IC_REG_N_BTR_SJW(2),
      \IC_REG_N_BTR_SJW_I_reg[0]\(3) => IC_REG_N_BTR_SJW(3),
      \IC_REG_N_BTR_SJW_I_reg[0]\(2) => IC_REG_N_BTR_SJW(4),
      \IC_REG_N_BTR_SJW_I_reg[0]\(1) => IC_REG_N_BTR_SJW(5),
      \IC_REG_N_BTR_SJW_I_reg[0]\(0) => IC_REG_N_BTR_SJW(6),
      \IC_REG_N_BTR_TS1_I_reg[0]\(7) => IC_REG_N_BTR_TS1(0),
      \IC_REG_N_BTR_TS1_I_reg[0]\(6) => IC_REG_N_BTR_TS1(1),
      \IC_REG_N_BTR_TS1_I_reg[0]\(5) => IC_REG_N_BTR_TS1(2),
      \IC_REG_N_BTR_TS1_I_reg[0]\(4) => IC_REG_N_BTR_TS1(3),
      \IC_REG_N_BTR_TS1_I_reg[0]\(3) => IC_REG_N_BTR_TS1(4),
      \IC_REG_N_BTR_TS1_I_reg[0]\(2) => IC_REG_N_BTR_TS1(5),
      \IC_REG_N_BTR_TS1_I_reg[0]\(1) => IC_REG_N_BTR_TS1(6),
      \IC_REG_N_BTR_TS1_I_reg[0]\(0) => IC_REG_N_BTR_TS1(7),
      \IC_REG_N_BTR_TS2_I_reg[0]\(6) => IC_REG_N_BTR_TS2(0),
      \IC_REG_N_BTR_TS2_I_reg[0]\(5) => IC_REG_N_BTR_TS2(1),
      \IC_REG_N_BTR_TS2_I_reg[0]\(4) => IC_REG_N_BTR_TS2(2),
      \IC_REG_N_BTR_TS2_I_reg[0]\(3) => IC_REG_N_BTR_TS2(3),
      \IC_REG_N_BTR_TS2_I_reg[0]\(2) => IC_REG_N_BTR_TS2(4),
      \IC_REG_N_BTR_TS2_I_reg[0]\(1) => IC_REG_N_BTR_TS2(5),
      \IC_REG_N_BTR_TS2_I_reg[0]\(0) => IC_REG_N_BTR_TS2(6),
      \IC_REG_RXFP_I2_reg[0]\(4) => IC_REG_WMR_RXFP(0),
      \IC_REG_RXFP_I2_reg[0]\(3) => IC_REG_WMR_RXFP(1),
      \IC_REG_RXFP_I2_reg[0]\(2) => IC_REG_WMR_RXFP(2),
      \IC_REG_RXFP_I2_reg[0]\(1) => IC_REG_WMR_RXFP(3),
      \IC_REG_RXFP_I2_reg[0]\(0) => IC_REG_WMR_RXFP(4),
      IC_REG_SBR_I_reg => IC_REG_SBR,
      IC_REG_SRR_CEN_I => IC_REG_SRR_CEN_I,
      IC_REG_SRR_CEN_I_reg => IC_REG_SRR_CEN_I_i_1_n_0,
      IC_REG_SRR_SRST => IC_REG_SRR_SRST,
      IC_REG_SRR_SRST_I_reg => IC_REG_SRR_SRST_I_i_1_n_0,
      IC_REG_SR_SLEEP_FS3 => \ic/IC_REG_SR_SLEEP_FS3\,
      IC_REG_SR_SNOOP_I_reg => IC_REG_MSR_SNOOP,
      \IC_REG_TSR_I_reg[15]\(0) => \ic/IC_REG_TSR_I0\,
      IC_SYNC_ECR_ACK_I_reg => IC_SYNC_ECR_ACK,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      IC_SYNC_ECR_WEN_FS3 => \ic/IC_SYNC_ECR_WEN_FS3\,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      IC_SYNC_ISR_BSOFF => IC_SYNC_ISR_BSOFF,
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      IC_SYNC_ISR_MSGLST_TXE => IC_SYNC_ISR_MSGLST_TXE,
      IC_SYNC_ISR_MSGLST_reg => IC_SYNC_ISR_MSGLST_i_1_n_0,
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      IC_SYNC_SR_BIDLE => IC_SYNC_SR_BIDLE,
      IC_SYNC_SR_BSFR => IC_SYNC_SR_BSFR,
      IC_SYNC_SR_ERRWRN => IC_SYNC_SR_ERRWRN,
      IC_SYNC_SR_LBACK => IC_SYNC_SR_LBACK,
      IC_SYNC_SR_PEE => IC_SYNC_SR_PEE,
      IC_SYNC_SR_RSTST => IC_SYNC_SR_RSTST,
      IC_SYNC_SR_SLEEP => IC_SYNC_SR_SLEEP,
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      IC_SYNC_TSR_WEN_FS3 => \ic/IC_SYNC_TSR_WEN_FS3\,
      IC_TIMESTAMP_RST_reg => IC_TIMESTAMP_RST,
      IC_TIMESTAMP_RST_reg_0 => IC_TIMESTAMP_RST_i_1_n_0,
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_D2 => \ol_rbmm/GEN_IMM.ol_imm/ID_MATCH_EN_D2\,
      ID_MATCH_EN_FS_D1 => \olglue/ID_MATCH_EN_FS_D1\,
      INDEX_VALID_SIG_reg => INDEX_VALID_SIG_i_1_n_0,
      \MATCHED_FILTER_INDEX_reg[4]\(4 downto 0) => MATCHED_FILTER_INDEX(4 downto 0),
      MATCH_RESULT_FS2_D1 => \timestamp/MATCH_RESULT_FS2_D1\,
      MATCH_RESULT_SIG_reg => MATCH_RESULT,
      MATCH_RESULT_SIG_reg_0 => MATCH_RESULT_SIG_i_1_n_0,
      MATCH_RESULT_TO_BSP0 => \timestamp/MATCH_RESULT_TO_BSP0\,
      MATCH_RESULT_TO_BSP_reg => tl_n_253,
      MATCH_RUNNING_SIG_reg => ol_n_20,
      MATCH_RUNNING_SIG_reg_0 => MATCH_RUNNING_SIG_i_1_n_0,
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      MSG_ON_CAN_BUS_AXI_D1 => MSG_ON_CAN_BUS_AXI_D1,
      \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\(0) => IC_SYNC_SR_ESTAT(1),
      OL_RX_FIFO_FULL => OL_RX_FIFO_FULL,
      OL_RX_FIFO_FULL_F1 => OL_RX_FIFO_FULL_F1,
      Q(0) => \ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_i_reg\(6),
      \RD_DATA_RET_reg[0]\(31 downto 0) => \RD_DATA_RET_reg[0]\(31 downto 0),
      \RD_DATA_RET_reg[0]_0\(31 downto 0) => \RD_DATA_RET_reg[0]_0\(31 downto 0),
      \RXE_DATA_STORED_AT_DLC_reg[0]\(10) => ol_n_310,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(9) => ol_n_311,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(8) => ol_n_312,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(7) => ol_n_313,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(6) => ol_n_314,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(5) => ol_n_315,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(4) => ol_n_316,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(3) => ol_n_317,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(2) => ol_n_318,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(1) => ol_n_319,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(0) => ol_n_320,
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(31) => RXE_DOUT(0),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(30) => RXE_DOUT(1),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(29) => RXE_DOUT(2),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(28) => RXE_DOUT(3),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(27) => RXE_DOUT(4),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(26) => RXE_DOUT(5),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(25) => RXE_DOUT(6),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(24) => RXE_DOUT(7),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(23) => RXE_DOUT(8),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(22) => RXE_DOUT(9),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(21) => RXE_DOUT(10),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(20) => RXE_DOUT(11),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(19) => RXE_DOUT(12),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(18) => RXE_DOUT(13),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(17) => RXE_DOUT(14),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(16) => RXE_DOUT(15),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(15) => RXE_DOUT(16),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(14) => RXE_DOUT(17),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(13) => RXE_DOUT(18),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(12) => RXE_DOUT(19),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(11) => RXE_DOUT(20),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10) => RXE_DOUT(21),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(9) => RXE_DOUT(22),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(8) => RXE_DOUT(23),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(7) => RXE_DOUT(24),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(6) => RXE_DOUT(25),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(5) => RXE_DOUT(26),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(4) => RXE_DOUT(27),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(3) => RXE_DOUT(28),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(2) => RXE_DOUT(29),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(1) => RXE_DOUT(30),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(0) => RXE_DOUT(31),
      RXE_FDF_I => \bsp/RXE_FDF_I\,
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_RXFIFO_WEN => RXE_RXFIFO_WEN,
      RXE_RXFIFO_WEN_FD1 => \bsp/RXE_RXFIFO_WEN_FD1\,
      RXE_RXFIFO_WEN_FD2 => \bsp/RXE_RXFIFO_WEN_FD2\,
      RXE_RXMSG_INVAL_F0 => RXE_RXMSG_INVAL_F0,
      RXE_RXMSG_INVAL_F1 => RXE_RXMSG_INVAL_F1,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXF_FULL_AT_MSG_BOUNDARY => RXF_FULL_AT_MSG_BOUNDARY,
      RXF_FULL_AT_MSG_BOUNDARY_F1 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      RXF_FULL_I_reg => ol_n_18,
      RXMNF_SET => RXMNF_SET,
      RXOK_FS3 => RXOK_FS3,
      RXWM_SET => RXWM_SET,
      RXWM_SET_F1 => RXWM_SET_F1,
      RX_ADDR_M_CC_F1(9 downto 0) => RX_ADDR_M_CC_F1(10 downto 1),
      S(0) => ol_n_271,
      \SINGLE_BIT.s_level_out_d4_reg\ => \ic/IC_REG_SR_PEE_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \ic/IC_REG_SR_BSFR_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_1\ => \ic/IC_REG_ESR_F_CRCER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_10\ => \ic/IC_REG_ESR_BERR_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_11\ => \ic/IC_REG_ESR_ACKER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_12\ => \ic/IC_REG_SR_SLEEP_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_13\ => RXOK_FS2,
      \SINGLE_BIT.s_level_out_d4_reg_14\ => \ic/IC_REG_ISR_MSGLST_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_15\ => \ic/IC_REG_ISR_MSGLST_FS2_F1\,
      \SINGLE_BIT.s_level_out_d4_reg_16\ => \ic/IC_REG_ISR_MSGLST_FS2_TXE\,
      \SINGLE_BIT.s_level_out_d4_reg_17\ => \ic/IC_REG_ISR_BSOFF_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_2\ => \ic/IC_REG_ESR_F_FMER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_3\ => \ic/IC_REG_ESR_F_STER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_4\ => \ic/IC_REG_ESR_F_BERR_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_5\ => \ic/IC_SYNC_TSR_WEN_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_6\ => \ic/IC_SYNC_ECR_WEN_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_7\ => \ic/IC_REG_ESR_CRCER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_8\ => \ic/IC_REG_ESR_FMER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_9\ => \ic/IC_REG_ESR_STER_FS2\,
      \SINGLE_BIT.s_level_out_d6_reg\ => \ic/IC_REG_ISR_ARBLST_FS2\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \ic/IC_REG_ISR_TXOK_FS2\,
      SR(0) => E_RST_I_reg,
      SYNC_RST_TL => SYNC_RST_TL,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      TRR_REG_WRITE_PULSE => \ol_tbmm/TRR_REG_WRITE_PULSE\,
      \TRR_i_D1_reg[23]\ => ol_n_228,
      \TRR_i_D1_reg[28]\ => ol_n_227,
      \TRR_i_reg[13]\ => ol_n_226,
      \TRR_i_reg[13]_0\ => ol_n_229,
      TS_RX_WDATA_F1(20) => TS_RX_WDATA_F1(11),
      TS_RX_WDATA_F1(19) => TS_RX_WDATA_F1(12),
      TS_RX_WDATA_F1(18) => TS_RX_WDATA_F1(13),
      TS_RX_WDATA_F1(17) => TS_RX_WDATA_F1(14),
      TS_RX_WDATA_F1(16) => TS_RX_WDATA_F1(15),
      TS_RX_WDATA_F1(15) => TS_RX_WDATA_F1(16),
      TS_RX_WDATA_F1(14) => TS_RX_WDATA_F1(17),
      TS_RX_WDATA_F1(13) => TS_RX_WDATA_F1(18),
      TS_RX_WDATA_F1(12) => TS_RX_WDATA_F1(19),
      TS_RX_WDATA_F1(11) => TS_RX_WDATA_F1(20),
      TS_RX_WDATA_F1(10) => TS_RX_WDATA_F1(21),
      TS_RX_WDATA_F1(9) => TS_RX_WDATA_F1(22),
      TS_RX_WDATA_F1(8) => TS_RX_WDATA_F1(23),
      TS_RX_WDATA_F1(7) => TS_RX_WDATA_F1(24),
      TS_RX_WDATA_F1(6) => TS_RX_WDATA_F1(25),
      TS_RX_WDATA_F1(5) => TS_RX_WDATA_F1(26),
      TS_RX_WDATA_F1(4) => TS_RX_WDATA_F1(27),
      TS_RX_WDATA_F1(3) => TS_RX_WDATA_F1(28),
      TS_RX_WDATA_F1(2) => TS_RX_WDATA_F1(29),
      TS_RX_WDATA_F1(1) => TS_RX_WDATA_F1(30),
      TS_RX_WDATA_F1(0) => TS_RX_WDATA_F1(31),
      TS_RX_WEN => TS_RX_WEN,
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      TXEWM_SET => TXEWM_SET,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      \TXE_DATA_TS_reg[7]\(0) => ol_n_249,
      TXE_MSGVAL_D1 => \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D1\,
      TXE_MSGVAL_D2 => \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D2\,
      TXE_MSGVAL_FD1 => \bsp/TXE_MSGVAL_FD1\,
      TXE_MSGVAL_FD2 => \bsp/TXE_MSGVAL_FD2\,
      ack_s_gate_toggle => \ol_rbmm/GEN_IMM.ol_imm/ack_s_gate_toggle\,
      ack_s_gate_toggle_reg => ack_s_gate_toggle_i_1_n_0,
      addr_location_incr_count_reg(0) => TXE_BRAM_ADDR(10),
      \addr_location_incr_count_reg[0]_0\(0) => tl_n_131,
      \addr_location_incr_count_reg[4]\ => \^txe_tx_ren_d1_reg\,
      addr_location_incr_count_reg_0 => addr_location_incr_count_i_1_n_0,
      addr_location_incr_count_reg_0_sp_1 => RX_ADDR_M_CC_F1(0),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      \arststages_ff_reg[1]\(0) => OL_FIFO_RST,
      \arststages_ff_reg[1]_0\ => ol_n_247,
      can_clk => can_clk,
      can_phy_rx => can_phy_rx,
      can_phy_rx_0 => ol_n_235,
      dest_arst => \olglue/sync_tl_rst_n\,
      dest_rst => dest_rst,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      enb => enb,
      host_req_reg => host_req_reg,
      \ic_reg_sr_tdcv_cdc_tig_reg[6]\(6 downto 0) => IC_REG_SR_TDCV(6 downto 0),
      \ic_sync_ecr_cdc_tig_reg[0]\(15) => IC_SYNC_ECR(0),
      \ic_sync_ecr_cdc_tig_reg[0]\(14) => IC_SYNC_ECR(1),
      \ic_sync_ecr_cdc_tig_reg[0]\(13) => IC_SYNC_ECR(2),
      \ic_sync_ecr_cdc_tig_reg[0]\(12) => IC_SYNC_ECR(3),
      \ic_sync_ecr_cdc_tig_reg[0]\(11) => IC_SYNC_ECR(4),
      \ic_sync_ecr_cdc_tig_reg[0]\(10) => IC_SYNC_ECR(5),
      \ic_sync_ecr_cdc_tig_reg[0]\(9) => IC_SYNC_ECR(6),
      \ic_sync_ecr_cdc_tig_reg[0]\(8) => IC_SYNC_ECR(7),
      \ic_sync_ecr_cdc_tig_reg[0]\(7) => IC_SYNC_ECR(8),
      \ic_sync_ecr_cdc_tig_reg[0]\(6) => IC_SYNC_ECR(9),
      \ic_sync_ecr_cdc_tig_reg[0]\(5) => IC_SYNC_ECR(10),
      \ic_sync_ecr_cdc_tig_reg[0]\(4) => IC_SYNC_ECR(11),
      \ic_sync_ecr_cdc_tig_reg[0]\(3) => IC_SYNC_ECR(12),
      \ic_sync_ecr_cdc_tig_reg[0]\(2) => IC_SYNC_ECR(13),
      \ic_sync_ecr_cdc_tig_reg[0]\(1) => IC_SYNC_ECR(14),
      \ic_sync_ecr_cdc_tig_reg[0]\(0) => IC_SYNC_ECR(15),
      \id_for_match_cdc_tig_reg[0]_0\(31) => ID_FOR_MATCH(0),
      \id_for_match_cdc_tig_reg[0]_0\(30) => ID_FOR_MATCH(1),
      \id_for_match_cdc_tig_reg[0]_0\(29) => ID_FOR_MATCH(2),
      \id_for_match_cdc_tig_reg[0]_0\(28) => ID_FOR_MATCH(3),
      \id_for_match_cdc_tig_reg[0]_0\(27) => ID_FOR_MATCH(4),
      \id_for_match_cdc_tig_reg[0]_0\(26) => ID_FOR_MATCH(5),
      \id_for_match_cdc_tig_reg[0]_0\(25) => ID_FOR_MATCH(6),
      \id_for_match_cdc_tig_reg[0]_0\(24) => ID_FOR_MATCH(7),
      \id_for_match_cdc_tig_reg[0]_0\(23) => ID_FOR_MATCH(8),
      \id_for_match_cdc_tig_reg[0]_0\(22) => ID_FOR_MATCH(9),
      \id_for_match_cdc_tig_reg[0]_0\(21) => ID_FOR_MATCH(10),
      \id_for_match_cdc_tig_reg[0]_0\(20) => ID_FOR_MATCH(11),
      \id_for_match_cdc_tig_reg[0]_0\(19) => ID_FOR_MATCH(12),
      \id_for_match_cdc_tig_reg[0]_0\(18) => ID_FOR_MATCH(13),
      \id_for_match_cdc_tig_reg[0]_0\(17) => ID_FOR_MATCH(14),
      \id_for_match_cdc_tig_reg[0]_0\(16) => ID_FOR_MATCH(15),
      \id_for_match_cdc_tig_reg[0]_0\(15) => ID_FOR_MATCH(16),
      \id_for_match_cdc_tig_reg[0]_0\(14) => ID_FOR_MATCH(17),
      \id_for_match_cdc_tig_reg[0]_0\(13) => ID_FOR_MATCH(18),
      \id_for_match_cdc_tig_reg[0]_0\(12) => ID_FOR_MATCH(19),
      \id_for_match_cdc_tig_reg[0]_0\(11) => ID_FOR_MATCH(20),
      \id_for_match_cdc_tig_reg[0]_0\(10) => ID_FOR_MATCH(21),
      \id_for_match_cdc_tig_reg[0]_0\(9) => ID_FOR_MATCH(22),
      \id_for_match_cdc_tig_reg[0]_0\(8) => ID_FOR_MATCH(23),
      \id_for_match_cdc_tig_reg[0]_0\(7) => ID_FOR_MATCH(24),
      \id_for_match_cdc_tig_reg[0]_0\(6) => ID_FOR_MATCH(25),
      \id_for_match_cdc_tig_reg[0]_0\(5) => ID_FOR_MATCH(26),
      \id_for_match_cdc_tig_reg[0]_0\(4) => ID_FOR_MATCH(27),
      \id_for_match_cdc_tig_reg[0]_0\(3) => ID_FOR_MATCH(28),
      \id_for_match_cdc_tig_reg[0]_0\(2) => ID_FOR_MATCH(29),
      \id_for_match_cdc_tig_reg[0]_0\(1) => ID_FOR_MATCH(30),
      \id_for_match_cdc_tig_reg[0]_0\(0) => ID_FOR_MATCH(31),
      imm_cs(1 downto 0) => \ol_rbmm/GEN_IMM.ol_imm/imm_cs\(1 downto 0),
      index_valid_sig => \ol_tbmm/index_valid_sig\,
      invalidate_buffer_i => \ol_tbmm/invalidate_buffer_i\,
      invalidate_buffer_reg => invalidate_buffer_i_1_n_0,
      ip2bus_intrevent => ip2bus_intrevent,
      \out\ => \olglue/ID_MATCH_EN_FS\,
      p_13_in(18 downto 17) => \ic/p_13_in\(31 downto 30),
      p_13_in(16 downto 7) => \ic/p_13_in\(17 downto 8),
      p_13_in(6 downto 0) => \ic/p_13_in\(6 downto 0),
      p_14_in(1 downto 0) => \ic/p_14_in\(10 downto 9),
      p_51_in => \ic/p_51_in\,
      p_71_in => \ic/p_71_in\,
      postpone_flag => \ol_tbmm/ol_nrh/postpone_flag\,
      postpone_flag_2 => \ol_tbmm/ol_nrh/postpone_flag_2\,
      postpone_flag_2_reg => ol_n_210,
      postpone_flag_2_reg_0 => postpone_flag_2_i_1_n_0,
      postpone_flag_reg => postpone_flag_i_1_n_0,
      pr1_rd_req_reg => pr1_rd_req_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      src_arst => src_arst,
      src_in => BUFFER_IS_READY,
      sync_tl_rst_n_d2_reg => ol_n_248,
      \syncstages_ff_reg[3]\ => Bus2IP_Reset,
      tbs_running_sig => \ol_tbmm/tbs_running_sig\,
      \time_stamp_cnt_cdc_tig_reg[0]\(15) => TIME_STAMP_CNT(0),
      \time_stamp_cnt_cdc_tig_reg[0]\(14) => TIME_STAMP_CNT(1),
      \time_stamp_cnt_cdc_tig_reg[0]\(13) => TIME_STAMP_CNT(2),
      \time_stamp_cnt_cdc_tig_reg[0]\(12) => TIME_STAMP_CNT(3),
      \time_stamp_cnt_cdc_tig_reg[0]\(11) => TIME_STAMP_CNT(4),
      \time_stamp_cnt_cdc_tig_reg[0]\(10) => TIME_STAMP_CNT(5),
      \time_stamp_cnt_cdc_tig_reg[0]\(9) => TIME_STAMP_CNT(6),
      \time_stamp_cnt_cdc_tig_reg[0]\(8) => TIME_STAMP_CNT(7),
      \time_stamp_cnt_cdc_tig_reg[0]\(7) => TIME_STAMP_CNT(8),
      \time_stamp_cnt_cdc_tig_reg[0]\(6) => TIME_STAMP_CNT(9),
      \time_stamp_cnt_cdc_tig_reg[0]\(5) => TIME_STAMP_CNT(10),
      \time_stamp_cnt_cdc_tig_reg[0]\(4) => TIME_STAMP_CNT(11),
      \time_stamp_cnt_cdc_tig_reg[0]\(3) => TIME_STAMP_CNT(12),
      \time_stamp_cnt_cdc_tig_reg[0]\(2) => TIME_STAMP_CNT(13),
      \time_stamp_cnt_cdc_tig_reg[0]\(1) => TIME_STAMP_CNT(14),
      \time_stamp_cnt_cdc_tig_reg[0]\(0) => TIME_STAMP_CNT(15),
      trigger_next_round => \ol_tbmm/ol_tbs/trigger_next_round\,
      \txe_id_data_i_reg[0]\(31 downto 0) => \TXE_DLC_I_reg[0]\(31 downto 0),
      wea(0) => wea(0),
      winning_or_locked_index_cancel_req_reg => CANCEL_OR_INVALIDATE_BUFFER_OL2TL,
      \wr_index_i_reg[1]\ => tl_n_132,
      \wr_index_i_reg[1]_0\ => tl_n_134,
      \wr_index_i_reg[6]\(0) => \ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_i_reg\(6),
      \wr_index_i_reg[6]_0\(0) => tl_n_133,
      \wr_index_i_reg[6]_1\(0) => tl_n_135
    );
postpone_flag_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
        port map (
      I0 => BSP_IN_IFSPACE_OL,
      I1 => MSG_ON_CAN_BUS_AXI_D1,
      I2 => \ol_tbmm/index_valid_sig\,
      I3 => \ol_tbmm/TRR_REG_WRITE_PULSE\,
      I4 => \ol_tbmm/ol_nrh/postpone_flag_2\,
      O => postpone_flag_2_i_1_n_0
    );
postpone_flag_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \ol_tbmm/TRR_REG_WRITE_PULSE\,
      I1 => \ol_tbmm/tbs_running_sig\,
      I2 => \ol_tbmm/ol_nrh/postpone_flag\,
      O => postpone_flag_i_1_n_0
    );
sync_tl_rst_n_d1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \olglue/sync_tl_rst_n\,
      O => SYNC_RST_TL
    );
tl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top
     port map (
      BIS_HSYNC_FLG_I => BIS_HSYNC_FLG_I,
      BIS_HSYNC_FLG_I_reg => BIS_HSYNC_FLG_I_i_1_n_0,
      BRS_EN_I_FLAG => \bsp/BRS_EN_I_FLAG\,
      BRS_L_SP_FE_reg => tl_n_232,
      BSP_CRCERR_I_CANFD_FLG => \bsp/BSP_CRCERR_I_CANFD_FLG\,
      BSP_CRCERR_I_CANFD_FLG0 => \bsp/BSP_CRCERR_I_CANFD_FLG0\,
      BSP_CRCERR_I_CANFD_FLG_reg => BSP_CRCERR_I_CANFD_FLG_i_1_n_0,
      BSP_CRCERR_I_CAN_FLG => \bsp/BSP_CRCERR_I_CAN_FLG\,
      BSP_CRCERR_I_CAN_FLG0 => \bsp/BSP_CRCERR_I_CAN_FLG0\,
      BSP_CRCERR_I_CAN_FLG_reg => BSP_CRCERR_I_CAN_FLG_i_1_n_0,
      BSP_IC_ACK_ERROR_I_reg => BSP_IC_ACK_ERROR_I_i_1_n_0,
      BSP_IC_BIT_ERROR_I_reg => BSP_IC_BIT_ERROR_I_i_1_n_0,
      BSP_IC_CRC_ERROR_I_reg => BSP_IC_CRC_ERROR_I_i_1_n_0,
      BSP_IC_FRM_ERROR_I_reg => BSP_IC_FRM_ERROR_I_i_1_n_0,
      BSP_IC_F_BIT_ERROR_I_reg => BSP_IC_F_BIT_ERROR_I_i_1_n_0,
      BSP_IC_F_CRC_ERROR_I_reg => BSP_IC_F_CRC_ERROR_I_i_1_n_0,
      BSP_IC_F_FRM_ERROR_I_reg => BSP_IC_F_FRM_ERROR_I_i_1_n_0,
      BSP_IC_F_STUFF_ERROR_I_reg => BSP_IC_F_STUFF_ERROR_I_i_1_n_0,
      BSP_IC_STUFF_ERROR_I_reg => BSP_IC_STUFF_ERROR_I_i_1_n_0,
      BSP_IDVALID_FD1 => \bsp/BSP_IDVALID_FD1\,
      BSP_IDVALID_FD2 => \bsp/BSP_IDVALID_FD2\,
      BSP_IN_EOF => BSP_IN_EOF,
      BSP_IN_ID_STATE_D1 => \bsp/BSP_IN_ID_STATE_D1\,
      BSP_IN_ID_STATE_I => \bsp/BSP_IN_ID_STATE_I\,
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      BSP_TXBIT_D1_reg => BSP_TXBIT_D1_i_1_n_0,
      BSP_TXBIT_FD => BSP_TXBIT_FD,
      BSP_TXBIT_FD_reg => tl_n_75,
      BSP_TXBIT_FD_reg_0 => tl_n_223,
      BSP_TXBIT_FD_reg_1 => tl_n_229,
      BSP_TXBIT_FD_reg_2 => BSP_TXBIT_FD_i_1_n_0,
      BSP_TXBIT_I => BSP_TXBIT_I,
      \BTL_NTQ_I0_carry__0\(0) => tl_n_252,
      BTL_RXBIT => BTL_RXBIT,
      BTL_RXBIT_I_reg => tl_n_231,
      BTL_RXBIT_I_reg_0 => tl_n_233,
      BTL_RXBIT_I_reg_1 => tl_n_249,
      BTL_RXBIT_I_reg_2 => BTL_RXBIT_I_i_1_n_0,
      BTL_SAMP_EN => BTL_SAMP_EN,
      BTL_SAMP_EN_D1_reg => tl_n_112,
      BTL_SAMP_EN_FD1 => BTL_SAMP_EN_FD1,
      BTL_SAMP_EN_FD2 => BTL_SAMP_EN_FD2,
      CANCEL_CONFIRMED_TL2OL_I_reg => CANCEL_CONFIRMED_TL2OL_I_i_1_n_0,
      CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      CAN_PHY_RX_D => \btl/CAN_PHY_RX_D\,
      CAN_PHY_RX_I1 => CAN_PHY_RX_I1,
      CAN_PHY_RX_I_NEG_FLOP => CAN_PHY_RX_I_NEG_FLOP,
      CAN_PHY_TX_LP => CAN_PHY_TX_LP,
      CAN_PHY_TX_LP_reg => CAN_PHY_TX_LP_i_1_n_0,
      CAN_PHY_TX_POS_FLOP_X2 => \btl/CAN_PHY_TX_POS_FLOP_X2\,
      CAN_PHY_TX_POS_FLOP_X2_reg => tl_n_76,
      CAN_PHY_TX_POS_FLOP_X2_reg_0 => CAN_PHY_TX_POS_FLOP_X2_i_1_n_0,
      CAN_PHY_TX_POS_FLOP_reg => tl_n_77,
      CAN_PHY_TX_POS_FLOP_reg_0 => CAN_PHY_TX_POS_FLOP_i_1_n_0,
      CLKM_EN => CLKM_EN,
      CLKM_EN_D1 => \timestamp/CLKM_EN_D1\,
      CO(0) => \btl/CNTR_EQ_NTQ_I\,
      D(15) => TIME_STAMP_CNT(0),
      D(14) => TIME_STAMP_CNT(1),
      D(13) => TIME_STAMP_CNT(2),
      D(12) => TIME_STAMP_CNT(3),
      D(11) => TIME_STAMP_CNT(4),
      D(10) => TIME_STAMP_CNT(5),
      D(9) => TIME_STAMP_CNT(6),
      D(8) => TIME_STAMP_CNT(7),
      D(7) => TIME_STAMP_CNT(8),
      D(6) => TIME_STAMP_CNT(9),
      D(5) => TIME_STAMP_CNT(10),
      D(4) => TIME_STAMP_CNT(11),
      D(3) => TIME_STAMP_CNT(12),
      D(2) => TIME_STAMP_CNT(13),
      D(1) => TIME_STAMP_CNT(14),
      D(0) => TIME_STAMP_CNT(15),
      E(0) => ID_MATCH_EN_i_1_n_0,
      \EMU_OL_ECR_I_reg[0]\(15) => IC_SYNC_ECR(0),
      \EMU_OL_ECR_I_reg[0]\(14) => IC_SYNC_ECR(1),
      \EMU_OL_ECR_I_reg[0]\(13) => IC_SYNC_ECR(2),
      \EMU_OL_ECR_I_reg[0]\(12) => IC_SYNC_ECR(3),
      \EMU_OL_ECR_I_reg[0]\(11) => IC_SYNC_ECR(4),
      \EMU_OL_ECR_I_reg[0]\(10) => IC_SYNC_ECR(5),
      \EMU_OL_ECR_I_reg[0]\(9) => IC_SYNC_ECR(6),
      \EMU_OL_ECR_I_reg[0]\(8) => IC_SYNC_ECR(7),
      \EMU_OL_ECR_I_reg[0]\(7) => IC_SYNC_ECR(8),
      \EMU_OL_ECR_I_reg[0]\(6) => IC_SYNC_ECR(9),
      \EMU_OL_ECR_I_reg[0]\(5) => IC_SYNC_ECR(10),
      \EMU_OL_ECR_I_reg[0]\(4) => IC_SYNC_ECR(11),
      \EMU_OL_ECR_I_reg[0]\(3) => IC_SYNC_ECR(12),
      \EMU_OL_ECR_I_reg[0]\(2) => IC_SYNC_ECR(13),
      \EMU_OL_ECR_I_reg[0]\(1) => IC_SYNC_ECR(14),
      \EMU_OL_ECR_I_reg[0]\(0) => IC_SYNC_ECR(15),
      ERR_TXBERR_I_FD_SSP_EN_1_reg => tl_n_244,
      HSYNC_FLG_I => \btl/HSYNC_FLG_I\,
      HSYNC_FLG_I0 => \btl/HSYNC_FLG_I0\,
      HSYNC_FLG_I_reg => HSYNC_FLG_I_i_1_n_0,
      HSYNC_OCCR_D_reg => tl_n_246,
      IC_REG_MSR_LBACK => IC_REG_MSR_LBACK,
      IC_REG_MSR_SNOOP_FS2_D1_reg => tl_n_129,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      IC_SYNC_ISR_BSOFF => IC_SYNC_ISR_BSOFF,
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      IC_SYNC_ISR_MSGLST_F1_reg => IC_SYNC_ISR_MSGLST_F1_i_1_n_0,
      IC_SYNC_ISR_MSGLST_reg => \IC_SYNC_ISR_MSGLST_i_1__0_n_0\,
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      IC_SYNC_SR_BIDLE => IC_SYNC_SR_BIDLE,
      IC_SYNC_SR_BSFR => IC_SYNC_SR_BSFR,
      IC_SYNC_SR_ERRWRN => IC_SYNC_SR_ERRWRN,
      \IC_SYNC_SR_ESTAT_reg[1]_0\(0) => IC_SYNC_SR_ESTAT(1),
      IC_SYNC_SR_LBACK => IC_SYNC_SR_LBACK,
      IC_SYNC_SR_PEE => IC_SYNC_SR_PEE,
      IC_SYNC_SR_RSTST => IC_SYNC_SR_RSTST,
      IC_SYNC_SR_SLEEP => IC_SYNC_SR_SLEEP,
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      \ID_FOR_MATCH_reg[0]\(31) => ID_FOR_MATCH(0),
      \ID_FOR_MATCH_reg[0]\(30) => ID_FOR_MATCH(1),
      \ID_FOR_MATCH_reg[0]\(29) => ID_FOR_MATCH(2),
      \ID_FOR_MATCH_reg[0]\(28) => ID_FOR_MATCH(3),
      \ID_FOR_MATCH_reg[0]\(27) => ID_FOR_MATCH(4),
      \ID_FOR_MATCH_reg[0]\(26) => ID_FOR_MATCH(5),
      \ID_FOR_MATCH_reg[0]\(25) => ID_FOR_MATCH(6),
      \ID_FOR_MATCH_reg[0]\(24) => ID_FOR_MATCH(7),
      \ID_FOR_MATCH_reg[0]\(23) => ID_FOR_MATCH(8),
      \ID_FOR_MATCH_reg[0]\(22) => ID_FOR_MATCH(9),
      \ID_FOR_MATCH_reg[0]\(21) => ID_FOR_MATCH(10),
      \ID_FOR_MATCH_reg[0]\(20) => ID_FOR_MATCH(11),
      \ID_FOR_MATCH_reg[0]\(19) => ID_FOR_MATCH(12),
      \ID_FOR_MATCH_reg[0]\(18) => ID_FOR_MATCH(13),
      \ID_FOR_MATCH_reg[0]\(17) => ID_FOR_MATCH(14),
      \ID_FOR_MATCH_reg[0]\(16) => ID_FOR_MATCH(15),
      \ID_FOR_MATCH_reg[0]\(15) => ID_FOR_MATCH(16),
      \ID_FOR_MATCH_reg[0]\(14) => ID_FOR_MATCH(17),
      \ID_FOR_MATCH_reg[0]\(13) => ID_FOR_MATCH(18),
      \ID_FOR_MATCH_reg[0]\(12) => ID_FOR_MATCH(19),
      \ID_FOR_MATCH_reg[0]\(11) => ID_FOR_MATCH(20),
      \ID_FOR_MATCH_reg[0]\(10) => ID_FOR_MATCH(21),
      \ID_FOR_MATCH_reg[0]\(9) => ID_FOR_MATCH(22),
      \ID_FOR_MATCH_reg[0]\(8) => ID_FOR_MATCH(23),
      \ID_FOR_MATCH_reg[0]\(7) => ID_FOR_MATCH(24),
      \ID_FOR_MATCH_reg[0]\(6) => ID_FOR_MATCH(25),
      \ID_FOR_MATCH_reg[0]\(5) => ID_FOR_MATCH(26),
      \ID_FOR_MATCH_reg[0]\(4) => ID_FOR_MATCH(27),
      \ID_FOR_MATCH_reg[0]\(3) => ID_FOR_MATCH(28),
      \ID_FOR_MATCH_reg[0]\(2) => ID_FOR_MATCH(29),
      \ID_FOR_MATCH_reg[0]\(1) => ID_FOR_MATCH(30),
      \ID_FOR_MATCH_reg[0]\(0) => ID_FOR_MATCH(31),
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_reg => ID_MATCH_EN_i_2_n_0,
      IFF6_EN_FS2 => IFF6_EN_FS2,
      IFF_EN_FS2 => IFF_EN_FS2,
      \MATCHED_FILTER_INDEX_FS2_D1_reg[0]\ => tl_n_253,
      MATCH_RESULT_0_D1 => \timestamp/MATCH_RESULT_0_D1\,
      MATCH_RESULT_1_D1 => \timestamp/MATCH_RESULT_1_D1\,
      MATCH_RESULT_FS2_D1 => \timestamp/MATCH_RESULT_FS2_D1\,
      MATCH_RESULT_TO_BSP0 => \timestamp/MATCH_RESULT_TO_BSP0\,
      \MEM_reg[3]\ => tl_n_254,
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      MSG_ON_CAN_BUS_reg => MSG_ON_CAN_BUS_i_1_n_0,
      MSR_LBACK_FS2 => MSR_LBACK_FS2,
      MSR_SNOOP_FS2 => MSR_SNOOP_FS2,
      OL_RX_FIFO_FULL => OL_RX_FIFO_FULL,
      OL_RX_FIFO_FULL_F1 => OL_RX_FIFO_FULL_F1,
      Q(6 downto 0) => IC_REG_SR_TDCV(6 downto 0),
      RXE_BRS_I => \bsp/RXE_BRS_I\,
      RXE_BRS_I_reg => RXE_BRS_I_i_1_n_0,
      \RXE_COUNTER_I_reg[0]\ => tl_n_120,
      \RXE_COUNTER_I_reg[0]_0\ => tl_n_251,
      \RXE_COUNTER_I_reg[1]\ => tl_n_119,
      \RXE_COUNTER_I_reg[4]\ => tl_n_115,
      \RXE_COUNTER_I_reg[4]_0\ => tl_n_237,
      \RXE_COUNTER_I_reg[4]_1\ => tl_n_239,
      \RXE_COUNTER_I_reg[4]_2\ => tl_n_240,
      \RXE_COUNTER_I_reg[4]_3\ => tl_n_241,
      \RXE_COUNTER_I_reg[5]\ => tl_n_116,
      \RXE_COUNTER_I_reg[6]\ => tl_n_238,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(31 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(31 downto 0),
      RXE_ESI_I_reg => tl_n_106,
      RXE_ESI_I_reg_0 => RXE_ESI_I_i_1_n_0,
      RXE_FDF_I => \bsp/RXE_FDF_I\,
      RXE_FDF_I_reg => RXE_FDF_I_i_1_n_0,
      RXE_IC_RXOK_I_reg => RXE_IC_RXOK_I_i_1_n_0,
      RXE_IDE_I => \bsp/RXE_IDE_I\,
      RXE_IDE_I_reg => tl_n_248,
      RXE_IDE_I_reg_0 => RXE_IDE_I_i_1_n_0,
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_MSGVAL_FD1 => \bsp/RXE_MSGVAL_FD1\,
      RXE_MSGVAL_FD2 => \bsp/RXE_MSGVAL_FD2\,
      RXE_PASSFLG_I => \bsp/RXE_PASSFLG_I\,
      RXE_PASSFLG_I_reg => RXE_PASSFLG_I_i_2_n_0,
      RXE_RTR_I => \bsp/RXE_RTR_I\,
      RXE_RTR_I_reg => RXE_RTR_I_i_1_n_0,
      RXE_RXFIFO_WEN_FD1 => \bsp/RXE_RXFIFO_WEN_FD1\,
      RXE_RXFIFO_WEN_FD2 => \bsp/RXE_RXFIFO_WEN_FD2\,
      RXE_RXMSG_INVAL_F0 => RXE_RXMSG_INVAL_F0,
      RXE_RXMSG_INVAL_F1 => RXE_RXMSG_INVAL_F1,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXE_RXMSG_VAL_F0_reg => tl_n_132,
      RXE_RXMSG_VAL_F0_reg_0(0) => tl_n_133,
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXE_RXMSG_VAL_F1_reg => tl_n_134,
      RXE_RXMSG_VAL_F1_reg_0(0) => tl_n_135,
      \RXE_SREG_I_reg[24]\(31) => RXE_DOUT(0),
      \RXE_SREG_I_reg[24]\(30) => RXE_DOUT(1),
      \RXE_SREG_I_reg[24]\(29) => RXE_DOUT(2),
      \RXE_SREG_I_reg[24]\(28) => RXE_DOUT(3),
      \RXE_SREG_I_reg[24]\(27) => RXE_DOUT(4),
      \RXE_SREG_I_reg[24]\(26) => RXE_DOUT(5),
      \RXE_SREG_I_reg[24]\(25) => RXE_DOUT(6),
      \RXE_SREG_I_reg[24]\(24) => RXE_DOUT(7),
      \RXE_SREG_I_reg[24]\(23) => RXE_DOUT(8),
      \RXE_SREG_I_reg[24]\(22) => RXE_DOUT(9),
      \RXE_SREG_I_reg[24]\(21) => RXE_DOUT(10),
      \RXE_SREG_I_reg[24]\(20) => RXE_DOUT(11),
      \RXE_SREG_I_reg[24]\(19) => RXE_DOUT(12),
      \RXE_SREG_I_reg[24]\(18) => RXE_DOUT(13),
      \RXE_SREG_I_reg[24]\(17) => RXE_DOUT(14),
      \RXE_SREG_I_reg[24]\(16) => RXE_DOUT(15),
      \RXE_SREG_I_reg[24]\(15) => RXE_DOUT(16),
      \RXE_SREG_I_reg[24]\(14) => RXE_DOUT(17),
      \RXE_SREG_I_reg[24]\(13) => RXE_DOUT(18),
      \RXE_SREG_I_reg[24]\(12) => RXE_DOUT(19),
      \RXE_SREG_I_reg[24]\(11) => RXE_DOUT(20),
      \RXE_SREG_I_reg[24]\(10) => RXE_DOUT(21),
      \RXE_SREG_I_reg[24]\(9) => RXE_DOUT(22),
      \RXE_SREG_I_reg[24]\(8) => RXE_DOUT(23),
      \RXE_SREG_I_reg[24]\(7) => RXE_DOUT(24),
      \RXE_SREG_I_reg[24]\(6) => RXE_DOUT(25),
      \RXE_SREG_I_reg[24]\(5) => RXE_DOUT(26),
      \RXE_SREG_I_reg[24]\(4) => RXE_DOUT(27),
      \RXE_SREG_I_reg[24]\(3) => RXE_DOUT(28),
      \RXE_SREG_I_reg[24]\(2) => RXE_DOUT(29),
      \RXE_SREG_I_reg[24]\(1) => RXE_DOUT(30),
      \RXE_SREG_I_reg[24]\(0) => RXE_DOUT(31),
      \RXE_SREG_I_reg[30]\(0) => tl_n_222,
      RXF_FULL_AT_MSG_BOUNDARY => RXF_FULL_AT_MSG_BOUNDARY,
      RXF_FULL_AT_MSG_BOUNDARY_F1 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg(0) => RXF_FULL_AT_MSG_BOUNDARY_reg(0),
      S(0) => ol_n_271,
      SM_FLAG_I_reg => tl_n_242,
      \SM_REG_I_reg[0]\ => CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0,
      \SM_REG_I_reg[1]\ => tl_n_113,
      SR(0) => OL_FIFO_RST,
      SSP_BTL_TXBIT_I => \btl/SSP_BTL_TXBIT_I\,
      SSP_BTL_TXBIT_I_reg => SSP_BTL_TXBIT_I_i_1_n_0,
      SSP_RCVD_RXBIT => \btl/SSP_RCVD_RXBIT\,
      SSP_RCVD_RXBIT_reg => SSP_RCVD_RXBIT_i_1_n_0,
      SYNC_RST_TL => SYNC_RST_TL,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      TDCV_CNT_REG_WEN_reg => TDCV_CNT_REG_WEN_i_1_n_0,
      TDC_SSP_SAMP_PT => \btl/tdc/TDC_SSP_SAMP_PT\,
      \TIME_STAMP_CNT_CAPTURE_reg[15]\(0) => BSP_IN_ID_STATE,
      TIME_STAMP_CNT_REG_WEN_reg => TIME_STAMP_CNT_REG_WEN_i_1_n_0,
      TS_COUNTER_SW_RST_D2 => \timestamp/TS_COUNTER_SW_RST_D2\,
      TS_RX_WDATA_F1(20) => TS_RX_WDATA_F1(11),
      TS_RX_WDATA_F1(19) => TS_RX_WDATA_F1(12),
      TS_RX_WDATA_F1(18) => TS_RX_WDATA_F1(13),
      TS_RX_WDATA_F1(17) => TS_RX_WDATA_F1(14),
      TS_RX_WDATA_F1(16) => TS_RX_WDATA_F1(15),
      TS_RX_WDATA_F1(15) => TS_RX_WDATA_F1(16),
      TS_RX_WDATA_F1(14) => TS_RX_WDATA_F1(17),
      TS_RX_WDATA_F1(13) => TS_RX_WDATA_F1(18),
      TS_RX_WDATA_F1(12) => TS_RX_WDATA_F1(19),
      TS_RX_WDATA_F1(11) => TS_RX_WDATA_F1(20),
      TS_RX_WDATA_F1(10) => TS_RX_WDATA_F1(21),
      TS_RX_WDATA_F1(9) => TS_RX_WDATA_F1(22),
      TS_RX_WDATA_F1(8) => TS_RX_WDATA_F1(23),
      TS_RX_WDATA_F1(7) => TS_RX_WDATA_F1(24),
      TS_RX_WDATA_F1(6) => TS_RX_WDATA_F1(25),
      TS_RX_WDATA_F1(5) => TS_RX_WDATA_F1(26),
      TS_RX_WDATA_F1(4) => TS_RX_WDATA_F1(27),
      TS_RX_WDATA_F1(3) => TS_RX_WDATA_F1(28),
      TS_RX_WDATA_F1(2) => TS_RX_WDATA_F1(29),
      TS_RX_WDATA_F1(1) => TS_RX_WDATA_F1(30),
      TS_RX_WDATA_F1(0) => TS_RX_WDATA_F1(31),
      TS_RX_WEN => TS_RX_WEN,
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      \TXE_DLC_I_reg[0]\(31 downto 0) => \TXE_DLC_I_reg[0]\(31 downto 0),
      TXE_IC_ARBLSS_I => \bsp/TXE_IC_ARBLSS_I\,
      TXE_IC_ARBLSS_I_reg => TXE_IC_ARBLSS_I_i_1_n_0,
      TXE_IC_TXOK_I_reg => TXE_IC_TXOK_I_i_1_n_0,
      TXE_MSGVAL_D1_I_reg(0) => tl_n_131,
      TXE_MSGVAL_FD1 => \bsp/TXE_MSGVAL_FD1\,
      TXE_MSGVAL_FD2 => \bsp/TXE_MSGVAL_FD2\,
      TXE_PASSTX_I => \bsp/TXE_PASSTX_I\,
      TXE_PASSTX_I_reg => TXE_PASSTX_I_i_1_n_0,
      TXE_TRNSMT_FLG_reg => tl_n_86,
      TXE_TXING055_out => \bsp/TXE_TXING055_out\,
      TXE_TXING_reg => tl_n_90,
      TXE_TXING_reg_0 => tl_n_109,
      TXE_TXING_reg_1 => tl_n_117,
      TXE_TXING_reg_2 => tl_n_245,
      TXE_TXING_reg_3 => TXE_TXING_i_1_n_0,
      TXE_TX_REN_D1 => \bsp/TXE_TX_REN_D1\,
      TXE_TX_REN_D1_reg => \^txe_tx_ren_d1_reg\,
      TXE_TX_REN_D1_reg_0 => TXE_TX_REN_D1_i_1_n_0,
      TXE_TX_REN_I => \bsp/TXE_TX_REN_I\,
      TXING_BRS_EN_BTR => TXING_BRS_EN_BTR,
      \addr_location_incr_count_reg[0]\ => ol_n_248,
      can_clk => can_clk,
      can_clk_x2 => can_clk_x2,
      dest_arst => \olglue/sync_tl_rst_n\,
      dest_out => \bsp/CANCEL_BUFFER\,
      ena => ena,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(10) => ol_n_310,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(9) => ol_n_311,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(8) => ol_n_312,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(7) => ol_n_313,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(6) => ol_n_314,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(5) => ol_n_315,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(4) => ol_n_316,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(3) => ol_n_317,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(2) => ol_n_318,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(1) => ol_n_319,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(0) => ol_n_320,
      \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(3) => IC_REG_F_BTR_SJW(0),
      \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(2) => IC_REG_F_BTR_SJW(1),
      \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(1) => IC_REG_F_BTR_SJW(2),
      \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(0) => IC_REG_F_BTR_SJW(3),
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(4) => IC_REG_F_BTR_TS1(0),
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(3) => IC_REG_F_BTR_TS1(1),
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(2) => IC_REG_F_BTR_TS1(2),
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(1) => IC_REG_F_BTR_TS1(3),
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(0) => IC_REG_F_BTR_TS1(4),
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(3) => IC_REG_F_BTR_TS2(0),
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(2) => IC_REG_F_BTR_TS2(1),
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(1) => IC_REG_F_BTR_TS2(2),
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(0) => IC_REG_F_BTR_TS2(3),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(7) => IC_REG_BRPR(0),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(6) => IC_REG_BRPR(1),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(5) => IC_REG_BRPR(2),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(4) => IC_REG_BRPR(3),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(3) => IC_REG_BRPR(4),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(2) => IC_REG_BRPR(5),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(1) => IC_REG_BRPR(6),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(0) => IC_REG_BRPR(7),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(6) => IC_REG_N_BTR_SJW(0),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(5) => IC_REG_N_BTR_SJW(1),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(4) => IC_REG_N_BTR_SJW(2),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(3) => IC_REG_N_BTR_SJW(3),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(2) => IC_REG_N_BTR_SJW(4),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(1) => IC_REG_N_BTR_SJW(5),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(0) => IC_REG_N_BTR_SJW(6),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(7) => IC_REG_N_BTR_TS1(0),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(6) => IC_REG_N_BTR_TS1(1),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(5) => IC_REG_N_BTR_TS1(2),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(4) => IC_REG_N_BTR_TS1(3),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(3) => IC_REG_N_BTR_TS1(4),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(2) => IC_REG_N_BTR_TS1(5),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(1) => IC_REG_N_BTR_TS1(6),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(0) => IC_REG_N_BTR_TS1(7),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(6) => IC_REG_N_BTR_TS2(0),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(5) => IC_REG_N_BTR_TS2(1),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(4) => IC_REG_N_BTR_TS2(2),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(3) => IC_REG_N_BTR_TS2(3),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(2) => IC_REG_N_BTR_TS2(4),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(1) => IC_REG_N_BTR_TS2(5),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(0) => IC_REG_N_BTR_TS2(6),
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(4) => IC_REG_WMR_RXFP(0),
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(3) => IC_REG_WMR_RXFP(1),
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(2) => IC_REG_WMR_RXFP(2),
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(1) => IC_REG_WMR_RXFP(3),
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(0) => IC_REG_WMR_RXFP(4),
      src_in => BUFFER_IS_READY,
      \state_reg[0]\ => tl_n_111,
      \state_reg[0]_0\ => tl_n_224,
      \state_reg[0]_1\ => tl_n_247,
      \state_reg[2]\ => tl_n_114,
      \state_reg[2]_0\ => tl_n_121,
      \state_reg[2]_1\ => tl_n_228,
      \state_reg[3]\ => tl_n_243,
      \state_reg[4]\ => tl_n_110,
      \state_reg[4]_0\ => tl_n_225,
      \state_reg[4]_1\ => tl_n_250,
      \syncstages_ff_reg[0]\(14) => IC_REG_F_BRPR_TDC_EN,
      \syncstages_ff_reg[0]\(13) => IC_REG_F_BRPR_TDCOFF(0),
      \syncstages_ff_reg[0]\(12) => IC_REG_F_BRPR_TDCOFF(1),
      \syncstages_ff_reg[0]\(11) => IC_REG_F_BRPR_TDCOFF(2),
      \syncstages_ff_reg[0]\(10) => IC_REG_F_BRPR_TDCOFF(3),
      \syncstages_ff_reg[0]\(9) => IC_REG_F_BRPR_TDCOFF(4),
      \syncstages_ff_reg[0]\(8) => IC_REG_F_BRPR_TDCOFF(5),
      \syncstages_ff_reg[0]\(7) => IC_REG_F_BRPR(0),
      \syncstages_ff_reg[0]\(6) => IC_REG_F_BRPR(1),
      \syncstages_ff_reg[0]\(5) => IC_REG_F_BRPR(2),
      \syncstages_ff_reg[0]\(4) => IC_REG_F_BRPR(3),
      \syncstages_ff_reg[0]\(3) => IC_REG_F_BRPR(4),
      \syncstages_ff_reg[0]\(2) => IC_REG_F_BRPR(5),
      \syncstages_ff_reg[0]\(1) => IC_REG_F_BRPR(6),
      \syncstages_ff_reg[0]\(0) => IC_REG_F_BRPR(7),
      \syncstages_ff_reg[0][4]\(4 downto 0) => MATCHED_FILTER_INDEX(4 downto 0),
      \syncstages_ff_reg[0]_0\ => IC_REG_MSR_SLEEP,
      \syncstages_ff_reg[0]_1\ => IC_REG_MSR_SNOOP,
      \syncstages_ff_reg[0]_10\ => CANCEL_OR_INVALIDATE_BUFFER_OL2TL,
      \syncstages_ff_reg[0]_2\ => IC_REG_MSR_DAR,
      \syncstages_ff_reg[0]_3\(2) => IC_REG_IFF_EN(5),
      \syncstages_ff_reg[0]_3\(1) => IC_REG_IFF_EN(6),
      \syncstages_ff_reg[0]_3\(0) => IC_REG_IFF_EN(7),
      \syncstages_ff_reg[0]_4\ => IC_REG_MSR_DPEE,
      \syncstages_ff_reg[0]_5\ => IC_REG_SBR,
      \syncstages_ff_reg[0]_6\ => IC_REG_MSR_BRSD,
      \syncstages_ff_reg[0]_7\ => IC_TIMESTAMP_RST,
      \syncstages_ff_reg[0]_8\ => IC_SYNC_ECR_ACK,
      \syncstages_ff_reg[0]_9\ => MATCH_RESULT,
      \wr_index_i_reg[6]\(0) => \ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_i_reg\(6),
      \wr_index_i_reg[6]_0\(0) => \ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_i_reg\(6)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
q0POklO33vo7nh+oAZ2DSyxNsO34aYVr4XA+Uruz6ATkW7PnQfWUICP6yyGCYwdr0eKqkaXAdOE2
hdr7oYRrXQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dibW9ATv0ItMsw4Pu7pzG101Kkt34bEMO/9FJCgVMIiefaZIrNDPRtU5FNd/6kq/DFyuTc5jWi0B
hKy8UIHMu+1mzwL52G71VWWyxM1lmSf9e881hu6F2wbLtkbeFExXGVY8WyrC3oECMzxcoUWjQ5GH
siiFGC7fOVjReBOYqgc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
x3rVZodyzRJ4CdNKyMJBbkX3IJO7inyF7SKw7QrgELUXwa09iDs61kyofpnQ8LeKSXDjrhoygga1
H7yAzBbDTdz84Vkz4d8FrfQnZjGiZAFjavx/5i4LUkeb/r2Xbr8k8S9phsHbEEPqw2LeK2+0AlRz
LKIXqtOStd1xsSGPtR+BDjK2YM7QexDKolDdsRt9ixI6ry3VQWI71wMS+qZhApH4T0TUWFbqJcsF
U6OLbCV5PW6YS6ByI4OI6TG9z95jg6ZwdoPwRdv111TMGXTZ83CUl6TQQ1QUtPXaxQZW7YMWSH3V
M+qy0BwhRaOX+Tlawmj/Hl0CIAmLeVtHi+W5tQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
psOI38v8NQO1n+9p+m/qgDRSeUOjCLl1pTQYTqvDr8rCUEMoDeAwJVzlgrfMsVjFg4UmZKri+Rau
SoK4VGng0JIce1Nob1jm4V4B88L/OPX9lBDRdsVBvsWJ6bhokwfH0NbqFuc4gRP1YrOrQF1Gzhum
memL1pP+qGNki0bh27rYNzMgo9igjkI5x1WhkOyuPsiwXGOL84NxCP3JP+WzcwZLG8pH84Y/PW/B
98BGL6m/ZGe+0MmO9jGySqPaZ47cW+K0gFqFtA9z19A3DHJy2qK5T3jEgs5JcPXKuKdsLIh8VZ2d
Kw5SqGSktLO+0CvpXrKm5A1rgrtLCAKpyyDQaQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IINTDAOvyvaJquTxDJZZvmhX82v/9uLBZmxw6Kes0RU1XWVBob7FIAuHSyih+smQCEPyvejHsC4g
RiBDec1bnlpz8RhMz0X5apykgDCMuWZI3xxxpsLkPEizGRHN6/1/UIkrYmB5vPFAod1/7oToX67/
g/Ja693EvNHnBbpkLCH5Fa136Y+7SYFDJSZZpfcaHJOUf/EK7kV/GbkOig+52T4hCnG6yPyuVUIa
umnX2VsX2LSKA1KvjfJOMGwSw6J44T38Uwf872H/c4bs/hKAnb3D3KZKPULUHQ6ebFr+/kmxR/vj
KfVirYxaI1FGZglNs2AtMr9cPLB36VCJf0K0oA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kTsKzuFaBn9PhMZSOzh9SrzFrig7Kk6qpxRFJvWSYMN6yzrjKUf1VPK26BTumtNt1R2ZOeaFPYV7
epzhmZExoQPpr5688uUrHCRlGm/XodbxKmJxt3mbCiK7dg/rXzk7VImFtDK2urNxhAAGGxtspjDB
jZAz2CxKPkz7p+2wWUE=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XMpnd6UXk/RDimAJQu5m8g07Ka4hJkXTwZEjsScaudfDGZGQelCUVMASC3uVQ6AgA/lEMOthWkhi
KK1KINKJkrwzA4Kb7RIh78saggHWaMBZPlkYCe2eHYPbN8D4vyPJ7QDQJM3fErZX2VrtJrweNjbJ
ijmld0mZH9ksi8fvOFimRKqf3T3aEFbpWmZhxK9yBj8O3QbgW7AYCXUW61F1tjIpTzhD2wJNSHZV
RIivVY6OvItDNwHm34yE0APfT+olHWhLACcw/4EVhBfasSdqprjE59dcHeqjXIBEwFh5KshmGxh9
JefhJqrbC8WCeDsVJvWutSP0K04lxJMealfSJg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 44592)
`protect data_block
Qu3I2yJoar7KKzE5jlgRrz/iPhnLsDKznGqTRQpIiT6llrerq5cP4Ad6fozfFE2YUd9dcPQKnOsW
0KKOm2yscfA1cLaNZq5NWz3T5O+FfhjrpxKx9v9kqtNRy7vs42dBO1cLedMxIqjVJQXNM+Li5wtb
+IQLekeOLfLNCfAwk5nt5MpsikxgoEq12HPyiwlY7nox5pZrgPAxgaj/mqWAuC45cmR0uD0Kf9cT
CjlPjID4743Bp8yAU+sSBsgSMFEEgCAfHAaXcHM3LHzLIpE1znCtFpAGiG2j/LDD+3eVs6HqjuBF
02RKZ9habkspXza/C2kQ7Eywt0aDqlSO36septWRN/9q2jqtEi2koWZeUleziTQTYtq8q2kN26nD
60t7DSlLDZI6lz/3epPmCn8eb9zv9/vkIBL3CUHASicU4rGvoGnx7KE8AYz9dTaZu3z7/4MumYEV
Sfi0Ai+Tk7HmU0AHtI5KPgYO/HzkOdcoo+2z2PtuXZtdxMZcVA/NtR4Sts3Wz12qHxSbeilASLcI
9qYbLyGDXCyblxo6mwj49PUYVW6mXAaV6r3vKMloWDxx/06/QoZLnWcZ8mrEeXN6dTg2w1bRK5VX
fd90ux25pa8gB3F2dQ4hpUi/2nXI1lDiUMvX+ad6M7MA7U9Q28rX4833S82yycDTHVaJZpRUubDw
5S9m/ey5JRAvxhCPo5s8IC34nAJ9B3c2jvg0Pw3NT9A+r2YqJ+/jUXsPlxFSYNctWWSRFjaeXnIs
zIvFtM+ubNmfr+hRagP/s+CmA2QRgAZp7qWiVKgWmjJoXrhXnd7YBNPimWrutBVrMigPD7MPOF4R
Oa6wLuH6q69sHyp+SExH+07HjESfaYfK8sQrz0CpMHlwe4zJWv1ypTwMPEMMSp3AEgNjEYT+/s5W
M9P5vW5rvgt566WrvF11UwjkuCwTgiYx1EVzhO8whiVe8rS52+f3aW+E1Q0R2/tdt9YAESFFmgqH
h09UQ0Rccf4KdSTkyDyGKMsYT0ckAos2wSDBJ9itv6vPa/IJBrKz5SCq6Jv1yMYOZvuUwSBeAkgk
OS/IfEiNr2pH1sFp0KPnD1+0GQcbcYtGKe0WP4wa2j3mRUpDKBO4eHLAnnl99nDhGBM+JMsMIPm0
bI5f2TD4NM7Dl5uB1G5j/RhJd99pj00y7K3MkMhXsRXla317WiQbNjvgtJaZTfEh8V2VDfswVrv9
CyPCY+dmffLzozgBDE6784FpAuN/bnoXOiKXxakdfazi8ZXQSBD5G1/ybipU2jMigC6FZbGTQPam
K3Dnhp701L5vOKxnPIkKEnsTkqPUug7LdwqTaZ0SDuoy9nv/S9+wkoFeB+OcLTmyLjylGjASxaZk
e71YuPP11MKGZqNSHfMbG5MuuVutclJwiuF90U9xIY92WJWZ9mEVQRDXoCtoRToHN0kS+pWaINQf
XSP7YVp+hHfQgkitB0DFcB1ZUlQ8XYmbOycshQE7oGf71bwifoOTTXW40QDS3/dd06L/+kX0WeDZ
poUvEjwpgCEBwFFsAc9UPeUJgAL0MFwzRXmpwc4aJXz3vwzzLkr1Pu9BOdCo9jK71OXT46p7qjD+
4AK5OBVX+krATDRHBEJUE/+kDlviyA7GEQcplEmHoMOAwkbpfSCMI0UiJmLLdnmHjunrVUc1RhxD
H901NN43MOQhsq1ZsjyXi3WHJyaTGe7lo0s+9264dwK0t7As0P8w4um1I8/apTlqd1j2inRud/xx
qFXybWh3Z+2UFnMX8M4GWd5gaKFaA3/TdI2Txc6Df1W87YCpIpzaOCDdQqITNecJMKmRR2hP7N6l
ycXqGk+3FnNE64ywTNFhr0J/L5TNaqUVwZpV0WmdnJuifJUWmHDekSDfCz8Flwh+PXbd7e2usAz8
yOf9TqS/DzDhtF4dcT/N1dnrvv1ZyDVRSdqAucJxnsGio62Vre6Du1UFAtOwQ1O87ZKmY9/xOylG
+Ac+HiA5yY+7gCCvNC5+SwvnieAhNkAlgshHvTQJtbxPeHw0t/WqhZTX71mmhJof/nXP9zK3gc6W
O//6K58V42HEsxpaFECUIt+bXMOogcHQhphef0S/JMM8sKtOGf4sHHNIa39BLH9jq1Ufmc5kK00f
sPz4KL9KZBtCj0KkyRQVMD63b00poRrD+j+/5f251EslTn44ETsfZy0HLR+uHnzJjzC+oxc4U51/
8FMzwypujpIGjdweqStY/D5dBymblX4fUP7QKndbSWSUd8rIWKmUetuy5V51gdNoSb/PQPNZcEoK
tQks14vnul7ngEEdaTHvNJ/h15BG2+AvI+4zLe2soTwvm1PbOpIgjBWsSYnYMTmiAkShWPOVyB6c
pURRxGDKRrgpIhq1YJF23+XNkww5GqUmcKPJoLTH6/uF2VaBoJ5rIHFIhbljq6QkXwFimznJASio
KP9W0hmTG/8/FyaiDizQ8BfiHKIDzoi1ANZ8425lb6nV9bOKUuPUmQBwkAUClEpmbCojUqE+xeXQ
OAljtks41q8h38UWynFUo/FN8ISeLQ1lDWPIwU75R0PV6yvBdXvLUs40+nQITmMX7WxeCqqLoTD+
3/40fSkx9npUlTJ5tb8qKblll08mOi2yJ5Q0rMoQlALw+T6eEIg7aC6TclY56zhHdGvI2jVNFtAM
YbPnLCPcfetwNH+qUW0hF75q85wuRuTP8ONwSycU69Kug0kn26fTGjGxAu+j7t423cP0tuaDwO4v
5k0fQW10+1v02FHv5o7OU9Wz1LR9tU/Yolr/+ym+EY5bXUyMmkC1u2bySVmcmGDBzp3gc5y5b+/j
HJzpZ2A28eZRilJ56Drnomfza6Iq7aHIPzHWc5JDAKFrKJbNPxE4bP11cOF3V1H8Q7ydQjYXDCyc
VM4t7NiBbDgeh/sqWzjpok8uyKi15cY4RWR34a/qp4DgWaCfPQf/4tDZDWbDsxR/vZQxqhZk2uoe
62e+JfLYnYzzLF7HXPdAOcpf6uNUtK8OLXwb31oEpm82vb2eQl1NMsIgzEJuikQ7GnfjsV20eqBx
aZIcNX4q8olg+J4EY/rTLUczbSKOS9EUf4Q/Z8x/G25/o1l8xpo8tj5I7CNX6bv5oCyduoW1uCCe
be9VZ143yB5ipUsFUWVPc++5Sa6qRPjJU19urWbiryHL/rUtEWEYVUx7nI8t+Joo+dh3Xf9avEzT
Zpc3Y0Q8dgdlawBR+uB0MIcts4v9ncwu3qpQgUO3F1WL6cZABAtLMI0Z2x11Qw9XRV2Y9X+z9oVL
BdEnhoRVx1TBOEbfrZK16PDP/VV4vWjy/RdrSybGV1cmFG8oR+yubCID3vHwuxJ+Ki/+HfZdkwO8
tailaQvUK0JaHqKgWiJ8ujo3gPDHA4rqDCs/hwS5wANziB7J48q3IvJn9KYGzSX8pl0foK0uMv0H
9JrdPXonl7Rm3tlo+sC+mbjWz3uHuHf74YlDbfwCQ42MmAR+p0PTSPafQX4bzGhS7aYyLYpdgjQA
J3vi49xBWS+DL9xj5GqTNdmPvX273wBiZqrfrCfsloZmdr8WEJn4O0fEc2ijuMaWWg8CK5wjOv8s
WQzOgLe8XM0ABYEXLxxIqDBeqZa+/i6auQykYBfEKWiNKB6qjnzjZGRCz8iRrsnJkbhOcLZ9bNBd
l+UFzsaFSLOufp3Uh8vI+PFFMwm4ExsrrlOgX02BiDEwfTofC6tPTbUs/Jldju7mvVZ9Qanm7YdC
nbgeI84uoGyRWJi/Lbh61kTq5hobFQlG1YcMwXbbjyNyZUJoymYyQCBQIOfCT61/kjFvThrH1Z7m
RDcXwwGCm5iKwsyBPxwDiTPbQJaiRILOcOTY7GOLqCqKQm6JSTXOrxD8Pp12+yomZveHAO7bKbdW
bImaRy0GFtdh1bIA68JmOfJ9G7NwjLcBOSEQtuYK9aJcl2z/dOGv0o9ChvZ9ComLCJIW9u9olsbZ
kMpwyr0U2trwbcWoGJVdDqFjXep/Eo/mRUOY3j1w/NlttZZDLh7vqXn7nkCSMQZ9SGoND/UzLeed
12xpWNCx8DP29CIEAuWkOhAknZebM3MB2Fa9aTee45fVu7XKFU9fuCVHlw89IQCMakZmc90npmfz
P/jMsyA1CdK8mR5k85IQwkQxQP5tMDgCKKPegSACJHOgul6PBOf7Zrj3svsB+/nCb6RA4QlYLHEB
ymJkmHWb4SxQs7EEsKBgSZBAXWWw/C2yTm4383vW0rWGbZUNEOdIoBEfYRjPZyuMXucDJ/U6B+im
IurD84kBFhwP3qsZ01nhiTovcxvnkACm6FrlqvBuJwiSshXCtZ2DmZZ13U0lG+7zTuvLt3fFLlLD
TIfNB+42YET6EfpBzvsmjXIkCL65hUfp0VFLPQOI9s8oAdpO/ZzyKWtcB9jEyV2/OMsGi9C4MhRd
xKzqRuTQjjvnlm2hcOvTkCfWD9GgU+u6jtUD0JhdgiTtp9/pIScHHOcKtkx4DF+wXMlppW1xcUaQ
T25cqskg9b0aMIwwoEHvkbW3+DKfbGu1udW/M1Ir1njr85zUGCuGpO7hlj/bvy2KGefUTpuqnkRa
UCsrjOK3BEiUMoSKcQ4ao6iB9ybCCtFNMWgfZHaBd8GmNIreWhDYX/gYqe0mhY0QR0y9e+8u4QRm
pFcsqkHimB2NRWzOq5I2QQYVcZ5QiflChil0451AxfiHsohyreInauiC0YyR+p4dMsOWKavUAomU
WlL0lk6q2jwwknXd6qa8uZddeXNk5xDfr58ZNws+OVvUVCmHoEQpzC7NUVSA7Rg0NMsgPRs1DQMh
y90oaifytIHpxXwNTKohT2QyuA3Uc5uITRFnJl0lc2qaYQPgSlJt1OOiQNhq56tP8WGq7zM4AVBr
SvLQEuX6JYdmohtsM1PanVXDkhv62KArHMRu4HsXOME1bggHAYHZMfF30eKI43My9o+Y2aDda3B9
aCVSD5tHATwmq+r3fBX1JpdukRPYf0PfN/HLDho1Y0RK7H9uY/o71EkWQST2q6XVQcUiNORA4amS
0tILMMkrzvx2lINnKtHS5gnFaMP5mEn+B3cZu+FVsFrmjWSwKoMzzPGdrTgXO4zVA7GN4YNv3wFu
i2G5WFy/frb3kZ/im1KU2J70JNRuEpBlNgY02g/XOevHdGw/mkeYOV0tdjB38uoJoc1fUV46gvAe
o1G4G0td58eI42SIemLVo+RPWOsIOzpWLVieFdMxJNzt5rcQVPRWXyNJQRvr9lJPqtSHzIbO7Aql
x8+ARhgctFA/Bp4zKaL3isMshpU5iXaRzKBojyRH4Yc/hRCEcFngxXrUpWrOuu4NukX7sFI/KlLd
yJ/ipBef+hcNJQ3FAt/2iTAehi04mBER0IxkyOyTVjfyckom6434lSrla850olbVH3sxpR6SxxI4
qu2pap5KLHzwHaS8RvsU7ja+yetaQbn6oLTUo76YZzuzxxiazKkIWQHD2pt+JuSLoSmjiVykSRy6
Qb9cwlldFz9ATydykTr7QKBT04C43Lzr68cKm7HVHbv1A18HRX0QGP29BYmI5WnkqPS9Quunttt7
2yRZoPvaH68nvAJxUo0S5y8tkyawb4CUushCKyUNherWwjWxs7vJZA2BoFLFBc6YDQMg+qu8FrtT
mIgocBs1fWtb3Gqg4kBv/xvk32iRe5QzvocHIgetmj9zSwy5SUCcWvvS097ryLfw5b9WjRGk/clp
bP3oB+Fnb4e53i+TZRbDh+0xdeYtnfjXwd+nY8O/HjB+WPw2KE18fBNn+b4GQfMDup/3JsoTrQV3
InrRq7fV4ia4gHS19XgAZL2Ga7m/nN8XYKido4FgS00CWLPF35OjREDoI8aJESwhOZ1IIbx1z9pS
wuyIaeJGdQ78RoaXhsJWOY/+vS3eUNoMAzlCMFR1pGJiNZS2ZIPzyc9fo3xJ5arXA+Jh3lZiKCtK
FdXfEv12oBcOc42EoGrgf8oWMoDxLW3BdmNehiEtJOTtxHAVem79TW5k8DOrMqBgIxRUF/Hko+Oq
Lqi2/tLSJo1Fh2+HLfS6svd7iSE0l1B7lICPWEH2u7pI4s5hjeON48mrBFsHFHZIkkIDSDpjr69m
Xq/xf43qbtoV9RFFY+W+343DDMlCN+E4nKocvKGay94JR64sbxxmLOZGrSqzgXItvF1sxGX2LTXL
w4iyHUCjraVmgQbP7EQHIeLum/afN+bW0cAYVZ8HrT2NAXhy/coYY6OEvOPVdCfdO5fpFQ9zoBjJ
6ljGWaaAXGC15fCHy+YdyCPen2SGJKUMGBVbUjrfoDbua6Z6S4A/ucB/+doT6W7UWTZqExZeFIuC
9/E064ffLALcVAOeaeJOr9vt1TM+8+DvEgXuNKWD1K2xUxuTGO2ugyx8le6xVoX0xqJ2jk1WIoj6
xPsC9DKfw/X+fewq63KXXdB5y8ymHMD/j1lrNtnPYV0NJHxMN/mJKJE/8Mopr99IY/twstQIouDj
1BrPqwl+FIRs6eUlxWaMbRno7KXNaUtMgA8i7F4K27iGHSUBq6ksF+fdZ2svZ/fPbmlM4FBdSa61
KvznyH6iDi3Dd0dFBrx7On0SC03S/f8+SzwdMUHeCMWCF7K24q8sLH1dSPl8cGDTw2cvllEnw+js
eRiTAHWlLdMW4mYIQ3O9Bc0I36Qya2UcPF8jor/t1UDErsd15v9d+ZvnR9IfVdA2t57sItCnJ+mc
0VdD8looxsq23Ac4iyGjzS1VHCPwHoqoQCNsZb7FdDelE1p+lRG6xszvebiX7W4QTZ6D1FMeO5hs
MV46JmY/sPl6V3AdeaqhTmCVud+kSWAXNs7XRUirbmZwySkoSpk5jnmYw+vO5XuvsQMJ9vzH+Z4B
BBSkf/rvDuBAKmKMytfUV69yKqwkP7r4c+eDBj2YrYNXv3TlQtAcXKZXtUrV7Johl8exgzgvxM+i
YohpgFAB7Eu1NnMo/upA+lhYUobbVBj9CCGaTOwTEQKYWy9BFdpZTio34RZo30O1PYnh+RtuE/hc
J8Pwcjq2MZB58/xtBz/prMDZQHclLIFwEKEa8uU0w0LmRuFrAazUw1Ja0SE2/6xmcd9XEutvva6w
wvoz6IemoOhRx/Yp+REDXaASw+UtHyu4BsD77zUu+C/dTHn/yrUPisxVXQDlU74nnxc8qjg+cTEi
htlqDn1SbpSO9+0rbd4G/2g0kRhFKhZ6PQvqOlbb6iNjeWwujKR/bskMPilGtWqAQdG6kJlcGs6h
e5VO9QBy6hBOCTF+wbv0AzFDa+gyKCWrgNK7/tuXkLax5n7t6YNlDf3FtSakSzRsaStODAkVD4pj
GfyRJO4a9ahdEfDS9ceoAPVuO9/n1D8Cs97BRj16K7W8evT3Im4a20YQKrPdxLH2nWD0LLQILr7k
sEIjZTPKMKxP5dfVqXlt9VhPx9AFvzTTqabdr0M638tC/mk8QdOcga1+Xs1SLBXLT6uKGlyMrUmx
c22+gzxUVxphv2COu5cLQyA/21yCXX+skRu8CO74nbh7lThGtWEvS05e4miMZuOH5sZsc7mSH5BQ
PC3O5SH4mNr6ZL9Dp1ZB+xd7nOgxHAW8TmthArhXaV6UpM1cMpv5Drh/BotJEi+JGSlyDDWxogX6
sZTyxpwv8C3FJgH0KgZlKVNsNdQxweWT5I3ecxjirUAEOtcKtyGRu21jdS1dw7nzPsCXJ5QhYwoq
pTpx1PRM/RPZX1BTOl7YzM+zjHVPoUba/PM4YJDn/Ti+v3upJFeaKEEmRIJsfxlICDEYQytVrvnf
4nDedv3Tge6LOMvAHAe2oYhPURxWvMMPLl9jeH6GwJBN+mj5U55yyanl1qa3Nw+ERUxR0Bh7Jg0o
qOl1ndWcnsr2H8ZKVeuJOam9T67Q9POCu2k7hGlGykiWYfWjgyD3S87xXnHcl8exTgUea5u/6w7s
XamyHdUl75Nm8xPu2sOqgYVVUSOYFWjwRiOkfHnvRhSMkKMno744lS7dr3XoosH8J6R0Uw2iEQW8
AGQyxrL1LoSEeTB6MVJ3NsiXiXxMn3kBwrilYgtXwVaJEtq6elw86Zlywp8IfjyPKTKynzWypsfS
dqqYhqAhlU08MNkoHTVmFy/yZiBe1ivU80EA2a1AMH7CLczF2Bu2tf/tZLMQIVDIRzaC7tfSs9c0
/h5tspRsAgptPKY9tblhDo6nFTHTl5QxfQuA2iUbS6qgXo1QsrcUspdbl4wZ60oh7V9tC3zSxfOQ
aEcwPV8warCCz1mBEiMN1bFImUGoO/CMHDyk7HKf/0BBE3wuAQ2nBxR4XIEqMYryJlKEiF20QaEo
furv2qPTUTnmS0r0h+fjO/t4STnIGBeFtccYB6q7H4xlHfv+LEwl8hakAESX5qEcYHEWrydp9fKn
FME6P/DnbjPkKNECeLLMyX0Nwh39M4zSuhrMrM3HXrXAR4QFLdKK5Hh/xBliOrTT07OyKnZNLvBA
Q3gMzuxUnNVNgWnJwRTPJjziGkqF9AWIoqd5bUaVVxCESa68yvCDtBvT5rfV/pVG7X7m0NdiIMv/
ni14sKKoHx6OP+FaysSjaRmwDtPmwtGI1AfiyU1TjEyqfYJeEUfC4jHAO4PieG7DFf4QKN/lEnTG
4wu7UbiAUA/PGQM112XuTQkk6nKrwDNaEJSVLINpRrWoeayNVYrr3V4TzC1lsILYQ27PiXbSFO10
smN9QxGlIiYWhXN2ly6TgzAAeZccdVrf8zQAAw4gemD9WCdT1cCNI5iuXMxmDiXfxkkJZyzfHVGs
CHZUOTTzvmQjECnmveb000ORIjOH1r9nkfWDpfZPZ2MdFr+gIVeIus4maddml/Bvgdzpt60hFURf
Bh9CUR9iYpW/+Ig+KbU0yA/J+loJ4eDzWpphG0TjPAzrRXWneF/G6+Uy2iD8WtKXL93UCokf7Di9
ZicAvKndYNfvXdR4mcA3RnHleJZd2TAkWof1A5ojQd2uGnO0Abc/EL59FJoFHJM4bueIM1UlJvB7
cAaL6iP6OTj1PzzzDE2xWaIJIiHV30FUqK2MQtG0Q91lfwP9QSOLF1d0HMAEl6GBo1aw29ipIl/u
H6xcFQVG4ZUjfOYfn1ffz+iX0pqncKnPMMHwuYQr6BB3XE2vXKYDR/PqNncyoqsf3Oja0/LrqyyD
EEPxN5JusyFenul8GcQ5JLxb27tWXI4qHRhA2vhyI4bEfLOdTOirwGnb1vEmTB/0cJgfhudn/yzk
O1uYfALplc1+TRhKRaStcqhI1PpOTX63DymB4PqNQe9asdJADnEqj/NcgeGsfu+cNPo1BJdRVdvd
kUZQ30tBJUTYzMYdhwDUTlsvuowun3F5Xz9QJN4XOEiZuH5o44L0/wYD3MyvElXu17EaoH2IKvrO
ptkI0zBf6ygRHrmqo/TLJ7eyLOUKUIwhVpN38Eb2GcfCskI3jQkKPjEOGVFLoesVtAZbb2cl+A1k
GOXLu2MV7ztbcm3nh+VRWOLJYlhsDB87zPpr9l0EMUv+VE2TbId4aHRmmp9qZHrlTV8w+698FM7k
jclvEjfCtnivyO3NACnDC7YJ5kOa4t3iSVMwAkTB6do9jH/vES90Wcvj6UDtTDztT92OlkmlDGA4
8Gew0aCtLNcYJKXkad2JnbpLumE0NDfGDE4rdHRPWiROZOhJqf4Zps6/Q+ddfZWoyAt0NwOm7MCM
VKWngMPfC6TsCfcHf0yFrRsqd/nBJCBaQdKbh8rXDFZAmmgYORu7bkPiUuvyvMp3xp7y55ooiLvE
2qLlrkUBArBPRIJHbw4kOV61WQOWWlIWg0YosIBYBwaoh3+Huzvfzg8UDT/djXvl4bJyKdHUe9Q3
XX4PfetNsjhuPv27cfLZSbG1cY1qmo7z5a9pgxDixlxRn55CO6IYry3C5Pj+zViUICUPrevPi1NM
3dFDVedR8+XsuOUas1alNYldp5JlOj4jke5kzKTdK9f7Bm4U1V5O/qNFIVxtZ1umIinu5XSO77PM
SlVjXWIoFgpwTWRXdmGprQ1gsq0qvvd/2jtsb/2lewG0d90WXdPGPp/yjJgrbo1SLK6ZhOsyutRB
juM9IUDtfPG1L8/NbTV3tE4qmR4mM3Wdp5eoRyZazT1PetBFkpKrKZ+kSihf5muWBYh+m+EQCJVh
d54VA1Z4aRQDk7t18B+dGGx2k+VnATXKIP6/xWg5JOO+/30A5/GAS97ppkuC9NCAroIdZb6Nms++
4bc4uDF2AJbiMGztv5VZO7a9vgHhAxHpjQE3saCuCvkk4QPpz9ffRK8yUi7J9faB+OhSxqoFArsA
VtnsRKG8fH5/xTzjts72ZH1y0WxMPTrnyu0GYehnO5ZfARLZn05Nf2O+c1yWfzHnMzePJkHvvinB
ID5jeEQpHTukVPIc3HM3kUem2WgtOTkZNtLMVMh/2abq+7K9spORsmsKa3b50yu5fiTMy5z6OZ5U
YW0ne63fMOHvgxNfDPDI+TPZ9LstdMHG4mUfBABmnmE9XqW3ar7j88fm+AsV3fh4lM8N5w78UClj
4M8yvHjI6ZAr3rXWFQWQ3fxwscHlVxyoL7yHVhY6gfjdIr18eENZpjFczCV7KgWqz6yCTuw/aTq9
Gu7Mk0E9o/5xVCEQWK4o1Wz0OluofAuVE5R82HlNhawrkKCpapi1R2kxdZQExymzTmz7JzDJ1CPg
dacQdfAHrx/+kVCh2rgQFL+kbzjJMgUg6ZP2i1Ji/eA+vNrznfnxKbzq8WDVNQDE4hmi9g3ydo6y
vdKGlt3VLhwXcpKvTmc+3ZX6JV/EE7f3qCZXWURf2zf/ZOKCZI2X6oEu6dq4dT6xV7AXf6iLamty
qEKvUFQUuwSROSal6Wh0Q0NDXxhx3gT73AzhreW97w+bidoMNDiRfnL8TkSdb7GspKdhKFbgMb82
NpXz+YI56RxPaJrB8d6E+mpGo3DW8lHoN17mDLhs4Ru+bxbA59MMSwBKpq0/Oj0zFkRnyfk0zU67
2XG18/k0iIIncdUCkoHtc2OfytMZcBU3DQ9n5rO5bK4j2RluOKZmxK28TfKhH2VnpUyON/1c7APL
FgRIumyrue3icVfejpK+MqH1GFfoa1npraGQa56ojic2fXix/6I5lleuKqCQAWC1BAxHrI/dmMXy
1vyfx9KI0GRbg3hjxODpdeiD56/Vyl46S2YTzQxgAJQUs+DCY3d2D4x/mBLypHoTMJVdkJRAYfOz
QFEta1oQBWHxPhSC7W9kF0seMLIoJbR+geHNqaZ+ZaPyh7kXqk+VVxUZbV/u8XzTShGEPxXVE9Qq
KniBP7ITKHtNDEFeByLDDu8K+QAPrsbSZLULSLylz2S8Xgus4nAZ+Anmapznt0KsbuduRBobrZq/
zh0mo01xNtXELXUoee2g4AxpOhfcA9KPybCJGZl0oH0nq+/sXywlWK9L1l+AnnwD1WJ84gP6wEJB
IOY288/1Q5/nNXUEdhzjjMkVu/fN5DjayV2anZopzbOke4BS8hZ+iag/YE1HyaBiuJ6hWBuonQ5C
tXeETKbsgD9nFf88ibneJdqlP6lOI1vzzzav7S0rjOSXGxXuUjAIDPXkhyGRR/PlDmidk4u59XDv
zWP3ylDbLoHvhZ877Iu3iUXfm4hrsUS9xE8Aukd8+waYEZdBgiDH94LX3n2ex851E0cipYp0FIS6
zM6LctNaZBvFueooLgHQRgh2yeDhP16AnloloPR+6mu1bOsS89/E7K3MN0oYxkF3Ci4GZDJhZMk1
5Y+w0za7OkOzLWQ8cLHvgFbmE0kRFFSeYT0JRGc7CTRpT+PeC1VIrR+Lrni22Icpw5Y4ftTJQEFm
SKn9Ln5t+TBSnK5HLw4qG1r2fk+e6Mf9D9i4Zyh3AUfxL0kWbjgC17x/JKE5OgNvdhwqQbdLA0nA
fGzBjmuOUibewl4A+MyuucTuURVcwiZKiz1W9u+vcH7EdLboCYnjCbSdBL9wWsGth4+cP0dw+aVF
XHsNyqj2jl08pO7x/xmYBywLFzHo2m1qxSBKrT8LcXt59xMW9xdAGZsrpogT6jWk+5VwZtbanGW8
gMETwZcLOa4mf/7pqA8ATthLYhiW+9vxKNILWskpRf+JkCbtylsazdsjhoCtSgYLil9lcW/ZaPtX
zZVRA+j2LY8Y/M034cbRzD0qcwl1xIf+KQe/VAt/vj4SIDy7l9W72P9k9nxI9y5ApOcczcwvHTuw
iolxBDaQ//7VrzZa7fR2kiv8pZ9GrO5xhKVn4mF0ydA9CSxeb2zfjFjkBJSkQwToAZ0FHmOZsZEh
P7yTXgs2OALrGhmB9z9i32QSas5QZB3qzLfV6pemmne2P9KaNsQhC7dKPO+n5JW6LkmRGEel1+F+
R4HlUgToRvTKwxgtz21gWboeYF6axZCC3QOUhgXoY7duTpDUZwt5/1JKvrd6oG7M/KktiG69uKHq
hHqYiUuV7RalP/X9EbfahEUzHjMNmHIAARydLCYM2e8PkCHfx4KDhHSC+WoWkxHgz2Zcg4n5g/x+
ToaBbOSmSxIvPKruYGjNpJMeXHHbWpXm3z+tYaJJRt9En6nzzB9avbXiYVWf8JpC2tN9UZmAzkYj
MVbMphMA3WFlDnmlsB4NGN9M5Y0AaPtScnebYOFsSDxEkdEKTZi+wFdVZzkdf9XfRQioEHMSaTlS
nwRcQro0CYw/4x3CL91lq9t+NcQWruecBPUdD32O4rgFplP1fdZqRNC1VBWHh4Rs6zaxNma2xcN6
6Y6CeFCp6hW4WnmzeMXeR3PEwnXq6rpGOwVlP1p8kGGglAUEYVep2G9sI/kz/dXV53hoFkNaZBb0
PEPGprIu04sVBnnFA/HjvM9mbjtWruneJyIfsnl8VGVdamlOpoYWNSPYSLGqzIQiZGuDEu2MR5dv
tFBPMFQGbOIBJf+LZ7Z/NEKiviFlBDaTpX65qz51mhuAyjauk5qONScUUGcJC8T+cyKvpE3H0vbK
pQuvIhLpUd3ZU+ChWplrzSboU/7UI3y8gIerQ0oEBOZ6w3Ay9hCETXUQ5lAhIf8I51SLF9fZbdmx
6gQlSVlPKV8ftRuf76iByZZg4wUJSXgMWy/4XqVwc+54dXPIL9412iJWixBA4oZHEVuTV54hxheU
ovzoLZKrpW781JijnSwPbHPteXWhphsC1qYHwelcfXWCOj7R5VpEI0LoAlwQCQZGq+K7Em+oRwoV
gP1A9bZj8/0MGXyjQ4/RdQlj18YRmDZWmxT6Eob7w8P4wq4MZCeL70y/8hLuwgWDOGwwuzQdf5Sp
KUbc5pahveZxOR4zPtHJXMvKx5mCOhHkJ6k8jgbNf5r0lH8SCdu3FPuRtttBqPDD4W7HJpiC85c/
I7Bm+UjHC3GLwOFMzCtFOaVmDpG3Eaa5xVBBnq+raZiwJVWjfdWzRNVSGpqYvLNWxj4EkTPN51X8
HEBBVBbnk2AU0IVhy3DhLZSy/YSzWmsc69apG/N2u7yAeQ98UX464yWIx4gmRWw8/sZpFcdggM3p
R7Vsipuup2wbuujVI7eqN7yhVhQZs6jiW9stPYydopVhHPMu23Yok43+kZ56oqm1ECxqXyqU19h2
htnPcxEK6M9QM/9Wzk02YZ6OGekzno0EiFJ2aAE3lG5CfJCFbklEsykLX7FglZoetED8JIogg5Ds
5QSNJV13ztOW2LakqPuDpYnWtKo90FVWDoN61L8SAJ5TiQLAwAl5lOEw53O/d/6NcJGyHXMJ0o4B
etsDmwdOFor70lgM4Ff1GNGRN86i8UXeFiefw6krVS/DpJ5Sf1xI1dEEjongs9YU2fpptXwlmLM1
2TFCmjwrVVJPULoM/jinJmZCIDPlAntiExoLydJ0Qc6pb7Sr5IgTqFU33Qb+WWL0wRwuoV9N8Yi0
W1Vx3AjUyOAP5NqiDki+VjilGDxVwuWRvugqB3A7QWadwDpNlQiq5By1aqNjpsQA15Ox3krJx7Cg
3JLfcaZ851c3+bwWUL/TIRzIPHmdOTU37j6BZcJZr1CbIBTZ/wbemtHYHnnGmecM7k4BeGOC6LkZ
xTq/huDMdwiugAQBVmo32npnMjdL/B98pp6vsXGKMe9cniBqt379iaLFAklX6PJtm1SPQHjSdUqI
ab5u9giU84q7iGfKbgu7RcgMVIu5anuy4px+uIdnZQ1wIp4DEQbJ+jpSqqz3gJv8q69Y8NC7IA2E
okJcox6XyulUg0FjczBpPpBE9+h2UhIkOu4HbgOSx9MCjyXuNczlrxgkwrx1w+zZ6gT69LtY/0DG
4MFZ6aTH5hvu5ynJa5t08XzDLUzIeThq/41BuokGAeaGW08lkAZcLPk2chEQFkngOn5tbtGtXMGQ
ehC6ZqbuRWSZXfVtvCawkUZ6kJSDRef6RaSMWBkE+hfxy0apgDC5JmhA4aHVTei51Y+u9zolUnU2
c/SoH9RCaYDPk7Z0cOTeYPdpV91V73zsrSSQrDDv7Sm7UTComOyOBGpdTZ7RycmIgDUczlYykFZ0
2pOYXi+kNwonH6EQKlZ7Nnc3VaHjYyY9Fdy4IOU5z+jWr0xQMKTD55MQHqAZD/IOXaVCn6zGBkOj
HQ3ppqSKk+cEJlsduG9iFIxH3CEA/BJP0d4De5QIoiGgyauMIbCQgNf7YPlEF3O0zJu5vP5QMxYa
bH6nuMsmMjX4g+A9gMD8LPIEZbr4jsBN1bFeZHAz+kHyEu7EdeYhuKWNVfHNIn8r9WDGsYyRj4Bf
oLLCjwJU88H7qbckghT05v2u4UZpx7OnzceP3dkGIfS3rLLA1ACeEokBhvK0hbD7t6yJJJDtVeSa
JYtnFx8R77JEAfcCI0C9fCKz2y2fUOd6zTubXIdOQ5WiwIHUHQsXY0rBARz1iYKnOJnJ05gAM8KL
YNj1/p5jo9cEjIljTvPOqKCTh88+dbbt8DaZz8U20oo/jiMHG4n9nrvENC7LMCV3ucmzbCf3uvtH
jPQyRdEfnjpL32CemDzqoQIC7J3Af8qMOMbEbq0mOSz5r5oT8ZNEQ0SRz41gvTt5gPZ3XLyTn9A8
bKqNvhwPSek+yDItZZ1y58+X9E46i4ikgIwzqfB16bPq9rcKIDralV5pk1YrhdrbBxGPgN9eyPG1
vq9cEnDXl2Myb/3onylxF4oYH1025TONkGHB6OU0XUGlaUTOsyvDiFVp+QvD706jABHL6T4IGgAq
IZm5TK8Ti2tA5dQYTJcHrGuK4NL40cAQ3vAhwcI6oRdSrLTjHNr9p8ambI/U70e8RSdb9T30mw5j
XnCvZlwHgaEG+ixdBuxS3Q91WFMO6CT/8Qo1j88FosDWjr489lbOR53s5uZqhpLwgUJfMgCG6Zle
KHotMM9fuGXfbQ/yuYm3FTsFbOFjmYW51yvg0ZcPjoGN99cwiQYpJRVxHC0B8YZjVzk8ZR2Wj1yu
GA+NBbaYFBB86n23p4NEa72/HyVFVCAvV4wfPvPZBf2CYeTGKL/ZSUwkRrpfPRqh4dYRwR1m7UpW
Y4kl0fAy+j6y+HKU/wNuCvMgEXN79unNti1IsblArWmwFiJXQMLdBiINpb6Kr8qJZdU2t3CXeW7S
SIOeytBIyL1OrM4Fr47I6UTsmJkM4fBAjQY6dj9cqNNIW4siAu+Tl5783qaS1eHOQ0DmmI2dZWCd
b0BE9DAtyOaO3Bhp7ytFw4QExsYF/pJsA07UcdGdZclG234c4uQvOdBqX3EHYIT4gTcegjXVyZ1b
Tw190lCuHWrp6/9yH/2zHvAMPlTtcRZLKNwpseNdJMTOB+pvEiKlqZtqhWtJo4e6mtviaX+P75jd
l0H1ur5qgmFSfmN82XHCKF1Ug2q8aBkKwgQJ78SzkT3A+pOr1s8r1FKQV9BWEQg5GEoE1ibX7CWD
vAmeDWG4yu9W5Rm4G4QukhGnz6iXRi8UGv/+5jNC0aN9iDlUKF4m6Q9UqLHXPGqsvgovNaoj/j4I
lB3UGCO2WqXxCUH6hGExuq2ZDPP4fHSl/iZ1lcpdGUOj4+QDRPrIdBNGcL91m6DQqbFK2SdueMsm
25q1d1Wu0OwViwYiPNGDHJeoIdw0lCrw4T/hC29G5/MbG9Y6Yv4szT22/+JDZx4iQoCsoc2hkL+8
lpc8XwlSNXfOMNsjOWCNNx7JMXfnW/oAqNoy7aynU17/GEYLQAX5Y4h+YFeJPLJTsQ0kDu48B9EG
Bikm3wEOXeKz+1kwKDBl19qAJeeQiTyc9UtgAUnSF1qVR3cNhyhWzsdgFhZW+1eKwcbetg8mZrQr
f+U/idKBE6JVq7q/bbAxpl2uS1mrRIaAgpY33kiCQ+9371EARWd4LeAx4peZMCEHBkm4DeR2fiCj
MjVm8/ztwDBGSgXA1YEUE48XLCZDNwnz9bIy2yUzc8pFVhwFnIuizinZRzHJC1Zcxf41BppOIzV+
R8dCCLqSBGVZ+3shOx8ZYch5rovwhjFM4Oey2b2AvqTDudL1JIspG3mGWKqgrvUOyW+S5Seq+5pe
TiZxZQRicmwooGwPYZ/FqrvSRZ+eVDrkJfS+p0fIgYs8shLLyEr+WmvKH3lQfzptj5Hcd5UmEoLj
gfLaUJxckxfBF4Xz79ruGiZa6HIdNprVwX7uHvqtR7ItN9e+LQbzsLW5/rfwjWTg9WoC7wACs8aa
1L0x++fkH1AgZe92n9s6F1tnFsg6ss+FawV0LTjd2G23zMjRBolnYJk8Y5fOKZlcIq6lfbyoGr8L
KEyi3TeIyg9+r4CT/zfmCLtoFnot0+2DK9NG6+W1u9zsJ7JHnuFSxfuwGXFx82G77VlZxWECb9Dl
kNtTC3zm4xdMgiWvoRfJoX6du2u+5XOU43LJVE+OQ7ibSupjL4ez8ehFn5hVUi3nBYuMXUYwovft
cHqaDWLKt7VU3Zr8W7pIQ5GIqXXZ+iwtyYvrAbYiG1RqV09ZT2fi+RijZLqY2C/ZCD5mdJjOwvuz
N87SOTPble1Q4R8DZdqvwbJaOHtlWDL2/8ubUMrhR82n1pf0N2wEXytHpG2M8Wa1FmKQsaAkUOXk
1g6Rx+ynR4vfeUzpQEGmLCVch8xju9UYLt33Y6/Ftgxwuu/VfB2cQzdln5rsl9+1H6L65BekegZ/
hbshJkt0cGVl+nbJv2Wv9zAOgh0RffeMmLt2kEl8vyncm2uJGSEW4eYGOBPrQWR5hLJk3Q7NMciu
DSXu3ue0eVXl7kQOjvPGCz0jA3QgOtsdOwUaU0ErIfl4QvLlhVXtRw+HENijeo63fqpYzawz2Nax
2g3zON2SsiPUgzwhEKMJbkbmrPKU+VYGnkQ8lDPreCot/G3/CiSMncEeKOdZogsFZKtPfQuZG4n5
YlIeUBDBsLOk0AJRI3ioWXLiRwYNIqu4NnLA7og2fcwPlG/8bkxZU/cYNeUlAKA/viFsv9HdHYdn
nlqSmebfnsOb1DhJhAlg1sfZmdYbQjUc2D2KeL0JKytlheClkA+hRY73lOy7vfry1ZTWQ8D5ULYZ
kiYn91RbqML/nxWZb6tLP2EhFH8V+6MgcZq5RlMcIMcSxZI0HQLrKVpunH8SSJmPBrklb1eUht7b
hlAS7iby+6ssA2LoXs2OhbO4deZkE6hOlXKcMygvzoV6BglF9NSTFpsbrJVPV0c1WI3fAiPCzEuU
xmd7jB9VebooT1J2sC7MKCwjMki2+FwfEF4/t6IBFzXOEUnuuFKwdsK+xmxKsp6ggky41Gb4ramE
RrNjUzgFGLRj2huddAM1Vm+zNDQ8sxcydW3QlEApwYZWW0uiX38hrNEtWjcE0QdZUR3dA6AHI8xL
ZX/G/R2hdAWqCl1FKSVg6aQ4rXkSjk428y7Sr6yPjHoXN+MbUlmyHsvkvA0uvQm9u4uVKHuJj4/e
7Z03Zs7ZjwTRYSvFzJEOGUxKKj82/OqmOD9UsW+U7GVNfFMdMHNuVcIZPfFIElAnhi5BFcyE4clL
9V8/Uv8v1OD2PRnm7B3dIFtEvU3lmQG1JwkI7oRET8ErsHxRDGrGvSPUCPRGQVvDgmZBHst19L7j
rtN3H+S4KjbQuwG3ur4JqtyiWfhMzH5k4J3Xw5A6Ydn+jIisp+NfzilSPuScFphx33pm7eL8WJ6v
OPRFwkcrxbNkBV24GiP9irrXVDiWTfJEiwpkuHl3+r6IwOoHFpH53fBhZHHl2Dnz00Ccmt8W+XTv
nzGN4VKdYz8OzVXKXKXLgFF+bQWZ3M3hD6vDk2jEWLd1OdzYRU5Fl2Y3WFuIioAdJexbyYd+A52U
onxx25+n2JIZxUDvAJhPAn4KnlA+xGlwvNiTmJiFQ3uLhtR/tHuxkEf+OswU6XrXP7KAu5agYhTJ
qH4+PYTQIZ0pQExFc+uIVQI74aaVSvjqrrnxcFCCNff44vjbSqmDCPnWfpsUsxpMAotwzpBkT/yL
59YALTUZGpkdr6Yf9FBCFhpcbZSV3MlpXXQ3y8pBjCOHHgsDChH7D7nwq8iGFDVis2qyg6iZkAjV
OO8OfLzRBPULHzbXKe92NpZYR1dA0IZZbY2AkZ3I1SocukZm/jMDBzmdUYJ383Yk+nkSuaJjIKSV
deze7Q8NaChQQoVGxC1FNKZoGT0e1DA/Cpc4agLnLynSGC5C/CvFEve5t4EpRs5AMLfrlnYYTHBO
net/rOZBzlwJ5ANIa3zKWhTnGNOcc5cuNgOgNMys6sEbHaMTtmTIJkb2lw/rlNbJCodRIFO9hl00
b8LHHiWpYDxHmY9o4pVAh6iXilezRg1DyX1zLJsDK5xai0zJMGytoiavt7bLz1S28HBmFzkC9PiP
fGV98cBFE+HUa3TvZGIvJZcTiJA1hAt6TaUsv+HpaTemoe0ZOKpFHgzFMok5Bq4VENtO0vqP4WIj
IppCJ+flj7tiICHIJxYCmmog4kY4akjKsWx7erFqlCixA/E01Hnm2VS7/vDMcEiEcIovkCNnzsq8
9I52X00H4wnNUu3PpeHiZzBbKEcD32JSq9+BvBedrQXvwx1FwIlG0Y18TZMnEGtJAWxCe9yuU7tu
f+8504kGb7VMM9a6myv421NemiElTQ2N1eU5Vx5zhM3Jf2VQnEg4s4FyJBt8H1YjU+oBIpXSMKzc
aarBk0o5sPoeN/k0CLhspsg/ZgHbyvAa4WbHyXncR5CsZW3ZgG1gjrbAosns0e59N9cIOeB8RIv1
x60dWsruMbJN5IhkEwDJlnyTksqsKQ3TqZPGct2kSaRWbWTODJYTL5U491+t9ztjCj01rVfLNoRK
S7coUEtEbKTub9h4mpcq53CuCl9GJ5KuQl2XPBzvZndX6Djh7PG8pHrpBkNyH5cXQqtEDXJhPzoy
QJewtYs6bGu9D6JfzqAP8IoHdZPEtY7Cxx/d7MOmAeZswAxjUT/xgdOYIkGf4ZmXTo5y86t/Poey
1HS2xb7S1fBGwQbfwAp0KkNY9z2Wp/ZsPqglMlNcOHdPvGnXXWAZF9YVvEXwc2qXMNI1mEl+TLL7
DUZvfZs+6SjUuKnm5jx27HBbonTkz25sU6KV2Pm78U5DnpO/jMyaxjWuowZr1OepQr51gBmP3MoZ
2mfLJv5kEcSidn9GzCC1cdvEl8N8RjzpVueoAFW4rDfJzUGCWIGAB1xjKac49jZlgnBxEozUWbda
eAym8AA8N6ZACJM3E7vMIpK6dcmeMlowfZMfoRken2zcT5HLToeXyYzWyAumnaHRNRgQDPVHpR4Y
Wf/8ikgaoHuNqvksO+M1qNV5cjiKJsNzjmfgGF0S/b9Jt1EjC3aEUMLZY93rUWthRNsGLTPr8oB6
4e6FK4ESDpiM1tdHkOTRRcgy9HLXXy1TzAx5vP0errBVlJUvyhVW1dvdlLT1Y8Hq1Mz1HSHUzUKa
c7+X3pxiYcLhFTWakHLm26WGAAdYANyEVSK5XchFrLCf2D1hwIQoi7q914/CrhRtM4zRNKFPmMBl
c/ARC9sDyQDEnGfRIOpMxOocHKuydR6egT0SzaTBHS445BeljocDrQ1G64i73SdOlop4EI+HQSzH
KkVZPwRvVQ8v7U/2G/yHRftVT47qGGOD/zjgw57c8IB1rsF7lOdOHe1aZpGpaWXc5ufr5Dov2o8X
ZfiP2r6B1IEPhRfx9/cMsYE6SX5tOmcg0GRnU2+zMvT72vBw6MIiQLFa7kw5PKPWTKyKWIroTnDE
R41JjwfI5gyW//8Iuk2mPDyFQgWhlzZvtYNvAFGszWRUgPrVSS49B1wmLZAVotVi90/nSjioaWRl
VqAgjjTLpPHI2Hcx6ujoJREg4QrW/rs8VbVxgg7K5FDV/6ngglrh4w1DAirz7Zu6rjlKA+BQQvNH
rsnAr55ahvMDu8ZhjbVuW9XBkGrXepHR0ylE7xxoBtuheEjd7H9yU3wOgSNdtx0K22hrMi2TdBbX
v9NFIHxaJfixvmCMsSafsPCwMDc3ojPRKAjuYlq0bgrtBEmqu4cVsfkIDoGvAyzcl/vCmax4oJ6F
5VhwKIQgNRey9QO+AAFzMDPwpnUwtk8Xsv15hdGgTasIKRG3woIrtfLxHKlHfDxp3N+yW6WtoMNg
GdZH1KRObiO1Snbqtr1xdVwtcvwq1U3u6YV9gAGSJGl6TqixxPmEJ9SaxXIACw/Ij1+IOH3QW5Gj
26EXba2k7O7GsdFoGCinlJiRTMQXZ4RnMVnrDaf1yUXcg13mquB0+G/k1PZEMAZlUr9cddAYWeul
AVO6FtdoCbkaS7HGnk9LskpmzXlt4UrcaqWSunebbBSPrGzUYDRYOzufbJCDHb2Zo7Z9vhs+u0aT
oWiGIXilcxbq0NCXlf8OIH32ZUtJKSSz6lAGJLxops+/3R2LYJE6Hf8lEn9amp++nWMhonh4yAdA
T1meZnHrIL36pa5/TVDIsMS0s/0Z6RolDhG4B4GGPTXXcw6UpAzWiZN36bKsOgPr8dPQhXpqRJGl
6Wz5KSLd3VIaHNzfvFB6d/4KXmQVTrEGb7Wn/p4i16O7OK8xMj5/p6pp9HsyrJ2dt3Y6rhHrGzj7
vcih9pLN9SiVdzAkhXtJsSlbHsYayrrErak/x2fklXK9P3H0Gab712lLiOwrTYv9o40hdB6DTpUq
DzKYepZtc9Jsy0CslX7LYK0RF5l/GQLcG+LH5Cm//ix3tZ82fvCCylLaslLNH18jxir3leWrCRAI
pOA+rdPlgdaOMA9V2D1uFU0ghYUfY5MXelyzGnfnalVeOkVUnKF9K+KIQO6jQq6n/piGimGdwwB7
vGr5hT2rY+tOzswC6FKsKq4LZ7u+/Ebmq0yG83ptxEAKDWWG+iaFVpuXklO87F8J9QPZtfXH9SUO
tWX+gSc6hmbgSIPwhF45ZxQPpjYBItYwAJP9KhRZutUrA7J0FVEOdX/4fnB//El3upsnOJU1XSI6
bb4iOoTsr0GSpQANhHYEeBNdFzjZtEk/cteWJfVvxdv3is5PhmtqiEnVAVa7vBjFP/jz6TOHpR+2
GmslvXJmNcfdocpMICICFAgeYAtOLHxRuO6HOEvLf8Rb6uhfn3DG99Aed5Fd1UDrmAfHAJXporzM
l3IIEQ2hYdxI3seBedm8IZLQ0F8HcdraVtGIPPLOxTkIcuMCGHHI/nrsB4NgtQduESmjcw4jc59F
dW4A4D4aXyNcBa0fxkScGU6N/Q0ZTP6wGqDm1OrGtv5zkCw8aeDSMsEGNTSR9yLraL09u3IsmmXX
zBvsL62M+sG9XXHU19FZWqQ95L/cbwaDGvjgZwoPAHYIRCiCg7+VAJlmX87gh2ubxR68R3WbM4nu
qfkeZtMs8BvW2dWtJpBOdc2R6W91+XgpiVH490s4Vx1lVfEPE9PVx5lYx+hF6EJ40J7+sJvEt2px
ftKyldIf7sHskAHT/j9hhoREHGaO8GIOjBO43hH87u6Ic0pcKL3+svJpJP532j/PvfkSm5QY4lQV
U9o4gpoZXQRBJLchHfZAWPZXuX+v28eOVCAbxQncf57vI1rrncJ2pPSMSx+BxrEXpfARmM44AG9C
BTyn3GkodWbm3ajrfchNt7s4bthOCCMi5V78TfPEmC6211lYeyD5tNn3us3olyULC+PMYgkkPFgc
RKwZz8smYBQDghES9VHLxeLdiF/c2NoFQnWtHpHUqJKmCmTY+00xOAtuSOoX7jwmgDiXciYpZaOo
1r/iyPsTIVuG/+GSOzDELjIoOZX/WLvgiz/hv09U6qg+axgzP4loc2A0f8TbX6EMF/X+rrCTT8QO
uqHXCRKI32CNdfQZjbuSDcqVQEW4p0ktASPEHO4C5d0MTj8ZourL7TS+Nf4YJi2blJoMVd6ZztSY
YpzOjac0+snphRs0N0lx2cMoLt6SfnEKFr0ZWO+mfxncF6xIkBvj9B9pw8+bkEWLz+N6p7pTo1xR
++wtlijaa9gPZI6soFipueyveJKdSQLiP9PxrDQST6DVs8+pr3iaVqHOf+a67pweTGBo/qaOLt1l
NnfYd95LF6apnpNC49wBQ27TBrKPSSMxXEv3ALCuKSH3trauwVeRbu/q/4d0Vj4eVKgn+FFzueMm
P3Z/UtkzM95hAUsx39sfiFxjMI+y9ISgxu2EJ/woydWJc7ci8nNlhcWhDQS9sGwSIyL9RrqJiWBR
nkDZxgB7zZHtrHQTF2jfApBZ+ec+lm3TF3RA3RVCAPDfbJWtjo48gbW9nXB1Z/CLnc/NmOhwDkiv
MeuF2TM9Re7PcQUfZ62tfG8mEss5tyoNHlympbnDuPBGwtPEeLsMc3Zd2A2O8XS5tE6T93XHgur8
Ae1iXvDoULUXox6tCHcQmfOJcFUql586ZOgOdLmUzyajrro26Swz0nTw7Pn2O1dnYc7f8lpXDjT0
XQSaQ1eZk8RSYRqSmi+XiQWSVblEoPHP3HF4kSgretgCU/IaTXef8NeEe07FuPJx6B/2i2pwt7sN
iVBtsRLmR/dII526F+B0ard8nt3Yv8zkUo/NX3QUw+GyZt+OUGa1IfvNWkAAVvb/BD5PQkAr8wha
t8X5aYOvGBtjEeuc+ePYW1HTgoRilmQU/JJlUmIcJwaVr/jD8I+BF6xZ/p7mzTgYL++WXMIbGxxM
DokyRztUoFBVQMe7QipqqIA7lVYnTvSs9eh9ZjnnP5JJmaXBAhGD33bSisMZH1GKDVyZcUAUPYNv
MAChaLNEriWqPaREr3a5vD2Pu0aJ+Qagxbhgf0VwwRCcThuq1+pAPR8cFYTx9HcFKLFGadrj+GEZ
GZ7g+D5uoAK0EQlPx056lQW6u+bLX4fySfmSBez2URckvMooYevGC0yk14xv3Neb/zv9SC8pUDXe
JzfQjiQQE5ZDlIdeYPjtNXS/Mzbk9jD2Nr6tannWSOmHvhjpAh7zVc7dA1NmJA8NGAnuXXlf2Dij
XWazpsEaqNc0hSa9E7ys8qvqG54JUCOnszWNL2aFLH60t3Hag5ttsT6QBGrBOZSMGzr4bUUUAndV
hyBNszKYQ3F4yyAdHGCplGdOdZkGUtgfpgNCzBfqkjPttlz4YSGL2MCX/r6JhBHUuyhlJMx7Kxtt
tDORNsaypA0/blbs6hj1qVLuYOMuSF7wNIihjlP7y4wF6oOSxE1p8BjFqjDcC3yB3IITqdIoZqh/
Faf40NCA9BfraEkQuIVkJtmujVSr97DmdTfeKERhx5SGPevNvi5cxViP2h+8nDZpZhZHSto+LMv1
OSrnnHvsncjJX5i9qIasE0GTyXCmgt71pbA9CT5AbfANmvc6jHnsAKYXpWR0L3XYRRehKf54CY6t
zvGDepKTilBg9aBgdmA5BRxOCtFe7FooRND3rGiG6Y0Vo5gtZTXQnas481BF/iW1DwDjGM8CEaTo
6n15ebe7wTa3hdQ+7MxPJGx4iQ+hGCn/IP9+z9Kmdg5UtjXbE0Cd/4zSmaxr2ZUa6OvnHn/BH1G9
/freceILpcDwqG0rHy1PHbNJHy1ycYxLJa19Ct3GY++KXY4zcdF2+byaIT7qGU6/cIZ6U1QitdEE
dxAhEWOkSLPKl5SUYi4ck1562OmbxOorbgKyUWC8QMAmC8wxkeQrXabKy5BYqepo0kGVMUi92Zq/
auFXuUZkwBgmG3tFy2kXrgZtKyDQZan6Lf/CGjduO7v7T389rwimjr49KsywT7m9O7K6wV1L9ziK
9npkcgUOOz/YnnmAJd4LOyColZHezfLViN7YfFcq6FiyU+sZ/hPw2MeEG8kwAlMa8BdRlx3VESW+
P3aqPFYf1I0rDZHlGFIgIKI4T2vvsT2lI8i5zfUX9TeeeNhUgivPyGzG8+1GS0VxsB61vyySJ65R
zNJCsiu3to/sWiB1UURHVhmYYco6Uakaqkdm8BsctrvUvNJNBm1l+YhTXC+mpiGRL3KgYZRhIOc7
6PiDAdrbUKi8oxMLwPogsAkAdBnacPD8PHqacxUpYp0G3/9uBZ/dYfSYHkCblAapTQQ8ff1BeQZ8
ogCXm3WgOqyXSrEdb1SjLQBfP8Pf+jACOqWoG+ObVnljuifxpDBAe5fua/PM7PeJ36woFdsOTUxD
6RzyYKTsqtOEEyWp1qVz5FR1emN2lBxHZPeBdmxMtOSIJ6bcGfeEZV96Eg8fHqumLlNNeYe2d2bH
bKeXNWpmi5Aw/uop0/COd7JHVcsZRgPxT5D6AwseLeJ7CM6jGl9EPa3ctlrC7DzJKWT+sUgD7Rj1
Wyd5ngVMNrvRmvIWT8kONFqNrHS+hcopT+dcm5zlDfS2VqWAJinD1raL7dsYGjYYfy5akYx4zunf
e3THK6ZtQ6q3iOEAk8h6FjzxdiAATqdo7jgK5JciSZKFwIR/c23TfeGEVPiV4j68SZLCaELmgfzH
ga5s4frn1sLumRrNQxo6FsNybJPiDvJnRI2XrDBmvLqw62hQSS5S5+cGLsAnz1qjWuyUU7V8Y8iC
sPL3X5YicUWRqftijr29gftaNWBXoVNDGIfFupFB4cHjPlWplfYQ0nJeZvr8RwLNpcFoyGmWLJF7
PaHR4O5VSKYd9k6d/CIfF04EZJDEcI3hR6RcRIptkI8qWa922nSXx/IZjhRsOmJ9DvqUGQm1A8/T
ZxtTyh9jh2l0/3KNtp+jccS4fxTB+421e0+4EO0OSGoRrLpOz/6/wrr7sRobqwQWVCtz2B0zFYr5
eoYdm8dIXOzfmIch8X3OaS5CbHskzmSQ4wYMHai5L/Mn5PCCSF+gjNSzYj2bKNeWM/XQpCIn2qi1
MFD1G9hXbY2muKuOt+AvtESrB2JqFlkm8SoUa+dEgkM3lFLmhCuBV/GEeeaFnSUihkDUsYFhBKrF
1KZu4Yfg5PmbK4fHB7sZNcoAcKovpflwXDQSTrOTvY8PKaw1p2xryl9C+jmLh+2I+BoLMkX1W0sA
h/79wdFieLD/iYwS9PwMjgmQ7Y9CsZsbv7TWYZ6Xtws8gy+uSaAZI0xs3+7pNSgUdmnhEH4GNPk3
egQ5fco7Ql6BYXg44vrfAi/zxdFXFVjha8qNKs3lKIYSEqc5xfsOxEK76ToTGfqnxmGOvaMc93hF
Vd66XMvDAUSbprnF0PmontVlf9fxGkdPvRyMcODUnVmmJTkmQrmPZZqZONw1sP4sIFS4/PA6s2oA
LnraEWaKLCoJBtTmgLiBaUZVmVldKYzV4ShZZTYOfxoGqzSCp1NVZ9lhi+TKwgpIuBijhpxV4eEO
G8esJCM2SRK6XRP0AA2ikVatRbSQ8b0HEbaADlFntaOZdHV/DaMSmQliE1pKUnx9y+BY9D09BTLQ
xkjm6AVRIZFMK4G0Em0yLvkrubEAYQmdjr3cbdbxo5703WLK1ZecOFlBPg4jUppDVRvnuDTKJJiX
OKG9vFt/q2FbwWe62i/BLZx+fr0qPFV3wv7wJ+tiLPlmy03Swk8kTXHVebeUtQLy3yQbfkK9ZZgg
S9KfPaJzimBzoJGCqJQqURU2Ifag/eFeLFw0Y9unQ/X3MKGYQMqi++s4hEE7oJCxOutTXPICTXpd
3wVx4EB6FYhP5UFK7zUc2tJ9OlWy9Z9XaeA1St9hIVikoXNSjH/Qx5916sLoaHi39Fo63l2N0gJw
Dw3vNFXioia0oKylmBe3+jNtac2CsL98ekMyOJsGndVj8Qmk3Y8t4+7P9q5VPLd2NbmlNLtg0NVU
Nzvws2d2ci0J2cWUXI8/Ljej0b5rRzwrucxk8ZFucJy748hI111//xhWhE60JsrxG3gga7VmED2e
84BEi9mg/4EuNAnD1ZyVA48MMOhGrEUbZJ7FfdPzyEpRzj3FeRLKVcsqn6L96wwyb6XBv17eoqJD
vT1qDVJfJyqJtofZKSRsBuRObj0GisR+Z0Q66E62WZtK56s/l6sZH0jBSJGsvGnsW56bqCogIQkF
F2unRhLzcOWvjiFnrAVMPr4BRz6MMyHBmc3F9jISZJbSguTOiR40cAmtEpUzphF95J+t0MFDS98A
uAEqVPjN6bputD6laqkk+HhlrHvgglZM2fwaJwnvtit7/ShMlcm7tzR0NwDmdkGTN21Sgcecgwid
apwUWbfQOWWr/UIeaIfOPQdVglwfgwr/+juDiuxn5OnmCKbFMm4xyOQjJ6jWj1cmU8zyJpZ9VyLp
62cnQfeLdb1ewUyLowBed6nG/RJ1mrLQ/1dE332YJc0QzG/6VxPokFPTTHb/aXdNPOsnCN+8aRyQ
m0vYuZkbq9ytQz9+tXuRxHJ85EyKIM7tfq65h8EOnIdN9J5syCLkoO+++wPwTa4HLFd6Uo1uZFBX
UgNPRUk+Jjya9VXiU4vW0jCMZ0du/Hgxy/RyhhQLS75C9QSUkfuNUs/W40s3SRcrrVhD1ZPSyluX
RY+w299wgZdgAjGuufwKdQ3brRyIh84ph/+M3ojoHuyFtV54z/evBqtzXVkYoUggZbLDJgBxTAal
mPQHou8VMuNh+hyymiPa6TWyMVHMrVciq8gfrY+sLlDjmDVY7vDYTlSoPltvW4sdMvxZY+X8Aza9
HqYKz7vu+6cMyuNqHmaAnUNFa7/5fgVb842rH8eVEuSL22CZTXjMgOa1bwR7mFNzixLglvlEU4u+
1dvx2+88TKctNHPG/GECu9IekXIT1+R4AbTp4FJxr39hDaZkunUGLnC7kwYrytxXSFmAZqRj9sCe
1maIFZ60nk+zlZ8VTCJHKQYHLeBRpzSnZrz4AogjzuZeyoQJxgqlUrZ3/Doxr7HgI4Nzva4/egP7
2tdVQCcdTjMg3V2DQGUQlzeE+xg1BNctCUmF+9/cOPGeJkdKrBA8jTXjo0vD8xnSmFX0tvaAZlxC
LasobEXjHrxZ9jZfGDBR8UbwHND8aQ2JAmtUPnDOUeWUfCkWDVYvksPNRp+oXQTMwJISTPWkqtJE
IpRcWJV84s30fc726eOmtkRaxFstpxQfXe2b48tB2/flDBbmdXnDVWy/q6ukKmHbezqrQb9vlExx
OOgBjSKw9QW8katL+eHk679CVx6Bg0K9xb34+xCmxVFp4eA6EMeRv5Xi7n08K7brvlgZck+T8NVT
4qQCuzkJO+I4j+gsT+lx+av9HvPTVdBrVQwOIIH113zg2Pu7xz5ja9E30LHOZZQEkd9wP6DUqhqq
hDt8OsyhL17X1c36WfkCbr4GJCyBv4GctKAOZUzZtOaS4hj3ldGsE3oT3MRgHuIqsPtQbCuNMeSI
Ip/WoRa7EV1JgyZy3PMn1WjprpFZYZEvWHTx0U64xjyn6zW9jcK0iHx+Cb3M4NFNY9q821gFyoyT
PNqYKjFwehWS0M/nF8TUEpNUhyV4YXNq4GGwuX5PouedZJlSkARh31n0zL0VYvWXqd4ioWukXIrO
2kXBxYiVM5qarBTBqlsM7ZlgpozvpkKCS9COp9+jZINmcTCHDGbRhavufIiySL/7Qw94owNaEEWm
nTYIYMnTo5M09frbNV/q8C3wUkmQs14iLVSXGRTJiPSDDAzZZGlMsECXeEGjHxdtPwJtwKUjtYdl
d4cCQHNJTvEE+kQE/JI7cyGYEdLXplE+RUT2YDuP3pWQKFFjuTCxqoFSRV3f/EZxTVtC4rzz2ysJ
zpU8jAFBt/G9Np52c5/bnmxqIO9DFAYV3ShRhuMgioi6IntAJENLmTpe+k28SinBY49qvmGBsrBQ
ZOjuIMoqC0BX2SqGb9g0Z5gjKxyp5zK0kSDuz0CAz4ODssDmG9j5gmiRV/PcjhsQjCXuOra7vD87
f8iLyOw9xuvxi58/Tea9AL3cCvLMiV71lXFVX+3pbKTuQzFqdyNHCtfFCQoIeccJD/9R5YWPkplm
1zQ0379iAlblE4NNEzsEvWuUuEAi116eTYfaa2jYAbEffKtRkmf9ZpRQXOCKNTOVUw/xftIaacS5
0WyHwCSqx6Oa+p9zKnQH6d3Ho8v6JStoQ5YF18fhG+8ISXfL+f6xft1hppOLwoitoRPoyEXXzHKN
Q/A2TyBQi1gsFsoxFYYQ9Osr6jDveysf6lzJg37P/eqP4/fJiOZWs96qN3ukSqU3vvtBbB9vN3kH
MXJMojZIIuusRxiZxXQ2xbTRdJJHyBGMHPjx2cJ5RCnOisWruFFF712PJ4Rfxwjvayyf6pxVJRDR
LzAXq9Tn8/uC62SRslUo8fhdScdsh7E4od9S8gRdqQCnThy70iwW5GdSs3B0ZCgxY7PoX7jvyViu
vQuA1ixQUr1Ci56gGGbtJSqdG3ZoZeh6dvxaLB/9Y7anS6u994YBg14p1BNKdOzBuzeC7fYufytK
KcnCPwxmOMUPQLxQO1i9Rixe7bau8Nz8V4CNwQFPe6Z746rK2FI4Eol+TGGGMD8Wh38ulS6YkntJ
x7AdSPiNUU9q6dSMLzHmvBiF+YiclvzQ0jncSljB9aqf56ubgbcmtFKWLi0PTaE7l4XdwntXtMSK
v+LyMwxo9Uq7iH/c1PacKNCtW4z0NEGqBhNzSV4lRXH40nTplyP6rOIrGaWi90tnPYp1+Vc2jVD5
Co3j9yj5BEy+IOBpuqDpLTC72sTg25w6bGL8w3WMSgKMGTXQcxr3oGtrGZh46yjrk73hacLZskdU
JwT9GuzjVCLEXczUnoRVfAigo3Z8IZjGsMlhPTXMfOoKXUJ3IeM304UhvwuwJdwD2Tlr29pkGU82
jZHQrfIDXBQNukcooS0CP/yBpvT1W6Z6adoxbFlUnSo40cq6WLmm7PmdNB6RZBynpMmhMrX9FSNw
lfr71xcK164OGdX0fvzjVou2UHCUxra8bfu724HHT6Zih0uf+7/es31hoskVwOFZ1UbLHqi9BtuZ
4tUzupn2stpchtKP5g2k4SSwd8Pd32ys9RMme5SDDchPZhNcP2zSuZeepb8fjlz4sNuTTCoaqqry
joDQWkax7jefBap/vlr/xNL8yzdxZ1i8nIQ86EJ2/1eT48Cawnzlr4a15q42w+Tn1zNRVB98T57g
b0iGi6DMpNZnW8QcTdHIXVUZEjl+3hhnXPA8kmXI2JBnXDYiN4fDweUMELpygRjt4JbI35Zdgdyb
kSNvAbdqgxQsQ2S+SeIcQsQwnVqGK/u+Xyayhsm5lWR0FBvTabS77xB+KGqGYPLjbUKLvJd7FHfW
ZrpxGZF2+FxEp1wd22PikbzmGx8kaZRFWyRFlBLefwd9/ckvnFQXu3SYLJ4BjkH5Hz6L1P8NRJwl
RGFy3eVmyDM94TGxf7QuMAmJq+NSCdaATYSf/kdQuvN5MHrwuyLpbTeQAHxkc45x75L46X3S9bv4
KQLe5HNQWew5xzupjbhwNyqxibI7RkmLbUnfT7mM44583LMh+3cR2rWFqL3eRhNtfk7AxwvvCrvI
leCDoJwSeFw+dJuWQMqz/F7xIxc6N0KFyiUljLCZRNt1G9rERWQ9tRE+/an/Nj/ya4yrk/3BpvW0
OztLXlHu2JwrALh0QgKReTEhitHdPaCQMIk5pWfIEqNJGBgC0AZ87le1jY4vIK2ziNJgloYL5pLR
LccFS29cBh2xQMspqsr60ufmMepne4pdhC1zRuxWkKns+A8Fz7WgIKoio7ua4WPeNO/w5GWvXUut
XGbJWWiovdpT+9p2ctK+yvvYzkcBzvVofJKFQtCuCuSfrv7gwXNirUF0VWpdiAv/6+A1GrJazZLZ
TesNZCFkFd+g5dBijGH35F2q1ZdGRaBdUqUtA7T+leKMwZzI4yycgETjVZgU5R2m3/pPzmeOPGdi
wBi14LquHYTwXqkydWSGlRQ9HCNRU4ZG088aP9AoMxpbsgFZ4VCcQCk9kYwEiYWEK3Dknf491bxZ
7k2htmnn9NZzufbYx6oYI0VDA5HYvUUIbLP4pmTCj/iIDcxwV+3oQZLEvW9IYbszYjzacIMXW491
OfCmO4/Rp73xNTS29ELw9fITRMvTJlWRkQIUe82StPKroWlFV/dt9bluAQ+RNGhR+anUg5v7Fon8
ZQioMHUkDMC2P0TPPT5wDYyJTo/wZVLj5PAeD8+TYQmPYypAaNwSkx+FowGtJ6v6M43u0W26opqg
Gn+OUzk8RR1bbyzG33WxdilN/HohB63LTZJAAJfOnAv7R43RAPJyxZeExaRSjAAlR9Ixf/s0CSEI
LcD4+T8+yEXkBLkG8cUuwJoWF+MFNjeHNuod3te48Ub0iDyftInyTsepL3TBu4felpq7PczZ3nQw
IATWhx5uVu5n30CI23g6yl5lUV3672K+md42cTIj4TlUKxRaFLsnnCUp8wbpOABPBSiC/ZMG5+VP
HSMTW9CVl/MrL2q5tiQnZDqoMW4vDMwo6XBuRO+Gjquc4p3fWlBfHm/JMWN3IrABcouJTisgzy26
cKMxkmDc4ONdEzQqTyXbNI13VVnJElQPDYXWYFs+/zwF9G0H8UeRg0NOeInLJUTrkbroEwQ4pYz+
0rH3RGoCrPTpYMqCOsZJNS4+hfY75JOo32ucGJqCMWaLnLGI6SzmZQ6bAd6o6i0ICjWqadVouV6c
7gLfuPi+8W6DxoOhyiBYzVxbNGgRc+oomFqqdffqXo16tBvf4s8xR5FVfHCwB3UAiDRrzkvLtmXP
oPSOl49pr1PvHx7q6rRhZgoyUWRoilTmZVuQGO5eH4+DpoNoD7vevKFn2DLBw1lVoOyYEiWTGA8V
nBZSGp7Y5jVpjws4HaPJO5RaJmwNo2vXqZGHCMmFCAgmGN97/XizM1RMJEefpusq2uljtZTOaJrf
qUFGUePniyQVN4WJvPf7GShuALKLf+q+2ZDtnkTuXXkVEiv1zKs1QRqHQzHVkg5UhZPz1K5z9x0H
CLBi4dA17B88ywEwenWA3UID269HZN7nrtW96rgOHR0PvzEo2YWtyU3f+KRVTC42jGah2GVNQWIm
hKgJTvPk9hdsyoorEn+69tiaHVT18+SNPN/DzfCxVTuFt1rACdmqi85q/EBjShRlASgmc6Ntsphd
Ce/SHxFhaF0vEwQsyED0KGgkSPmQOZLIhWQlZEIwVA/cKnNyYVfqlnRaWWp0L7LnMcGFKWvBT459
UyS8fKtuDhlUQYzin3+DYhXVtv2TcurMLE9ErJW/z0tgXzBV2a2MTMrj4LH6uiGymedODS3/PVRE
UIdmpYDrAFA24JS8J7VgT29+faf4dUhkKBdWLRFbD5pMgGlXRIBqCtHVU3Nqs8SSLGiRZ9V5Db3S
OfGE0syR5qZrf7UnFTa/m8v4B6aLSpWJNQ3OZ4BEZ2OOhel3yfgBRKJAOCSmKEspl6tPDYmTDrWQ
cmWtHt+lVk0klHcJ6wSiY91gb8xUwTqM3f3KT3DgzsZWfNOtw91QfKHbSefdfqvjdZ+6tLMRJbnW
g1SxqfOcW9wCXNgvtr52QviusxPN1FX7uZU0DChbg/nUvx7I5t5Bruh2kkA2EIouqUi6H/F9aTME
5T1xeYK8wnusBTNRnZtNSVxiOdFnPYd1SoR5UzCHVLWKcsq/5Z2UbDGElu+4gv0YMrOsp8GDBwUq
C0QOisnM4+DCIyxTOPNiEBCtpnvHaT6KqcHL6ypaup9ih9DTaIWO7xsvJApjD9hCISYCwkWRKO4s
BU0w5vKsV2fZPXzvT/hl3Zm7rrhRWw5uia6xuHJKXtEHN52kwAXFoOLULQV9R1zjy3iK3nfCEqIO
0puqi2I1bst0Tdm3qDcaVkKKGqXUUe024EEOem0Y/mpYoZwjl5AMIjB5JncKRGdr+t+56NOpV4rE
aH6+0WP1oDzDybvcMPLleWEzEiR4d2BWCTL8Ywfa1P8tZYtqao/eeVET25vIPZrXsBkmi1QAP6y0
rbUtpmnE2wmt3oWxeggilwLAIN2KnQq8xFl8vo6E9N2JRTlX/L1H1U8unEm/MKaJHRS2igVJ2KPv
DN4zMqxkL+sOdQMFwaEwTnhf9ALDAIGhyrVMRvkNGR29QaZ8p9UVIYwGfvFMaWyGl9pAPRxNHaDR
ZHpdpkVVsx+jwtnslppBXQZsq98Grl7s2FU7xcpU8HBlZPKTBA4qWx0l26BFexvIwZYtcKgzaNUl
I99RBerUCdeIHsBsDYmxAKvVTIPQwmmP3mXtEkz9j+b3QGx5gEcTB5lea+60gAtBzKDHJ32fv5qB
Uv1d/C0+JsHlFzadGm1HTw/0/mEtW+Ia4m7e08fs2n4DObOEhsYMwnJDfnH/q0Yrg4eakPzBYlyN
sS9zNEFSJFRggPPz469I8c0nG+gv8AncrEvuZpjYtkl8oO29TchSchGoOEvS8StK4oh8yDfDGylW
uWquYESMdHLh/RJJP1tlA8URPkHIHETwmEGL6lF57AUcdFuh+Ym+4QjX6fUwiIO3cj+Bf/6Z93Zj
ov4qCujQNpi2NtGh7qY4LNm4J0/+mPlS1Twm0TyNurYRrRAqLuuR7bbdjpPwiH0doScbrZtmS/0G
HBS9ce8djwTaxA3akf97+1Nu327/oAuoRkn9YTF2ObnJP5OKANMX2C511hSC4g7lydOTWXNVbqVy
hzwp+IiiEnKApVmvrm1Vc14cSk4S2t3RenjjvxNi8GiHfmfOZjnvw12EJOJOF/Gu8URJZ81k/rLT
6XDg8xxtIFlvd4e34sN9RVXNvlbwUDZ2Jz5+r07I5jlEuoX+kxEM6ky3dhxkYvEVuksdanSbZVcV
MaWdfMBpKRJPiMT18cqG02bCjEJBzxT+ZaAlVjn+7L2K/L6maOdEpClsJ257veZMz3vxmS078wUw
d4E5M1xbRzJsiomtZllIaM6ksVaSMUaexagkQV5rM2aiGeLCqwtzdCL8GA4r+LgWKjjq8GWOvn4d
fxz9JYQP/alsYjA6znB8tuG6+Uc6t6ZoUpiNR5g0Q2sJl3851RuAtA8WLVxdsuvUfBb3dWXuBFmS
l3uw29SGaeP7YB9tFabWhT04Cedyjbkra9en54NNFEeq6p8nsoWdBIBX7yfCEvjXBUjQtcCNWHPN
39/nwmGiP+HH7oCcre5j5FxEZ89dLnY50zKRXxAD4cVjY+I6wqWpsQ76h0EE4rVYRqfF/Qb3+1nM
oKf53cODErCv9QJOdhmIIugUTieeTqte4HV0wW1PC7KadHjb837NItCzeeKel7ZMVnsSqJiJQdrI
qtyRvl9XKGg3z2aDG5B7xO+rg6ykEV/shRr8r2QlrbVsCld8/n3KgOint4PyyMrfjw2bHhQ27667
z1vSfpdk0gy0vGmntARjXffdClct3++xQEcJG1590idVif1pTb5PZoL2Jagt+1P+qwl+ynN1wwRp
SzFyqRUr1O2gPVgjS2s3TV21osRIbkqOZSByKS0o7Q/LSO1n/5Cc85jU70lbsFWW6NNV8/FI8EBt
AviFvZJuU6OKLOUYVPqVPHw+cho21Y/xLJizpmLQdlMzN6l9V877mUyxe92x3UhwXR63d2ozZGAY
EvLg7cVR1JGvnDWuOsPUBbqbLtwJZTENzHeSoug2q+p8YP0qSwpE8jy9jlfOWZXzGyDjqog0n8Fk
wuutwvXoeivmC+9TwYX+IKfu5Bp8rmidskx3jqTajKsUbO2wwpgGHnCsZ/ajl/z8AyC5oMxjWEfZ
GxCTtupUqvCPEEpBiYax9J2nmBFvgm0LpkarG+ihxyRnkBUX09IV4RZZSARvFOOyTnVe38fcrUUk
XcmFspmGJrtNP9TQTZwFxr+3ElY4ZyhpNoIh3DmrmcF+2GP/yUdjBUO+Id/kr1JA/yeRAL4xETBp
4zDsZrUCvaLxbGg65bfUTQmMUlRrxmIJS5wADVf9t/2lLDBw1bZRDBlgna7owd1/Qmha3wGa+WZW
0tcPpjBd3LPaBb+t1EYFPlneXZgeG/uXIbEA8tAWHYmfyQNp+vgP4Ozzr6TetEqD46Y4KY8EOIV4
cMWJBJFe4i0QDAihdv+6C2n36YCYJNNmbhaPM4nSZAaJAnkzy0VL+VQN0M/RLFakCiN1uY51swlv
+LJEX54/2hPSOZNVQkkkhL4nPbdWbpusw1/1aidaFhxlHS5JdJ2HjUmoSA+JkCcwjBdcDm31s2pL
cHXE3Kh8cLYpuIFI9ETmj9+ETUNk7xvFdMeJqjRpPctpK/7tDlTOCvNjk4bxUD96YRbowIqVp/Bg
7kGNKrmWgGpmBbH2fH5Qd9x+7J0GKsHKiwc/pjiuxX3Gd5cpFRxoCw4x/UWzjKw9ZuOBcSRpdzBY
Mmgc/btfYg5f/pC8YNtQDWzXJyk6s89EWI6Kc+KEvT8n4Ppqt17ECt12utGv7405LKlR5ZQ+RC5P
kwzfqWO8X/2pTW+D5T/SoOENZqGH+e99+pP4m0P9zkdcfwcAfTjh6QMDMZWiYwcf2k7R7KJtr1V/
4lQGPlcr9C8sE9oug6lJs0TYmwWyawGm+a+qxJjE6kdfQVlFfTsGTEOW2I1q1vQFTpfLLcmGMh2M
74se/hasU1PNs8Qbe5HOCPm9+7scA2vvsQQahcFkizfmSJTTEDGmNEG9l0LPtB+WVPrLAg/Tbbbz
BtXBxsi+Nat0qlBABUzIu2ldZdF23Nh6FTxhX4DUFp3YcYhAtBGfVEBxj8j+kj3EtdsBNH0xqobb
fKGsbkJPIkuLOBoXw+qyQaqH3zGcPOnpShul4WqZoTX6eDugLduWCDtwGUd5o7HANY54ne/cUtNo
8d+KxehZKGDRJQWrGTvPW1wgw6gESw+wKwoVcwEnHVxwpodaFQenLqGwinLmtwr/Jwg4wkCUAwdH
Fig7ubplH+85tEGtegg5pONq/vyYMp0TKCxEvaqbXLNj93ny7C1wVW/1NXUnPteSKvpTMK5R+f4O
nEIgq+j1gvd7F+s5DA8FGzkQzh27E3yBzonEM3NAzn+rAyimEUmzEIhv0YJfzJThBLHGKblRvg7W
+Gd0yfSzbm/IyOhk7lwWLlscuCL1VCVp6bk95uNkWsaIdTxX18eiwS16zCYxdNRe7Qy9uDG46a+H
txFaFvHkDda9/P52xTqbP9f0amBbigp23lxpPDl4x4V+n9FbUqGEsm2VvKTMlDxTe6yR46ktB1kl
GW9Gjx3LEqPUMGjQ9mrv5OB07Gijlia1TwdKFi8qbm/Q1UzYxhmxjC0wHPgHOO1zKYrjmIMAkQic
yEiTdLsaIuUmwfJtvhbN6qPJrf1h8IzumBmjWvwi3lSOtAL8TL3ZP9yPhRRN6sR/qL4FeyKM7tzv
xIax5fdD2gyFbQ9mTRuNkO1kbZkr0kxZTIMiqchGTulRkQ2XuuGQIsWUwKa61Y2A/0RNZqQFIp3v
P6zKhsKOwOkTXo6I0Os6w5Jhut/5g7GMEFtWl9Dc3sPBuMxG2pvmsIv2ZfiMZGQrHlD2YyftiCve
adkxuqg889FH7KhR6yivNnHhJUaAVL5hKbB0MQ80G83ARlM8rzLK4WN4Yqp8z0a65F5bNbO99TA+
SmfjJLOG65J7SEmfy4LDySmkqNM0wOJTJhHv9npEgB5leSguOV+f/Q2QfbJ/jlF7uoCrjB6F2A5O
1xyeRpuDwVM+DD0YIlQcuvylkYrq3r1zJ/mEn5CSy8n14CEoeU18HqiwXFTqwCBuUzP1Yk9Opkn+
5pnInwJAka7KilKmnrl6mWKUONu5SxVx4DiYT/LBBvhCSYE/ZvG0IubO9XkxHItpcVmbHpRoYVxd
HLGs/W9W870L1rjU96dPXr/INcBEHdkw8TjMh0bPTrVdPwPAA+AVdrEnENIOYyeDsI5uynahxCCq
n0CPD4PZHL9PwFztPRfdHhmkehViF6GIWFM6zPdS2QSXjOUzQSD46SZIuP1lvc+8CUCgXHYq15cF
gR3htFqLpaRFvcOU/lWgkr0EhcJ7svFGT1cAUHrg3d7cPFbNH9AujnkbQ9hgJV+SpA+POM8i7qBE
KqndwFpA/zla3xXATHBMg+grhb1ItoD2SIwamCOdF9aqAfQLh+G+bKENX6uLKCiwbcCcOfQwAB8j
+Tt4oVs13KRD+j+f7mUa3GUfFtIa4TMV9Sdlohh2TA43t0GdTSGQkngx/n1y0Kk91vQvg3CWOs5x
IlyjgJomL6w+0tzuc43cSSr4PokIkADyJO1o06/Hz+NoA81j8qjlUiTe1d9Rfgz2L0mH0n22U73q
GnEwHkiLB5mSXpkn7CYvsNVn2Vu+aw2Lu92er8AuHhENxeA++hsif6Laq7XUuA+cYXVi6X/e4HEM
0MOlbF0d2RoskOwud/kGLBVXRmWvQCxdz3b6znBHPy888weTqDiG5Gc71vI869aRbv4OgqZgOpro
ePsWVCak8YoHrQgA18ccgAGOeV+GzxLc1QH3ZYNY3oi5e6g+E0ihqxHPkTeiJfh0WZzkNjvGDBCD
anzHPKAf8axUucm78aBh4Olm0J2vUk6sewB44L85SapY4eerEg3t78B+YkGt3Cd1bNAwcH3VkqSZ
eFiujb/cE7AE0gAC00TyvEU3vfbilRWS8sXHcY1CSScfARDuGhR12Ns9T6uJWDzAsW4+sIw4gg91
aKONwESpAd0YS4FUCrhEnug68BKvUdUCriAhohukEJS4+f6nlZvFwS0PPz/On59IoUnRhONhxtg8
tVzo7zi/qTRdmir4zrOrxeB1FHcPYYpMJDhhY1DyquZmrpLwdbGR/sGrRynfF3zcOc+CS665OkHp
DRg+HKRDSD5oacnrsUjrUOHJqMyLJsQmuilUetaYKJIXclFKRgqjlSjfxLEwHp4XjGcDme+8Nr8z
0EmDpnpgNUAILcDWkTQS0nY5E/rX5/D4csXu+bq3nJE3yfN4TCXrTuFGbGXRCsZc+zKb/D3GpEMj
LG0NMam9y73s0bUoIyWw/BgzsDEAACBe5GHOeyamEO+JgW2PZ4WCFXqTWjU/cQQgxBrXAKhCyQrz
EMvyp6ySeNRQrC2nQX+9qHtyMxB5SDu3ktLR9GN0Ly3+G+qDsSqaVhngfLvGXNAckPnO0UmR7+6q
u5uM1u3yDsQGiRlGgmmepx5tgW9Xn/MCjPvBr4Fc+iM+Jq+hmyHKshIIGCA50l0FGJdQeSHv80kZ
IjjPiQxFn/RJdaWKgZMykTFUgSSeyq3ithFewBX0/XAOrl9AGqxQG6XHOH3R3kCmHwSdrm8iQ9QW
37Lo4UlpKt7GNzqpDqGJf/5vBrNSa6O4L6TNc87QECf7GiF00g03SaHyB/F4WT76IG+LWUow/OpI
1QWLNXdMvjey10V4VFsuPMIRnM/UH44sArwuAkeRTCWNCaQ6UnvFQ3TFNArnBqZSw7lg+yTtq4OI
doK9xU6+WHYSF3G1Ex+eQE6lPji0/e3xEwBz0OLGacEsnmqJ9sVrT8wilaZeSfewk7zEcWc0jP4g
5pKWHX6ZuJm7NBvfwTPemU+0kmA/mRPkitBlBvGaTfbvZ0MiWRo/1srP8eNAbLleQsv/4D0SrolJ
AwdP0VcT7umOVJMep0id1jq2peKnm8izZ5E0L7lnR8kk7s23ym3D6luxUeoPtwCcxuH5cC8+VEm0
Vfy890VEwokkwE8u16ttrXOLPyWM10ZJxFyGXuk7hR6VVvmk+1oHqGRhfUOQCvUyWPjTduemCMwu
iU4wS0qV5KgrlIYJq0Kz8pd3gH3EQA5+dUCfXDHOMDsEJYvBYCfs//0qMnvhlu5o/hhzXiiZ1QBH
rGa6G/lxyPLphmaBMCIiTNTLnegffd0ztXc4tagGeBbvQW+M7XKoe4kKNwULs2fpFK+ZGBIT6BPX
Zjt4lRgpM6/My1ZpaLBvYKGMfCI/qXzm+uWLa9/gNqgx8A8FlL828Birv2ZjsdS4GemtDXYAcB0T
NJEE7S59gj9JRsHIfyJ6kwD7Du7GrtspgLq6Gt+jo7nliucNmdZrJcJ2IVDdYsFM8rjx/4COeDzp
PQlNdFwl5qHETofw1/5M5p7ZerxmsfBatA++zzOPYQP72MI72Pam/W7udvLAQ9rjj/PZjYz0D2mL
iKVBKHJOGq5ANpVXGoKROA7fMah+LZc6XtAIlFy0Tclm8D98Yqn6BmFDXzN+hzZCqjLKj5Z8Q+o7
c7MGdLdnGJLMrNvhYd7X9m6ux67XUeKGoUnQ5BR4fclnQa4sKzBpaFgO1T4o5iEAqPY1aTQJ1Y9s
ooih2rvBX3DjFD+a5EwBVw2KxZC0FIwZOaT85oZ2zYxUOAIHYVhFOxFrwEvWj5W1PdjhPXUxEdFC
mUam7JIDb/3s8CZ/IRbCbE7oslBJI/k7nqyL8vmh0sEq5RAeMn6ne0oaL9H2Sa7hzmmGP+jxNnFO
UAnP2H6sGGx+eoUdY6VeojSWYdA2hlLQ2iie7p6Ltf6LRqmkRZ0E4MPnYT2p2UhuhIjWkYv29esy
wbEFrv8lvere3+sqy48jnJLO1qIAm5RJZ1DNXxVVkDLSrFbsDU1jOK06u1xdAdD5YLLcgwPHYlc4
p17rTduyBuT1wakD3bC43HF4WqXC8POIQM9XvbPM09XvAsmxpCNAmj0+bOpH9lOsWiS0myctaMqx
nVJO7fz7OfFiq4I6LlLhu4IjdVqKafb7fyO6mLzUzNkY2PQyAqXqmD2/Jh5UonWjNnRosMAzivTp
B+mBAjx8QD9DvrELaBS+T2S0x9RxfmyT0IlPEc15Vd0d1/fMA/AjXYASgNby44efk1J8aIx6GTFj
hGDnJXzJt9YeVcK30aUnfOHMgZlSfE933fcoAKS8UeOeVkiY3kf3HvBrhNWROLtU9vxtZOKlfiiQ
uZSWsd8TKqp4tpXcL+1Y9/bFxWGextwJ8I55pWBEMVsI5EKSw0VpVLAcmdGAqJqEPn8JsyRviP0I
neOMvRjj4HksIyfarlcVZR/7IP/It0yXz1LwvpzSJNk8HXkwOt22+3bkZHS45FBcnCXDpXgKZnxq
VEwzKjLX23IVHoh/oA3UVf9jPsKnERvE9oncS96MH/zkSP7JNsOi+jIIPZlNJSgRWD31I4kiv2hN
diKRNwMMKBNGMK50OZT+c020RiSqFGbqj48tOEHC1bQ2XD79+R6HTuchzp7X2xIUu1D1qWxgmn+n
7WiGUlWoAW1QQ91k4RDn2Ze2Uj/in9VWV7WAS9o0vaYRpgH0IgZjAtqa/dUxbIS+IF5RNmqcSwfV
YkI+uQvoogNIZQKs9OlR/zuVAlrruV2++E03y/aojTbiDjZAdplbG3BkjxruApkJvIKko+1sIY3Z
OX9DWbCvfu/C08CqzhWhpa+DMl+3vFszQ4nXO3KZW58+d00Txy821ghg5wM19ZpA97K29hqmWzsp
b+gYqcB7mQlNvympfcCD4q5ORVXYOi72KEHJM5tx8rOz4aPB2CbWrCQBGLcdvb2Vw6QRt20pv8ci
V4SSoILEYMHyLa0D46zE17yQe9JvMk/ojJqTIKWE6DqO/RHfIqYwMJ3X2LiPBM8gCSAhuRmBiojm
GRPlQvRYKKPRIzi67qpisqv41U4/ORUN5DQPrUmL5e1ysnlKelh+UZyyMJ3HLIvkhnIozeatkwNs
Z29eLH1iEtFqaRjP03Nwm89mXDmz+jIoNcNOWo1JSfJbrWH5KyOhbvuEVbwxE1Yq4dbSODi7I1Rx
EsC5KXa25940zKbbMOhpOHRXSeGx/X6R4WO32ES0WkXRQ9B2zk/hhsiG8FaThj1P0Jjl2OsqKEHD
aCrnfdFAahoxK9fIyOP1DB9DTjOVn10LZhhx0vqf6UhzKDlJ4JOKuQfkId/Y/RiZSw0v9cENM1dV
hLuNyC+2neazVnitkXzwrd3EGNPJnKlAJVh5pKa6KVR/XFs9D1lyWTYmO3NyeJ6cB8EuLbF5oXuG
iegT3bKNGdfNpx54CLiLEKkAC3mw55BtFvFLmECtGM8KRFgOD2oL+PxJ1LMbrlh0TdGpD7KxqJL/
ZyFiNqfKDWtAhFeC9m8z40eAMgvsN7igJ0U7EzMwugIo4pHb6cl21seJDDGZLteMSLBZE2DRRkII
1xgTOxd0iKhr731q26pyUc1hUt1ytlYyEJb2nTQ1iP1lItmzG5KJsov5xINuStBRKlnQvS1Z48ey
Omfj2jarvypgymE0SFn/feLcTkC8uNeQ01d2eWATS2/+2G0YNQwej1KDaPUVzXl5lXmNXNM/JZtO
kqu13ZxBYrZ01SA5VX530fkXT43fAOc0Keh7P28+VqeqMN5Il0uLHMpApGhQHaqtxK3UBbgEf8OJ
mgswOWIaKu3f5678QoTeofBQqCKT6WOJRo5Bq8domYRKiov/EhvQpYNud4yRyFWgl9TUsAX2jfxa
FEarqCF4STzqez7+/5LVU9dt/VtLPbEXotYi68SVPOCL7m+NQ3NfwNvbJmu6rIWNblFePbe9J/MK
Dlq9I8nmtZSJCVWyaDAJAH6IDZpW5MLjSXYOx5TcHJ73vVl+B7CvpZ5kHtW3AU/QI+91+FiVYOQ4
lQt8pYNnU547IoQNMRwazX4EaSH8M+MImDHGgw7AzGh3B7Xg1cFauA339ig3GVjyq+2g2bgtRbft
7OoO/ahc5c2t7cU83vjSJZ8PZ/m0xW2hLFvm6k3JvfbAM5NQxf7iezfk6GGeabh9NN/hvSJBoHTI
lOGZq4Z4I+5T13Q4iYB9NE1afFtygYJT2tMadrp11nfcmr/3EqRTfAcgrbtDIpUKtABpelK7CvMd
SPMpv+cNKwKXS+i0wkZXeBhI/9ebFHjGyANM7GsoqrEEN358PMkknZc4DqathIbD3hC15Y4DtTLp
DEQzdj3zebnwSuJdDBdpA8PinR1N/9NkVkyJCN8KGs2+j2eEw0n9IW6STiLKiaUa398QhtQu8yFi
LMe339IG3229U7PaD68HZgIetOHXXoExw6whrvGmOw8pY/Q2IcF2oSAmw8lrSNFN2z1A8bptvmBi
gDSnrS4UZjqSwlHdJNXQpR4eIqVS1czNMbT07WdcACUDTF8kl2SEojJ2XKMcZO/uaer9jHV6KdsP
rgZ6L+VExZSP7p7J9zwpQxpgb2OHaunYZlvFZP1GNETt/0A7eJWYNHyJ7McYKgqqmHFkvne95E1e
+XFUb4F35OcAoRbqW7vX8vDkcg8k+SKW7lKtxA8VQyH+08Yj6VwWOurq0hMAKh00lanPCzJL/GmL
+cF2NjY/2L/Vsdr1t688fuM4B1VTl2ZB+ownla0Ywy4YqUol/X7nV4+6Qh1E8N5KtUbfK5+g0pN6
O93eBCBKSJ0qi/+gI/P+ULoxhqqF4LbX7lb7NGyPAHRDyOjS6N5GrQMIzpfDGbY+BjuFpKAd8/D/
ojgBf/1uLQ9vOpH48G+GsdHRzD+cBuMYAdFkXIxOwfcHT2CM1+3oBwBkrNIGzd+G+sSHHzSgY4PC
e/tSgKTcKdQjuqcQDTLa98HbchwLhKMlIRWghvHT8m6kyWGfOutmOf0RFO3sT49Juoh/FHuVIDGw
dS9nqXcmeTI97EdccvqW8qISsa9KQWY0wXKc3lpnTNU9ay7ub8vk6BI4+BcrD9lebvetwA5mag+l
xxwfPKyjBSeo3ATfyL/CWMswBJa8qFemktUk+G16WQsm1dGARlZhVZa2LhoVvdlkDU6FkuT60/Gw
vM3C9VH98luWlZEXCKdBr2VNx95/VkBuhQAuMSTxPwIaf2t3GTckmO+Q0yIztqeIP/i15HDXzf4o
EUwYBEk/AFjhX1rdsvNPpx1CsmkjvLYxBSqg83d53o62T41z6olkt/Ejglj9paX+aU3ILSu9AjoJ
Id0MT1CZmMusOzniy/IDyiDvSceXsxn+HBZINbyOBLamksS35NfGv3JoiJd0zZWC+eGx1H5uoWOL
IkjvlWVG/iZaGWIt1s+447GefVTkp4/8IITeIAfurU05eX0YR2ossP5H0Oc2neC/VBNMhnV1Uc04
28RFrbpv6zsu4HV1gSxmMgPrHhUJPMz6BHDNhIdBgkI75BcTUxLosYbFSqExlKl3B3DA60fSql+U
YEPhOApTvkg2fH4BAttzL4CP3UdZjuwLb3L9sckqHmNJaHGsKnFLHPnA8vVYxYsjbfOBU7yTrh4S
/HMV8Om5PKdFGN7Onj0OIpIIyURstm6Ugk0htZVVIO2lNPaPu19ovPaN4CKoBkTQNo6e0xFpc0jQ
+0CaDus34+tRZZv1JT85YH55FpNKQi1ddzDosYc2jMYP8U/Bwt6pzTvl5pTq0XI17ViNnJAsHHos
sQ1Gxpn5aYGGGZTg4xXnUcbkJlONS215YjhHNBnN0uB3mmksXHlbTC7h5IKkWCGbFM7DuZarM2JN
5QE5rGf1itL+brcU9GcDzfqaMxCgWNqo04tlTfHmCAAxTCzBGn7EMHb/2e73RwkHnzXwQrqMy8RB
PslvUdKcLYU8jn6kgBloyBX64RLpghLLgPkwvlTY59ZuO4Rjm1Ukj+8IFvKZYzJ20bTk8jIgOl4D
WuuqL21zuoY968qbMBt2RQ2NP367gczChD4/Tzm/z1inQldJIvNNLqvBXhnewOEmhFIiXNz7G9/R
Umx3ZOO1TNHi6DqCrYZkl1tJafqCK+b2Y8BQX+I9HQJVDmnKgQKu72IYLOuT/RLSseETH+lSWTq+
7Ewy1H3kcK1GBh7Aw2Cq05BzlicUhAJ48SK8oaDarE1q95M4/cCRCsY7L2ooqizZLbtDpMOP5n6m
OnwUZ57GN/JuyIayeK4R1B+jmaNMCswssbbR4HAfC+rgjrHJOO5T0tI3GsK3K+mA2W9+aaOTbEVt
AdLU7x9u0x8CocjVA5V5bSH7QCcdspAd2B8IOj0iD0Sr2BRP0pYXKMfHol+FcKdrt+K5mrJyRAA3
76tQM+Tl/iwMwdT2UQ8iaYPMkUrbW+tzO+0hIMVHMBmQjVokYjfssh4xpuMeG64X7MsSvkdf3TVz
HbAF1xYN07fjkU/6wawEImbpGU0FU+FXO3eKwYaatJgX1OCGPyKdvlhBTocCnQWUA3zLMnTfb3LY
vfS+Sr0tJ13yZBUnmddhrY1b37PjlfVmtl4LcVoeE0z2CZhOwbWxOc+r/8n5VQvrSeqlYB/pwlqt
xI78EYpNKFuiySSdEuT8XgL+4Po7+utmxg4YuEpXjwr+mzmZCV7VEy6BF8sdJeIlUVEEqeDUBGIp
RWrSk8AKIGvaszPkNK6ZTFvdqSMZ1Z41YrRkR/yjx0DsLKgLjlbZrKku2Ku2qEShwXsU3aS72rzz
SH6sbYN+SEfqI+7LcW9EgsJ6utsWeT6w/SrLP503a5PBPv2xxkhb46mQ4JDmHdOySOPSTmj5tS4V
LwnM58pMPkV2wEJ+RluehuqzthhH/MVm4X8opuzMbkqOva7XNk9FGYal2SZe8A27JDbC/g40B5zu
y8vS9NCgq7QiPSEM/o4ig3DOPMv3zVzSeIb6MgGVItLUyNK1HKXEfqCcQRquK1WbxgbSmJzXg9PB
8P4Whnl8fOstDguP2FKOEBSFN8wp+p4BfD6xykXbH+Y4RcohMEQFeOymZNNpfXEwPUpzX437Df9S
3sLsCvgLvQ9fr1U7/2rvFkv1SYA7U7Ve3w6K9srmq0oUH/FJf8x5I+gEhGSE5BQvPUiSSOeh9CpS
FoA7WcBaevnkeuP9F00sfgtYEAJ8iekAfLuy7LMnlXroxSXUZRm2ycTh0jgL/qFiTYDvhizhJyep
sz873q96mxZ9hyYEWsZ9CGYpuDVr9DFf8BH9YU0SvyXbiGQHr4sd5GCz86anZLYiWmtc0dVi3IUd
3rP/XETINb+Ick5yAFBc1CEHt+o+0q23xQE80aa0K6QcdmfPtIdY39t65EhOo+YCaA59riudlq/O
YCytw8a6FpROYH24L+TcWEkkmb1oYTzxCnq6dS/FYmtTHo+UYaWu14fXD7l1Kk+JBFH6XShQSVZ4
BsTRrNLVZuW1e33AEXFoQ1iQi6QywP3Sz/VYTfy/2YATY+NPPmzbIVnsy/z4ME0RQ8q6dHZRFBQP
x0CjTwRLtlQlCl3M2vS352fRXAtDu8uMhRJmdH+oPlEr3VeV2vQZiucaavoFZW1+/ZduGapv36Pz
skkZa4E9T7zbB6JwBIE5XsM7bLl6Cegy6PmVBgha60hsZOgUZpzhIzepC4UBSSOrE1MjFWLEZKER
zbb+nX9YdpwNSztUHbGLG06LpYH3PNtzgsQ1mlOWvcI5cWCYnZu9X2y1ovtosAyFtGxtkB9zEkYR
TbtlARzC+G7vwjgUlovkoa54Mi2joVdps5hs9HOSI7Qq0O+cyLkogB/BmHxGmpWpVQvo4nZp8ZoH
T9ZXZnucI8stWFotFyrbhqv0qRCTsNNmo2H+m2sGkqY1HG8k3iySGAb2wjgLk/a3qGiPw80pIGZf
CDG+0gbW+Bv5DZ0K0Wayh3JD+JsP/gv8z6mc5qUPtdvYrr7O5LvUM0RS0MGf35puB193pVLfFFLT
GMsv48ZoGwGaZxeEW8GMai/OjBdjW6eba4aOxEoM/ken7O8s+56o0f8yzVD7Wo/XKe3CA+Av/VUH
6KDo+pC+zU2ueg5kP+qboKWvAP/Pqkd0LfLBpIY/6DkvOGwyMVqP4UKzUOrAdxO9Qv4CenOXG6vv
yYYIA0XDaw0Z2oV75U4dZyeFh46xsliN+/G7HxwW9HYkLh8iFGe5oyygKoMsxTUYs71S2TeXZphU
S8vNmqOKEWHqybHut0a5SrNlBvL1qnTjsbHJxt2rOtl2SWxNiEU84nHzFbsEY0XjDKE9IQMGHMZl
T8+7mml5HYjNWfBV2pgxqEJTcQv5ttpgD3GCbDsGDFnSxeabpL6tk0TAlIYZ3AVvJHPyWwsPafSd
GAvTdawBWOj0u3OwZfnE6GJq25PpFtY4naTsd68CE7HxtAKR0NS7qOoHlHxLyyosU4fMxorMxSf0
5uR1mCILsYVzP8oYd+vAj2F+rgDWYp0QAwLFIpBGgTY7OteyA99Wy/VmEJCJcqy48gyplMIcsMww
DLgEa7KeW+dKpLThWcRKPbbJFMuU1fu6GCtQkifU64TZA2Rp+hLTRzp1qtdjBs8zgDHzu2RJKIi+
kUHlvSlDt3DvXs1ANh6O/+DJ2FIWDuuTKqLPTL7tdnWMj33BTVg6/5BJatkVI1lBcs7GwH+6LR4N
HvqNLeLILjYY00LqEHO7PR3ll3i7+LGjO0Pj1siBAo0HVUfKgDxDUtOFjSmgbbCzzovUvx+Qdrch
0rOCp5nXzSKJH16F42fHr5ME2Y2VMnBgo01DcMSHPkTelJZCMNarTzqGzpTIOdrCwIZbmymrhA0X
wPqvEZTSjnH4WWkEGoJ4UNiC4rHL6Xn04xiu0q3rIwsy0Rw95cp92wSHZBpHQKKv0MpPnzqoBGFi
7xgT9WQOJKadpb+KGU7m6LAOHMPEFmV0h10B7FP2fFtQTV+QlF67jJ5kIHUqOKQAO1T7ULuK1/1S
LhtM1FCAZcPsE89fz+Er5MpEnDOLTGzslSV3Aia0mjOP4qubSkODkBhg98ZbVblboG4AMv1OfTHE
Ihhy0mPG60DT4SGEYC2hU1DfM9HXBpo1bab4rFsmL8xrHZuzqtieki6s7wfK8hqQ3AM4cCg2/g1Z
6jFhOX2FOqcqspY4uBw3D21I2b0JhvgQCcLldE76G08E1NyY9Yntgr4y4jEVQfp/yeAyZgp6Nhrr
jj3YOzEUXkaudMvpLh/Yd2VUTj3RWCpV9Wcn4dD0SGU5IHBCrMm9hC1I3E4PXalMeuzRvF5zFcZO
3C2CcWrD9vH8MV/TfWebAQvNopxjRy9ebl8zZrye8oP1WY+Vb4U2zepi/Nef4DfWJVKeymYefkTF
SsXMzvk2t/bugNNd5JwZnr1MYbIo2MtzrM7xen9MZXqBnssPZ1d7tIyJpMRzL8g+b/1f8pdAOhgb
69dyxNzW4wm+JsyWjNeFIuOdX/Rf1SmEVphHd9ztLXK0I49PERNuXgGHgbuzX6t31faZ9uepEG3e
gYD8dkIvn0kE9+9yjA1ex9gy5e+cDEH6z6zjLnTlxdpvc0eYhjGdRr/qf1ef5OcQbcN9lJ4r2KjX
gDF543u/I2uXFZPu9OMrsb7iAgIm1iuqIPTGra9cmTrueJ8VnTQYk8qj2onuQCBulffMqjBdBwAq
/fg6m3r605iKfgX8BxzPW4YFJNmqh1NP1zZ8wvzuQBVwAUbtLkPAoNhSbDZpNWoWkoGVOq5GGese
UG4ZnGCp2vKyGCL/M3b4JXaI6pB1r/f/DRb7p7hvMSJtmM71+KuqzD08/zRA5290gurKw5oyHrdf
GBsd43s0KCgAf9jXQknwomHRznvXxlcAdGJCiyZtYGdaPEW5N8r9gle0FOV2orT0CJUBEVaNFjoe
PNkprZjxuCvhKbGnKp+oM42Kk3bJMf2TVsrIkSJ+UhM1ULVTlR54H7T83qZYccK8CeAFvPyQsi0q
D9hKRV02E+Ah+WNLPZTC+oJGRr6VUawJiZ2el9Japw+NN+F0WlTBBEuS4kD4XGh8rqw6Xwtth0Vp
n5RK+wNzfm5gRWyvwSkQB7/TSwue97rKycbpb1YPsBbB2XKryi3dBjfGG2LxlarpDDRZ4AD+i00g
L2tBxQkqVgvP5sAJKISM7RJfxJe2hOeb3XEjvZBjSg02IIrFBHFg1tsDamFBfSVwuij9XMOtTABG
YpVAWNkAWxFkhP6SDSAvs4tFF5TBqA9jzSvHr9QFMtywwcervLYWIoAz/XdFzYu+nFh3rMhkcfpQ
mBK4aSrKJiOEz1Q3yXmnAyLDt3H3vLIlpeesd64jj3UqR085GehQZWsItcgcgrMh+DQRVXl0O8ki
bGEoiDhvunq6XVHwq/MmPSzVIZWjcNuM6AgqzOL6jV4SkU1756uAtONcvjtB6quQs+L0H9Pv8iZS
XyejfqIddWCH2tfy0Hvi+hQYPJKxwsS4OHervJYR9v7ZuXfkJ6ECvWF7S7g4sti7Vbn/pZ26Hl57
lWi8clBNMEuavh7x+D+JyI8sDdMGcRVQmMbruogN8BBEf0wIhqGon5GONQutML0PxFlT0b8nbRJ4
oQuOsrRKPPSBXBQWwCKiuzZShRRe/8rx4b6bxeG1Dz3cRPjkprytzYVH7w5W6rlueAojzbWh39Aq
vzqfz76vlKs/xdKdCQHK8wp2hGRwNP/2fUNQm4g1FGxk1WNd5+m5DLK6UUop10n4PqHgDPV1UNzc
xt8UukXhQ+t9xYoIPgliu07ReJyFXWKVbaKMgItGQguW0ZgG86IVzgCcxmZurTEsWghiaqpKaqbo
J0qWrsw8HKQQWxkprHzRpC9EeMKXKbYvDENK/XpPtiAJUSG194/oQGMVHsuYil5iGIhJ9OVncxyk
TlHJEysfrzvhUnOhgESp9iNE87G+qIv2/BsnStzj2rLE7l09oVJicXzdm7NMdiqfETRWMIG6jBjQ
//LDI9acy9ZXx/Nuws4hs480PChNFbRP8AzZ930OAuSVts1gJ5AC7Hef9e5MMRuhu5ufhdBIMloD
NGvKar+JYHf8hU4Q8SMi4HHb9AgZE+S5Ofnd86eX+5zt25bmFTsCPqfCAcfx2wK4OOZ2QfFofElZ
cAPUSioCvYhBzBtgKalcqALbTfVsos6UZE256RrNpgZqJckHemmktCb67sP6yY1MQxIcmgavfFTd
ZjMk1IbNERaaalwKeoQf0VdhhG4ZuE+jpZomVL4GimOBx3+XswGRyxZWp2x1QKp3T2U6pnBiMAry
TXeegAPhfMgvVkT+cW86zf1AqJg4eNB+A9QkUpvXCgUU4RIuSNF07/QUkqyRFFVAK1Qjht9cqqY9
Bz3avNO1HS5zrK1MzxA/6d8ZSGedl5bFsUGpUQZSxVJHx79xiCZ8SACMh55JQ26iZdUpAMq6wju+
08Psxgs7svVLhgSHn34HNaTMPo3VvTWMkZd0j7mLubCzHBnygg6MfUg4RpdEVpd0cO3wYqQwLbMO
/20IbgaXrsX1vIpr8Aq3R9F5ArNG7qHBMTMmrTWaxW80hN1H3DUG3ljK8fYWaC6gmrTeB0uO4qjP
QEXbbvLZFxX4tXIXdoFXgzAePQNRblg98k7wk93tPXUnfXkJFBqA0K3hZXsPMuEpeKq2X/nI1ZiV
l6eLjnyk7vDC8O8YCkpI7gd8ptNylM0QbY3RlxEk9XXTColVe+DSxM0xostl5m+d7dViIA2hZysj
8zELsZfOZbGnncnAz+2UAI+qgYUarhIn+4nVkwGv2J6IDUedJeiuO4QLzgragkrbwl49yzwDdEKE
OUQqr4CcZ74KtvPWdt62NvA7nxJT3moudhCVZjCzJYlc3g3SsW/53EyXRgO2wugec6s3ZZ+qB/ny
TWGUXbbN4IjwiuLwqPan979nP8w1i/ZpamcDH4nMi2mTq0Ek2d9WHuuvn72ffFEY2ntKD3BcGV+J
6P0WUvacoGf+468d98tHbr9h10C4gr6R3Q5SPVl4/DST5cPuAsDV7muiqvdnX7++5/jr1Q+gJ7sX
IjgWPKqosXsBFA+PfJ3VghUKjxN5L/yfaFa60TNOG+8ZfJmX1MaddVCRz1RTq4IARUw/AZdsEQJN
6xNlRzO6zTNU95EO+2RUBhsun4P2+kJtf1htTT9AezmxjMxDGC21BqWSXlXgYjqo4jhda6mDOuil
/TBkouTEW8iQXwG3oqtEEmgWpcLUuZd+P391tVqkKe7xYXlXCY061PEyNiS7pzp0gl6gVQaIUXTn
K0GbK7AHX6VO+yc2gVk4Wc4nDZEhMm/Oc7f1bRAcFBXFsQsm2NC2yrWadOJNSt5Te2KBJCqspuYK
0KKUzKEoHFgG8hJBrYhy+x0KAMfzLHrgzRshFdkLcmH8XQ+xhwc4Mc826t9GIxMe4ElYgNvOF3W7
WMWZhvscI+Ott0l+lG3RnjdzbweP3Jn2clXU80+8nczHf2hbeEdw6UObpsITfRE7Zrz6TBBl48vd
MxBD5UqasZGuAFrnAXTobtFA07waI9WftCzU8gKS4siqURQvzYhwikaW3SF08LPbkhd8s5toX8FE
KUcUhPIxupCbhG38mhEGq6LGXbRmhiGQMvstZDBC+i+nPwRDWJhso8UI+fe/ed3u/oZ2A0F4wdTL
tL9Inf1nCMrMbjC8YE2LCS1u/aFQXASQsRxucP2Zw2u9fU5+EUpetmYaAoWmPDZaozw6Jo9Magjo
mE4328wsQLGbdVDBO8SIuOIBScyxVzx2Bdl5/lodvw8DCWGu2+EjgsQ+YBzshGObXnfZ+QCqhOxs
u2h5+yKq6kBJ/R0TI194bSOu3vtcy1UqhMgWR9pyro97y7fmAM803cKOmVjVax0EH1QU9y1FkQOE
Uon1/bEwd3C1z+iYTA5kmTtXA9slNq8Z1FuhfqV9GTva7aZQlGzodQcp+HyGD+MDwJrKnxkyPqHW
znL2leRMoqNo/WvlIAkBv/pDb1FdxOj5/9wed2ROaD4CyUUtpjWTXACR9cKEH7uMENhGe8EmPiS5
GDiF5G8Dy4ZLE20v+tXuAQJAAZPICLRJ1YAJtiVPkj8g1ZKiuujMJXFsAOHjpr+2tfbAo+0mPMVG
9ueF4YYLicCt70NH8t/9VpG12x2OSfUQxo0opjmpCDhxA15pOWzUJUDp5W26byjFOu5l2whj6GvB
WUdm7mvoqYsBUqArz5oYe/29G+RTSAEvmBUZMnwS6eyKVFNF2Q98RGdtzOC4wHC8Cg6XzhB6vTqF
NBmO/6gsBmn2op075pIj/+O5p+6jeVMYzrw5XzFN5d+f5ohNIrqLCyQzV+XPxBck5+AWo01zx8e2
L9icYsGxdqAneM9GX2MAYcHFULqHLTNu+mzpKb3azSpJp9YpcUom2szq2efEAo0jRO20K8wUj+EH
Ir1CrOVxUB71yv/M2QTS2vD4cMsWQkhkFMqUWfGp28uuYo9PEwEb6rZHjPJd7P7v/0XV/b61DOcC
DwPEz2e3YUPZD2YBfvVXx46ReH5m9Ny8CAKym98nN7/ltMP2eiixMjz2EEUEZHqSI5Ozlnbq5ot7
1AVMqaqp1pkN/k5xePKwR+dGL7XZHIoNylYQoZG7IMuOvSrRHAuumMy9zI6AOU8Adkl8qAooY/mJ
vE++WZPk+b2dshutYs5EcSll1N6rlJjCNvn6O1J0pSiNqshEaRl+eDhhZGzPSQIurLl5cjIsxy81
QBejbPywAorQxKRppJwaC5ozvFuvWScd8gUS05BRDYtFn1p0v4l2v+YkvN7W70RuJf9EUUr6fOVR
CD/HdrCMZznFDKnOStXncA8PZZZ22Qjfd1hP7Ba6wyG8nUWsJB+Z2Ipx3LPe4EPEuQ5EyZhNoklH
mTzJPYwyNCO7Y9oCpzyq6pqtqfAyY+Na8EuLoPpb6joPIs/v29AMkDnxsOIQIh7BkaXjGrsV1qji
W+WcL09eSxcI4qc5I/DvrldELPhguVn9nl3HuDte4aDIZjQ6rp2V0xR+nYIL3UPiYpbEmoxR4nbR
my4GNP+3H+WYvZX8T3DNWlckHKlaID+Nv3Ll6was9wbYBUq/st8SySTyK88/KKMR3tEo/1UjdwDR
kU5KyOnlBbZKn04hNOBWFt0eNhSaIsSkTudZAXGz8xhq0+IRbqpIL1Q2tdP7iQLCrB3lvZ20XWMD
D0nkoXx/JmqLXEQDIGBlf8ik3gwCMlyOtuVg0+R3yFK8Hb+w6JKUKxC+lfhEjp5njory7OBi4dtL
6CxWQfhCDMdJIa/thxL8ii9EcInCGQkff6d/ZYpVm5isUMWQMNUjjvFWqefmUVfwjl8NvTuYAcbZ
AVjTPbaWn+2OPywnWR93xkyynosS22gro5M1YRff8Ea4qcD/3Y2j47u2oplknnwax2MvAQYngVW2
f4AmJF4ap7MtYjKueV4O0jpDWTTNgXcSYHf8OmNT/hv1+1RkIQ1m+ieDKxrgFLPlHaS7xtSP5tsS
V/2bfnqyYs7Mb3EcUX8hu5sSqqU9o7YU/2Co6vXs1A4ycaFDPsDgO+vkga95GCs5g94lKPcxKpLA
6HHCSMUMxTVVxz1XKVZDeJILpv5CNBLy7037ORQCGi2omZavS/zMkT4aZSzm3pCW+SIo7X2gEFoV
tzSJdncM/1Z2qYrc+ea1buqA9F0XaGvrMp6ny0knovssRZjN5kqiNV5MRnab9g7s260dt9e2B7hB
TkuKOqeVevY0CJo0sUpOuGjAk0K23s51zAhYGj9wopkb8st0naJUqa3dfbZ7hgvSD7OyuU5BxBGV
xAAUjCbwbeMidKRWTt/iUsqicFpDdKaokptSftABACEBS99dBzMelfM+ojPPJDHniczWc5kySbWe
ighZz2qfwkNfEHXfbaTbXSjDQ4jozqoHcq/W3a5vaE2R6R1ivk0NyODjWqfSOm1/s+P2SVGVnHSh
0xPd3OpMnKGzae2E1hu+J/ey3ceIgDazL03xb9gumvV6XWknXoGesck2ctxhwLLelOtRDF3g+JE4
Xl1U11PdyGkLSec7MKECSQ5N5r4Hix2XO1MzDf+A2auS78IkDboMZv85AL3ArAWG6nuWjVc5uiEt
Q7azivrMtxbaFy6akjRBAfEKXBCLZgyFVB3lpK0mQtd0W+RGcorwzsI7fiQzqLjFBzCL1ChM0tvi
35V/w/DjXis2kTFisWQsrnHq321ozE07QaHOTPwOfP+uBUIPYTRnB0U/0mTjQozngoIHDFVGF7Ws
5y7/EjxPSlW2UlrkUyEaA9RBMsuO6cy6CXlQsyTzhum5K//Eb4bSEoUAW6JdfakbAlyA2nyyd954
13Zo7oTkY6AnfOfSZMAUINbroMLstKA+oUnXXusi2JeNFVhFAxRuRk2YJ6zPS1H92zB3rEZyMZ8k
0MNSvU4iIoYumBKozGKxEjYpXJZcD3+q3jnUHI7mkTd/hLgh9ptEmT1tUS2CnQI9UVCrCsZ5IWhW
H+BrCK1CnaZmVcHMxhL7juldp7fJBTvS32iwf6ck+AehUqAvOvpiYSzFudLPdZL3rFfNECaez/53
N2jaHuiSvzFTEwnEEsm4sz6Iz2daZPJoBgRI15Kve+uXVM1Ye474xq4DfV8imaElrJ5Ihn5w5nwy
/MY6citItznNpin7VN5/1/St12E0rJWDieziHLmps9cKnllMh8rq1HABbetqVLWKxjADWUjeQYSa
ri7+CbqYXPcQUhitYmwNZV7CLpKX2kcCbnsEaYwCYdk1eudeBadvMuo4Yn529wnIM2skUGdzde6I
c23Q6Nebemie7KEhUCh/KScuM9EVz2IytEsgkI4S7vlMVSnwOqzRFNLNSL5Io40X5cqJJYPsfKB9
Hoyx+uOmQlQkp6W9iXZSo7LoLEu9P1YRhJyvrWV9e6AshjLwsGGIFD/YOezpHqVG9B0KC3hjPOQ0
CPEo1blnIw2FvIfuLjN4zXx+lLbYmlIIfHzb8yBin688iMMbpnpF5s0jxPEop/s/FJmbSn6z6gGI
YheZtoj1AcPr1Bha5al75uU6PUpYyc0eoZnLX0FDNyH50x68h5G6l+/eR8F3Z55viRHJnN62fz2A
BhK7mTrjgEtuOXTJ+q3jnW0Ddl1uC/XJrWrEOuH1Wrc591TMEvCFM0rkEpGH6XmfvWr6hmCX9DbI
7ZSuSsBnin2L4SDSwyUg2q9zvsD4SbmlxfyOgGSDpk6AD1X4ePiB9A5YvxCO5uR9kgjG8Vldhe8I
aQKZsA1DH1ZXCIMa+/A4f5CAF6tKx7WyYDO1BuBaoyBa6Xy93jlylqzxsL5zMzwa7y3P/k30ie54
B8CDGICnkr35jeJeSmpqYYiq+I1VpDeTfCPyKSxyGMYVkfGSG7AP1RRGsfARABoNMFgWCqJNUyvg
8EVe1exn8pHLIrbardudg1fVJ0wX6SaE5ZZjiltnrQw+/MynoWIaqEDksDQahRXiMdhiD1pa/6Iy
TFDn3PRU8DtgKcSklW57m7A8qJcbflXlVqWLk4ugZQ4ndZ2esxdsAlr0wDXRfAiL2qqqfJr0Qwvd
TqH3LYMjR9wPYGXKxHtN0GQpNmt0b1zT/St3OrX6I3krf+LbxxuoG+io7PWbK5jQcgmBx/jqBP+i
TNwZtET7HAKgofw5Z1cBa4hdruu60IKXgV/AgNYFjdIwYZ+FAf0kyJ8bNrHSp9QQmp79WHlx5Psg
R8cN6sYT2fniPNsXnSTP7seorEmdKyo5MhsFpL2UTr7Yh+87YKlEJPaVke2QBHuJXbiuFk9zt4ET
wcO1kzuXDVAOgly59bB18rxmZUJDb7MLf6TNcsNHGvcl3PuR8PtQefDdDHk6GvJZcckvGpZlwhzq
ucHQ7uGlY1KHneohoASTjdPVUvtMG42phtCMP91hE9DKrEGVThoNwcP7u/B9xWKUJZuwGbiAukbN
0HKQLZziOJlN/r4UlHSAkMr/iemu6i4hZbmY4GZUvGpkBkhPoFYNkcfm7uWDBD3HxwK6myhh7CzH
koEbYMEKWsrGFLqFy2sTMuS3x57j8oKKP1+0XwTH8A7vErZPhx5B7J61JgVGJT8TsXBI1G2jbhUj
MNf/PXjPlf7eB1XV2wXHpoNoVrLqXHK/MOMys8JIramRbA8ta3pGD5kqa7b9HX/E6wzNPoPhg2Lp
/LKtq8o2x7GYyX6teMxmOomjtibm0SeVS5jwFZyd20uHp/mdKbNF7Ob4uUzYSuBql8XLKeOrh4G2
+FI3kDZoxIMreqGedMO0hT0urjN7C5wJn2HQdtXY/L8u9BNALwdrHWbjJNjftvyKatrJBF1TSllN
vTV76QledEWCjGC7dc6H7nI85X/QmtMDei3S9SZA1nPxhhpiRvZrDNUpoeC1GCeHy21okcbHoZqK
g/2vqyKrDqih3SdYj438CjXmPmDnQouD/iBlJL7czxDHj6i/4bATe9/jIYctZ1aNluGHupEGxUYM
niy4/S2FHbv+YzELAFHK2EQSYjMYhmpSu2p+SH+WKU/Gd7IAfyeT4pDyMw9C5qvuBrK6F8z3RaoY
h07yD4s1rqt2Juygq/JU/PLdHr0zRG6+O6LXa4zi91Sh6fAiHN+RBLVVZh8b1x6e9DxcTgiCxp3r
HIAJakJ5rZ2PMsJInQ7QQjkFAWFv73kIqClMnKEyuMJxtWqjmEgn0NIMBKw/Jj5MHnM2uYlCNCX4
rvaNliFdhLz0C9QSYi2J1laUHI00JuKIKdHd5mMNIBP09O7IqvOkv2uCZ7dccL63YOpNXWQTW3DT
Pv4eUAg4ysBDZc0uh038VayZPJBLxivwZdNZtBbYyZlMlBxW0iY6Yh2Z2rT5d01FHhofsXuVbOGz
TqPfMCnpSVzlVnpzObw4BKgGz3tyzb7TPV9hjamKRoKh5Uwh2pt3wddW/NVRuSrPhQQghfuJ/Z9G
vWhDo9ofeBoDn0wIBI66Px8+4Q9oLu59W76X77sBV2WNIDZXyN7tThgna8YfZO2WLDbPOl6nSAoI
dpE5IEKZk66tLWJGSnAakXfqDtSbQfxAiDNw21mh4Tl1N/4KmboGXr+S1fB/q2Jn3n8ij54ySauK
Cyj2Q6119Tow2/ECuJ3gHvzzcP1xxjYMzFDiGm1XDoirVsNZIxhy05M9AGHDyxvoGVJP6HWMWYA2
OQDS3EJZMO+RMMbMsshT46LRF/tvoomIb/p6vaMJT6+53PE6FKSTliFdQteUTGxIpSFGKGLll8kA
UUIKv/fMZUVEZWnEVMASi4xyomUXOd4xii2FGZy8Juttb4nSX1qN4RTTM2jMsqEe7nINTe04irgv
s4wKWumG4ohbBPxBS7GeoSIEHUTPpy26YsizNDBlX7cJS/2E+dU1ipzx+Fr5aZSxSFUs3zkMiaTM
Y9OQE0eDmUMWkCul44Zsa0/NoJhKxH90eeqczJtLYdCCszBV9mZFtTUWTiSk1/XN18bfeUEZDoKP
Uk91ErHImSHvjJ0XhpG3O+eCSt5YptTW3ujuQyiPthzvzs5x4O3V76ZxQpzjUl77ljnA2tp/gR/A
SXJt1cg51RYgo+/KaVO2JVPUKiP7ps0lsYoYG3MV3ejCH8lQR4PntAxXiTgOJ/DnpI0utFQkKObO
XENOrwd4uWEtx8XZk2YtNpdgO7k0/IpheENYcDVmHnZvSq0nB2CN2rjC+b7Vxv84OYpSGnAtfkio
rMXBbIiOQ9/0Qz/dIykFPl9Ss+Yoo0rqFiDih2s/+UP+1wchmVhFXGmzDeYzijK24sEErhUltkNi
a8X8dhM5xUdWbAlIajaWvTWoVnucG8BvZXi3agnVIgti7r6AMLen79b3Yj6UFLjBQIw23wjsMvo/
xRmIuZC5lsWqfCfFK7ncmrDs5YkiHgI9iLae7qrW8cDyE/UArFMn7wyWxHdipSXzgo4zv5IcqEW8
ATt+4v3oIB0iZWEJwnZLOL2ahn9rTp+GvW5bNCwf/qqG1yg1emLiN/7vxXZmpakv5zlN/3QeOwGZ
x2TBn0P0V/CY8y5GzjhauwaDOL3eBKYpT63FkPCI3+6YSh219GdkR+tdxTO/tKJFHxfZT+hwQQz2
FbB6EaDXmh5d+0z8MecYXMesMDWJtxTwF7+IUEQ/aATRAFMGH9ZywTgeghhAHMctPD8vDXfteYBY
x6Kj5UUI2/6igThJNDUXGK0XTzSaflYOzNAUt5YTIbRwXAcU851OzD+9Z68gafVfeb9KVPuIpiFC
sVBq+a9g09jNDrHrdzxkUKDP39MtGBYdeU8Jd9AfMdLuAvzMwd+pK2d+X6gpQCceidLivDxuIeTI
k4JQVKj9DKa1KBQz27K1onsPN8NLPfzSwttXhsPAFeoWFTNfYse8SD/hqRL12d6sdSr1zxTGiW8/
4MoI73adczNebmNzH9/cTL1746v7vX9WoDk4hiqG9as7DE9aeTqnSdhwETVZ7CjibZsUUQ5gVQ/N
auVkOGWpI0EvS7JUFlY+LeYRcTbzDuEfvUJhz3nzVe3JeJQZ5MsCgLmqcI/6ysklSAceOoxJ/9fo
xfLkKYHqnb0sdWMQYlZ754tkY4yLcBJFliQ37VFWddhT2I8eAHzX5mX99zA9+rYM7m4yRfrVyjrY
RJ0nEmdFWJWcRE9X/GSY7li/BvEb+ESROqXvTWEI4RtJzdOP41uj7rGIpkGiwFPjGDH4mBrPghpd
UEZKlqH+3vTKDymJlK03PvBjKSgTR8BCARknzTjXHHICZE42MFShyrNvM9NHrVwkyEIE+E7z9muw
Vo0KyE7kdlloNlAjb4OnS4rmtVjFKqqe6R1IaLT4NMKGgIsXGEKUnMWGrA2kFnSGWIMxuYHqoTKX
2yT7M4gChviBrG5ZTESVkfbFTKusavrhGkgbCsszsnX/RbvGAq1f8pAcFoPytvwx8uBGgZLBqe7x
N+j7Ah/jpm5hN0sb365ZzfpXoFbcdF74B+R3v78qI5Od/qcuPONTsGbuEKu9OQs6sHq/BIJ4c+g+
w8cSrDdUpSnHMtwzLzDPHBctEk/LxtHDL+jooX6zScaNsCfH4oh6CrgHqKIklf+J7ZAFdRZ0Z71o
jBlaTB6f+Ysu5KjY4q4TmfbVjjjiM9pGjGDgcPR6gbhReJAn5eO1n2JCK24RdSFR4GNv/sLzbO2I
gWS/ifdPnpc/xFIQvyVQ6DW5DnCeiCMswf+sxbKPwVef1D30oOiOrJZ7klsy2KAFCkfNSNWx+cRt
0Tel4zM5mhPTJcJRpnB6w4B3RsXHWySHIh3ZTtO7rN5wx29h/R/lFl1dK0QI5yu6tRfyv8jmFdZ+
UG+LkR1ZGvyDJY8G0us7xa1wUFaE5UVEF8+Lm1M89Sw3ItHvYW8RTfnlR0/gNHZFkgaMSZkVvWI1
HT5qRYFrH3Xg4KrqyRRyBBCqHBS73xRzcabpFoJ+wzSURsbBlO1GpjetoNjteeKz/5G06Pl2uN5F
Wyu+h2bVYjY+Gnf+IqJRe2cJ6sABBEIfVNS08KjRTjkP4E4VDyILrPr50p+v7QgFXc4klEWq4mcX
uE7cY7vV4eVp39vaIbH6sx3ZMCLl9PQqs02pBGnDRNZ8U38ICfNoS4L8I2m0Gb3sMqEexWqehARs
XX4sx/yNXSc/sY5nQdiYpGKxGlf/0tk5pD9bU8nbIy+cY35imMnGPpF9HkCK9AENoWTP8/kOgeyc
PB3kFmSDXcO6PjAGjgLgAFqUvYiYe4hPY+Bh5/+WLQYG+zKwx/4i3mK0wEvpj0vC1WrDrLLLNLUv
hlaapr+dT0qeiTpXg8yNZK1K2xfyUNC9K6jw5UfpxYSnzOpA9FF+DG6f13oiKAte/IMQuXDx9iSL
hmILUIDOhQ3kVsd0w1QDypKd+rSIfBaPRCp5q0q7ox0FLruD21xVMnWUaLkwDUg5JYJvk33N4/5z
zlEz1uPc5/1Gjxdrf20ppxM7PxAfDZoR+i7BxIh2jwOQJ79VLuExby6qP6B1+8io/24GHqxVl/Z4
6yGvHrCG1Dry4w5/Ir8lJr7wLBbz0JUgd7H0FINp1CuWf1ppsXYANP0QdULbhjlGOCM1ahqSr5I7
4BlbE4NVbvJuFx7yCCeGrnt0atAwN/MPCVWId327rfjlrwQbC38JdiS+UXuX2zPgYzNXXsoeDW8H
VuuswaoASG4BGJXxayS3fCplh4mQU9XUfAyOOVsywqWsmWyRFShu35QG79dlwZLI94IR56GVIKT1
bei2VGzg28KREuAYJFKsoxccTDkJAIEfLK/PeXDWoNrlJ8do81x12P2kgtfpMRHQIJIzR4cDTPbn
r+NCcOOwukQV0QQisIFaqCfQJA/j+6GMOJxu+S62bvjOjovahusvmXAlKuvD1mlq8o68ryQ6aMyK
ER+OiYql+tGrymJ/JfsDQ3+m6zSfoM0aaw3L2+dFzr3QN0yCuqShi2bqOD2Wno/jibBosv/M8sYd
DJIFrZ4Pp5DJ+r2MN2r7idx+m1EE4NyckYpS0jELvoCoWTELR4RyC2Bt9mI8XItxJdxaVCBhKAos
KyFVnXubrBwJwZbDjExrQwTv5gHUNwnZHeEAxyrfML4RyKgZ9eh7F6Y9l+BamfHgryUJ22ggE0tC
3XKK7AveHjEbIGdl+pyV8n4wI0U/UeAadgl7IG1gpomHjtEQgu3yZxiA7SeZjYGcK05BKssptjJO
Ma+e2mN4iSZaLnCl92Z8ZjzO4/EzrYZKp1gOaMFBxvqH7r/RfrQTv+Z0D/ekMp1exMntGabzxQB/
MTiygAdrFxmWFrpIYwxVPD+3i9V/NpPA4ttOvBccdTLqexDKRtNNqeX3mjEnSxhTkcP4B0qkpnlm
vyDDPyeSiDNhLRzBOwPMnY+UQmywiTCTmuuQvH1KULz4fZhuWspaYW/PLoAobhUZsCcak674wBeS
LVUAfmvoZzmmz7PR3Zwbk9wo0ERQmNjUX3jqhoMOpfjIpF1jnGdOyyTumbXORn2uJqvp63g76o4a
c6kIuO8uFs4xP1JATrN7gEkylfaYGuL5Yqun5ZR+jDqyXizGZCowyxq6myeBrX+/N2PATWq712ui
zp8PS/x04xa2F4Ox3PQCA/eTR6uAIE4ONxszWiUhZagMPmQYzefldrLr2M0tr2UbRKFodgcYuaqB
jDkhAHuaxbqnmyabMMP4oECl/1Ma/LavVRe0XirAsGO47yvdmTHQtaTdhkQbLhvcddiTh0Ros5Aa
HfdzCZLr7zGi8w0frKYS2iz+6ScWiPDHxah7GKf7Ztlg2CKRO0yIx3tw6AH3kBUrMsxIBHeF5ZHS
eFLr2mUOVdm8PkFgsqS2jJGmBZfNziyp2o6dpK+CpfGLJknVXLFDxHRK+DWdy7+QkUPCSA9VR0HI
l8gJeHMEsK3EI/GqHJBlRLkDd1nd+7OlYjm07x9gLs5B2btYo/NcU+Mhr/wb5FBtGPa2nZmfw46v
o0lfobpsmaT1wAhFr/gpbMLOIzbhtFBimvy8E0/fxVjKBqq57k1RQelC7vfp1a7AeyuZmGgSZLWw
Q3ev8DVfS67G3yGazPGeFdcwSnGSqifdVt46y0G2Mp0KUYstUV3QIsFAciSeYajYEwM1UZk6CjRV
dkH/fZOLv2vaOCCCuJ/2i1H8vOtiLVuIbU0CvtrmArqfiKboD7QP+TVtwtkfIYsLUEPftUqVfxwj
T2zJu19husP/nmL8jXcFaptk/Gm1f0TmDth5Mj+kdqHKOghSFLARWOEgqMvDPuW177fnz9BtbakN
OsoRpj1x/EH1QjIVCjd8AJ3Wcy+gbvaOWCRViu10QVk44QXVUWJNlCMl6qnmYK5W2c+cqN40at3F
oXz12cpIzQigJCsWgCp0RrSnhdQuPx6P29Xp7hABOLk2dCktQ2RH3ngMHRRuy9CwMz/DkErmYOTr
Mx96b+TjiSPV1CPNz7LCvPKlO9Juy0TqcxC9h88r8WiVXrN18h3wYg6ku+T163ruXcHLp8/Vu+BQ
+Fv0o/XSvFAJD8SjfTdDYrgP
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    can_clk : in STD_LOGIC;
    can_clk_x2 : in STD_LOGIC;
    can_phy_tx : out STD_LOGIC;
    can_phy_rx : in STD_LOGIC;
    ip2bus_intrevent : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Main_Card_canfd_0_0,canfd_v2_0_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "canfd_v2_0_1,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_apb_perror_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_apb_pready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_apb_prdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute C_AXI_SHIFTED_ADDR_WIDTH : integer;
  attribute C_AXI_SHIFTED_ADDR_WIDTH of inst : label is 13;
  attribute C_C2S_MTBF_STAGES : integer;
  attribute C_C2S_MTBF_STAGES of inst : label is 4;
  attribute C_CAN_NUM_FILTERS : integer;
  attribute C_CAN_NUM_FILTERS of inst : label is 32;
  attribute C_EINJ_MODE : integer;
  attribute C_EINJ_MODE of inst : label is 0;
  attribute C_EN_APB : integer;
  attribute C_EN_APB of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of inst : label is 0;
  attribute C_IS_NISO : integer;
  attribute C_IS_NISO of inst : label is 0;
  attribute C_RX_FIFO_0_DEPTH : integer;
  attribute C_RX_FIFO_0_DEPTH of inst : label is 64;
  attribute C_RX_FIFO_1_DEPTH : integer;
  attribute C_RX_FIFO_1_DEPTH of inst : label is 64;
  attribute C_S2C_MTBF_STAGES : integer;
  attribute C_S2C_MTBF_STAGES of inst : label is 2;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 15;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of inst : label is 1;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EN_RX_FIFO_1 : integer;
  attribute EN_RX_FIFO_1 of inst : label is 1;
  attribute LOG_NUM_FILTERS : integer;
  attribute LOG_NUM_FILTERS of inst : label is 5;
  attribute LOG_NUM_OF_RX_MB_BUF : integer;
  attribute LOG_NUM_OF_RX_MB_BUF of inst : label is 6;
  attribute LOG_NUM_OF_TX_BUF : integer;
  attribute LOG_NUM_OF_TX_BUF of inst : label is 5;
  attribute NUM_OF_RX_MB_BUF : integer;
  attribute NUM_OF_RX_MB_BUF of inst : label is 48;
  attribute NUM_OF_TX_BUF : integer;
  attribute NUM_OF_TX_BUF of inst : label is 32;
  attribute RX_MODE : integer;
  attribute RX_MODE of inst : label is 0;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of can_clk : signal is "xilinx.com:interface:can:1.0 CAN_INTERFACE CLK, xilinx.com:signal:clock:1.0 can_clk_i CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of can_clk : signal is "XIL_INTERFACENAME can_clk_i, ASSOCIATED_BUSIF CAN_INTERFACE, FREQ_HZ 40000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of can_clk_x2 : signal is "xilinx.com:signal:clock:1.0 can_clk_x2_i CLK";
  attribute X_INTERFACE_PARAMETER of can_clk_x2 : signal is "XIL_INTERFACENAME can_clk_x2_i, FREQ_HZ 80000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of can_phy_rx : signal is "xilinx.com:interface:can:1.0 CAN_INTERFACE RX";
  attribute X_INTERFACE_INFO of can_phy_tx : signal is "xilinx.com:interface:can:1.0 CAN_INTERFACE TX";
  attribute X_INTERFACE_INFO of ip2bus_intrevent : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of ip2bus_intrevent : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk_i CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk_i, ASSOCIATED_BUSIF CAN_S_AXI_LITE, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN Main_Card_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME CAN_S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 15, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN Main_Card_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE WVALID";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE WDATA";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1
     port map (
      apb_paddr(14 downto 0) => B"000000000000000",
      apb_pclk => '0',
      apb_penable => '0',
      apb_perror => NLW_inst_apb_perror_UNCONNECTED,
      apb_prdata(31 downto 0) => NLW_inst_apb_prdata_UNCONNECTED(31 downto 0),
      apb_pready => NLW_inst_apb_pready_UNCONNECTED,
      apb_psel => '0',
      apb_pwdata(31 downto 0) => B"00000000000000000000000000000000",
      apb_pwrite => '0',
      apb_resetn => '1',
      can_clk => can_clk,
      can_clk_x2 => can_clk_x2,
      can_phy_rx => can_phy_rx,
      can_phy_tx => can_phy_tx,
      ip2bus_intrevent => ip2bus_intrevent,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(14 downto 0) => s_axi_araddr(14 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(14 downto 0) => s_axi_awaddr(14 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
