{
  "module_name": "sunplus,sp7021-clkc.h",
  "hash_id": "5156bb2616a83fe7778b44c897eee2f1ded078186584d477639d25110e6fc9fd",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sunplus,sp7021-clkc.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_CLOCK_SUNPLUS_SP7021_H\n#define _DT_BINDINGS_CLOCK_SUNPLUS_SP7021_H\n\n \n#define CLK_RTC         0\n#define CLK_OTPRX       1\n#define CLK_NOC         2\n#define CLK_BR          3\n#define CLK_SPIFL       4\n#define CLK_PERI0       5\n#define CLK_PERI1       6\n#define CLK_STC0        7\n#define CLK_STC_AV0     8\n#define CLK_STC_AV1     9\n#define CLK_STC_AV2     10\n#define CLK_UA0         11\n#define CLK_UA1         12\n#define CLK_UA2         13\n#define CLK_UA3         14\n#define CLK_UA4         15\n#define CLK_HWUA        16\n#define CLK_DDC0        17\n#define CLK_UADMA       18\n#define CLK_CBDMA0      19\n#define CLK_CBDMA1      20\n#define CLK_SPI_COMBO_0 21\n#define CLK_SPI_COMBO_1 22\n#define CLK_SPI_COMBO_2 23\n#define CLK_SPI_COMBO_3 24\n#define CLK_AUD         25\n#define CLK_USBC0       26\n#define CLK_USBC1       27\n#define CLK_UPHY0       28\n#define CLK_UPHY1       29\n#define CLK_I2CM0       30\n#define CLK_I2CM1       31\n#define CLK_I2CM2       32\n#define CLK_I2CM3       33\n#define CLK_PMC         34\n#define CLK_CARD_CTL0   35\n#define CLK_CARD_CTL1   36\n#define CLK_CARD_CTL4   37\n#define CLK_BCH         38\n#define CLK_DDFCH       39\n#define CLK_CSIIW0      40\n#define CLK_CSIIW1      41\n#define CLK_MIPICSI0    42\n#define CLK_MIPICSI1    43\n#define CLK_HDMI_TX     44\n#define CLK_VPOST       45\n#define CLK_TGEN        46\n#define CLK_DMIX        47\n#define CLK_TCON        48\n#define CLK_GPIO        49\n#define CLK_MAILBOX     50\n#define CLK_SPIND       51\n#define CLK_I2C2CBUS    52\n#define CLK_SEC         53\n#define CLK_DVE         54\n#define CLK_GPOST0      55\n#define CLK_OSD0        56\n#define CLK_DISP_PWM    57\n#define CLK_UADBG       58\n#define CLK_FIO_CTL     59\n#define CLK_FPGA        60\n#define CLK_L2SW        61\n#define CLK_ICM         62\n#define CLK_AXI_GLOBAL  63\n\n \n#define PLL_A           64\n#define PLL_E           65\n#define PLL_E_2P5       66\n#define PLL_E_25        67\n#define PLL_E_112P5     68\n#define PLL_F           69\n#define PLL_TV          70\n#define PLL_TV_A        71\n#define PLL_SYS         72\n\n#define CLK_MAX         73\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}