<div id="pf182" class="pf w0 h0" data-page-no="182"><div class="pc pc182 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg182.png"/><div class="t m0 xb2 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 24-18.<span class="_ _1a"> </span>MCG modes of operation (continued)</div><div class="t m0 x89 h10 y22f ff1 fs4 fc0 sc0 ls0 ws33c">Mode Description</div><div class="t m0 x2c h7 y230 ff2 fs4 fc0 sc0 ls0 ws0">FLL Bypassed External</div><div class="t m0 x2c h7 y231 ff2 fs4 fc0 sc0 ls0">(FBE)</div><div class="t m0 x3c h7 y230 ff2 fs4 fc0 sc0 ls0 ws0">FLL bypassed external (FBE) mode is entered when all the following conditions occur:</div><div class="t m0 x4 h7 y8e0 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[CLKS] bits are written to 10</div><div class="t m0 x4 h7 y227d ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[IREFS] bit is written to 0</div><div class="t m0 x4 h7 y227e ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[FRDIV] must be written to divide external reference clock to be within the range of 31.25</div><div class="t m0 x15 h7 y227f ff2 fs4 fc0 sc0 ls0 ws0">kHz to 39.0625 kHz.</div><div class="t m0 x4 h7 y2280 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C6[PLLS] bit is written to 0</div><div class="t m0 x4 h7 y7fe ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C2[LP] is written to 0</div><div class="t m0 x3c h7 y2281 ff2 fs4 fc0 sc0 ls0 ws0">In FBE mode, the MCGOUTCLK is derived from the external reference clock. The FLL is</div><div class="t m0 x3c h7 y2282 ff2 fs4 fc0 sc0 ls0 ws0">operational but its output is not used. This mode is useful to allow the FLL to acquire its target</div><div class="t m0 x3c h7 y2283 ff2 fs4 fc0 sc0 ls0 ws0">frequency while the MCGOUTCLK is driven from the external reference clock. The FLL clock</div><div class="t m0 x3c h7 y2284 ff2 fs4 fc0 sc0 ls0 ws0">(DCOCLK) is controlled by the external reference clock, and the DCO clock frequency locks to a</div><div class="t m0 x3c h7 y2285 ff2 fs4 fc0 sc0 ls0 ws0">multiplication factor, as selected by C4[DRST_DRS] and C4[DMX32] bits, times the divided external</div><div class="t m0 x3c h7 y2286 ff2 fs4 fc0 sc0 ls0 ws0">reference frequency. See the C4[DMX32] bit description for more details. In FBI mode the PLL is</div><div class="t m0 x3c h7 y2287 ff2 fs4 fc0 sc0 ls0 ws0">disabled in a low-power state unless C5[PLLCLKEN0] is set.</div><div class="t m0 x2c h7 y2288 ff2 fs4 fc0 sc0 ls0 ws0">PLL Engaged External</div><div class="t m0 x2c h7 y2289 ff2 fs4 fc0 sc0 ls0">(PEE)</div><div class="t m0 x3c h7 y2288 ff2 fs4 fc0 sc0 ls0 ws0">PLL Engaged External (PEE) mode is entered when all the following conditions occur:</div><div class="t m0 x4 h7 y228a ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[CLKS] bits are written to 00</div><div class="t m0 x4 h7 y228b ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[IREFS] bit is written to 0</div><div class="t m0 x4 h7 y228c ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C6[PLLS] bit is written to 1</div><div class="t m0 x3c h7 y228d ff2 fs4 fc0 sc0 ls0 ws0">In PEE mode, the MCGOUTCLK is derived from the PLL clock, which is controlled by the external</div><div class="t m0 x3c h7 y228e ff2 fs4 fc0 sc0 ls0 ws0">reference clock. The PLL clock frequency locks to a multiplication factor, as specified by C6[VDIV0],</div><div class="t m0 x3c h7 y228f ff2 fs4 fc0 sc0 ls0 ws0">times the external reference frequency, as specified by C5[PRDIV0]. The PLL&apos;s programmable</div><div class="t m0 x3c h7 y2290 ff2 fs4 fc0 sc0 ls0 ws0">reference divider must be configured to produce a valid PLL reference clock. The FLL is disabled in</div><div class="t m0 x3c h7 y2291 ff2 fs4 fc0 sc0 ls0 ws0">a low-power state.</div><div class="t m0 x2c h7 y122f ff2 fs4 fc0 sc0 ls0 ws0">PLL Bypassed External</div><div class="t m0 x2c h7 y1230 ff2 fs4 fc0 sc0 ls0">(PBE)</div><div class="t m0 x3c h7 y122f ff2 fs4 fc0 sc0 ls0 ws0">PLL Bypassed External (PBE) mode is entered when all the following conditions occur:</div><div class="t m0 x4 h7 y2292 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[CLKS] bits are written to 10</div><div class="t m0 x4 h7 y2293 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[IREFS] bit is written to 0</div><div class="t m0 x4 h7 y2294 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C6[PLLS] bit is written to 1</div><div class="t m0 x4 h7 y2295 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C2[LP] bit is written to 0</div><div class="t m0 x3c h7 y2296 ff2 fs4 fc0 sc0 ls0 ws0">In PBE mode, MCGOUTCLK is derived from the external reference clock; the PLL is operational,</div><div class="t m0 x3c h7 y2297 ff2 fs4 fc0 sc0 ls0 ws0">but its output clock is not used. This mode is useful to allow the PLL to acquire its target frequency</div><div class="t m0 x3c h7 y1598 ff2 fs4 fc0 sc0 ls0 ws0">while MCGOUTCLK is driven from the external reference clock. The PLL clock frequency locks to a</div><div class="t m0 x3c h7 y2298 ff2 fs4 fc0 sc0 ls0 ws0">multiplication factor, as specified by its [VDIV], times the PLL reference frequency, as specified by</div><div class="t m0 x3c h7 y2299 ff2 fs4 fc0 sc0 ls0 ws0">its [PRDIV]. In preparation for transition to PEE, the PLL&apos;s programmable reference divider must be</div><div class="t m0 x3c h7 y229a ff2 fs4 fc0 sc0 ls0 ws0">configured to produce a valid PLL reference clock. The FLL is disabled in a low-power state.</div><div class="t m0 x2c h7 y229b ff2 fs4 fc0 sc0 ls0 ws0">Bypassed Low Power</div><div class="t m0 x2c h7 y229c ff2 fs4 fc0 sc0 ls0 ws0">Internal (BLPI)<span class="fc1">1</span></div><div class="t m0 x3c h7 y229b ff2 fs4 fc0 sc0 ls0 ws0">Bypassed Low Power Internal (BLPI) mode is entered when all the following conditions occur:</div><div class="t m0 x4 h7 y229d ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[CLKS] bits are written to 01</div><div class="t m0 x4 h7 y229e ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[IREFS] bit is written to 1</div><div class="t m0 x4 h7 y229f ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C6[PLLS] bit is written to 0</div><div class="t m0 x4 h7 y22a0 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C2[LP] bit is written to 1</div><div class="t m0 x3c h7 y22a1 ff2 fs4 fc0 sc0 ls0 ws0">In BLPI mode, MCGOUTCLK is derived from the internal reference clock. The FLL is disabled and</div><div class="t m0 x3c h7 y22a2 ff2 fs4 fc0 sc0 ls0 ws0">PLL is disabled even if the C5[PLLCLKEN0] is set to 1.</div><div class="t m0 x1b h7 y22a3 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional Description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">386<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf183" data-dest-detail='[387,"XYZ",null,279.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:114.273000px;bottom:166.600000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
