{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589295429051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589295429054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 16:57:07 2020 " "Processing started: Tue May 12 16:57:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589295429054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295429054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_0 -c Lab3_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_0 -c Lab3_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295429054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589295430000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589295430000 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "CPU_1.qsys " "Elaborating Platform Designer system entity \"CPU_1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295451970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:42 Progress: Loading quartus/CPU_1.qsys " "2020.05.12.16:57:42 Progress: Loading quartus/CPU_1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295462236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:43 Progress: Reading input file " "2020.05.12.16:57:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295463086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:43 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.05.12.16:57:43 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295463435 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 18.0) " "Clk_0: Used clock_source 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295465819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:45 Progress: Parameterizing module clk_0 " "2020.05.12.16:57:45 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295465819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:45 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2020.05.12.16:57:45 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295465823 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0) " "Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295466062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:46 Progress: Parameterizing module jtag_uart_0 " "2020.05.12.16:57:46 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295466062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:46 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\] " "2020.05.12.16:57:46 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295466065 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0) " "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295467302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:47 Progress: Parameterizing module mm_bridge_0 " "2020.05.12.16:57:47 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295467302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:47 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2020.05.12.16:57:47 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295467304 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0) " "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295467850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:47 Progress: Parameterizing module nios2_gen2_0 " "2020.05.12.16:57:47 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295467850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2020.05.12.16:57:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295467976 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0) " "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295468054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:48 Progress: Parameterizing module onchip_memory2_0 " "2020.05.12.16:57:48 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295468055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:48 Progress: Adding timer_0 \[altera_avalon_timer 18.0\] " "2020.05.12.16:57:48 Progress: Adding timer_0 \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295468059 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0) " "Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295468215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:48 Progress: Parameterizing module timer_0 " "2020.05.12.16:57:48 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295468215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:48 Progress: Building connections " "2020.05.12.16:57:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295468216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:48 Progress: Parameterizing connections " "2020.05.12.16:57:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:48 Progress: Validating " "2020.05.12.16:57:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295468328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:57:50 Progress: Done reading input file " "2020.05.12.16:57:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295470999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "CPU_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295472068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_1: Generating CPU_1 \"CPU_1\" for QUARTUS_SYNTH " "CPU_1: Generating CPU_1 \"CPU_1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295473622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'CPU_1_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'CPU_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295480578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_1_jtag_uart_0 --dir=/tmp/alt8394_758154862676796015.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_758154862676796015.dir/0002_jtag_uart_0_gen//CPU_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_1_jtag_uart_0 --dir=/tmp/alt8394_758154862676796015.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_758154862676796015.dir/0002_jtag_uart_0_gen//CPU_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295480578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'CPU_1_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'CPU_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295481004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"CPU_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"CPU_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295481004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"CPU_1\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"CPU_1\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295481004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"CPU_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"CPU_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295481121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'CPU_1_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'CPU_1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295481149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_1_onchip_memory2_0 --dir=/tmp/alt8394_758154862676796015.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_758154862676796015.dir/0004_onchip_memory2_0_gen//CPU_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_1_onchip_memory2_0 --dir=/tmp/alt8394_758154862676796015.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_758154862676796015.dir/0004_onchip_memory2_0_gen//CPU_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295481150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'CPU_1_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'CPU_1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295482185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"CPU_1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"CPU_1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295482204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'CPU_1_timer_0' " "Timer_0: Starting RTL generation for module 'CPU_1_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295482213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_1_timer_0 --dir=/tmp/alt8394_758154862676796015.dir/0005_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_758154862676796015.dir/0005_timer_0_gen//CPU_1_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_1_timer_0 --dir=/tmp/alt8394_758154862676796015.dir/0005_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_758154862676796015.dir/0005_timer_0_gen//CPU_1_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295482214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'CPU_1_timer_0' " "Timer_0: Done RTL generation for module 'CPU_1_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295482477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"CPU_1\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"CPU_1\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295482480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295483750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295483943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295484105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295484298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295484521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"CPU_1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"CPU_1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295485729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"CPU_1\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"CPU_1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295485739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"CPU_1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"CPU_1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295485744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'CPU_1_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'CPU_1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295485762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_1_nios2_gen2_0_cpu --dir=/tmp/alt8394_758154862676796015.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_758154862676796015.dir/0008_cpu_gen//CPU_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_1_nios2_gen2_0_cpu --dir=/tmp/alt8394_758154862676796015.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_758154862676796015.dir/0008_cpu_gen//CPU_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295485762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:06 (*) Starting Nios II generation " "Cpu: # 2020.05.12 16:58:06 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:06 (*)   Checking for plaintext license. " "Cpu: # 2020.05.12 16:58:06 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:07 (*)   Plaintext license not found. " "Cpu: # 2020.05.12 16:58:07 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:07 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.05.12 16:58:07 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:09 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2020.05.12 16:58:09 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:09 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.05.12 16:58:09 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:09 (*)   Creating all objects for CPU " "Cpu: # 2020.05.12 16:58:09 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:09 (*)     Testbench " "Cpu: # 2020.05.12 16:58:09 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:09 (*)     Instruction decoding " "Cpu: # 2020.05.12 16:58:09 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:09 (*)       Instruction fields " "Cpu: # 2020.05.12 16:58:09 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:09 (*)       Instruction decodes " "Cpu: # 2020.05.12 16:58:09 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:10 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.05.12 16:58:10 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:10 (*)       Instruction controls " "Cpu: # 2020.05.12 16:58:10 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:10 (*)     Pipeline frontend " "Cpu: # 2020.05.12 16:58:10 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:10 (*)     Pipeline backend " "Cpu: # 2020.05.12 16:58:10 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:14 (*)   Generating RTL from CPU objects " "Cpu: # 2020.05.12 16:58:14 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:16 (*)   Creating encrypted RTL " "Cpu: # 2020.05.12 16:58:16 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:58:17 (*) Done Nios II generation " "Cpu: # 2020.05.12 16:58:17 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'CPU_1_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'CPU_1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_1: Done \"CPU_1\" with 30 modules, 50 files " "CPU_1: Done \"CPU_1\" with 30 modules, 50 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295497963 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "CPU_1.qsys " "Finished elaborating Platform Designer system entity \"CPU_1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295499111 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "main_system.qsys " "Elaborating Platform Designer system entity \"main_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295499118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:27 Progress: Loading quartus/main_system.qsys " "2020.05.12.16:58:27 Progress: Loading quartus/main_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295507896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:28 Progress: Reading input file " "2020.05.12.16:58:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295508572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:28 Progress: Adding CPU_0_0 \[CPU_0 1.0\] " "2020.05.12.16:58:28 Progress: Adding CPU_0_0 \[CPU_0 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295508882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:28 Progress: Reading input file " "2020.05.12.16:58:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295508934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:28 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.05.12.16:58:28 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295508955 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 18.0) " "Clk_0: Used clock_source 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295510823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:30 Progress: Parameterizing module clk_0 " "2020.05.12.16:58:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295510824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:30 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2020.05.12.16:58:30 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295510831 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0) " "Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295511048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:31 Progress: Parameterizing module jtag_uart_0 " "2020.05.12.16:58:31 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295511049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:31 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\] " "2020.05.12.16:58:31 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295511052 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0) " "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:32 Progress: Parameterizing module mm_bridge_0 " "2020.05.12.16:58:32 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:32 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2020.05.12.16:58:32 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512237 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0) " "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:32 Progress: Parameterizing module nios2_gen2_0 " "2020.05.12.16:58:32 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:32 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2020.05.12.16:58:32 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512692 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0) " "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:32 Progress: Parameterizing module onchip_memory2_0 " "2020.05.12.16:58:32 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:32 Progress: Adding timer_0 \[altera_avalon_timer 18.0\] " "2020.05.12.16:58:32 Progress: Adding timer_0 \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512828 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0) " "Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:32 Progress: Parameterizing module timer_0 " "2020.05.12.16:58:32 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:32 Progress: Building connections " "2020.05.12.16:58:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295512940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:33 Progress: Parameterizing connections " "2020.05.12.16:58:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295513012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:33 Progress: Validating " "2020.05.12.16:58:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295513020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Done reading input file " "2020.05.12.16:58:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Parameterizing module CPU_0_0 " "2020.05.12.16:58:35 Progress: Parameterizing module CPU_0_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Adding CPU_1_0 \[CPU_1 1.0\] " "2020.05.12.16:58:35 Progress: Adding CPU_1_0 \[CPU_1 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Reading input file " "2020.05.12.16:58:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.05.12.16:58:35 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515888 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 18.0) " "Clk_0: Used clock_source 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Parameterizing module clk_0 " "2020.05.12.16:58:35 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2020.05.12.16:58:35 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515890 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0) " "Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Parameterizing module jtag_uart_0 " "2020.05.12.16:58:35 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\] " "2020.05.12.16:58:35 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515892 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0) " "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Parameterizing module mm_bridge_0 " "2020.05.12.16:58:35 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2020.05.12.16:58:35 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515893 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0) " "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Parameterizing module nios2_gen2_0 " "2020.05.12.16:58:35 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2020.05.12.16:58:35 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515913 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0) " "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Parameterizing module onchip_memory2_0 " "2020.05.12.16:58:35 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Adding timer_0 \[altera_avalon_timer 18.0\] " "2020.05.12.16:58:35 Progress: Adding timer_0 \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515918 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0) " "Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Parameterizing module timer_0 " "2020.05.12.16:58:35 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Building connections " "2020.05.12.16:58:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Parameterizing connections " "2020.05.12.16:58:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:35 Progress: Validating " "2020.05.12.16:58:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295515932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:36 Progress: Done reading input file " "2020.05.12.16:58:36 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295516647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:36 Progress: Parameterizing module CPU_1_0 " "2020.05.12.16:58:36 Progress: Parameterizing module CPU_1_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295516889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:36 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.05.12.16:58:36 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295516893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:36 Progress: Parameterizing module clk_0 " "2020.05.12.16:58:36 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295516894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:36 Progress: Adding custom_counter_0 \[custom_counter 1.0\] " "2020.05.12.16:58:36 Progress: Adding custom_counter_0 \[custom_counter 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295516895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:36 Progress: Parameterizing module custom_counter_0 " "2020.05.12.16:58:36 Progress: Parameterizing module custom_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295516943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:36 Progress: Adding mailbox_simple_0 \[altera_avalon_mailbox_simple 18.1\] " "2020.05.12.16:58:36 Progress: Adding mailbox_simple_0 \[altera_avalon_mailbox_simple 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295516945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:37 Progress: Parameterizing module mailbox_simple_0 " "2020.05.12.16:58:37 Progress: Parameterizing module mailbox_simple_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295517033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:37 Progress: Adding mutex_0 \[altera_avalon_mutex 18.1\] " "2020.05.12.16:58:37 Progress: Adding mutex_0 \[altera_avalon_mutex 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295517034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:37 Progress: Parameterizing module mutex_0 " "2020.05.12.16:58:37 Progress: Parameterizing module mutex_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295517067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:37 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2020.05.12.16:58:37 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295517072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:37 Progress: Parameterizing module pio_0 " "2020.05.12.16:58:37 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295517091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:37 Progress: Adding pll_0 \[altera_pll 18.1\] " "2020.05.12.16:58:37 Progress: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295517092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:38 Progress: Parameterizing module pll_0 " "2020.05.12.16:58:38 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295518238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:38 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2020.05.12.16:58:38 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295518272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:38 Progress: Parameterizing module sdram_controller " "2020.05.12.16:58:38 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295518288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:38 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.05.12.16:58:38 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295518289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:38 Progress: Parameterizing module sysid_qsys_0 " "2020.05.12.16:58:38 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295518305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:38 Progress: Building connections " "2020.05.12.16:58:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295518307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:38 Progress: Parameterizing connections " "2020.05.12.16:58:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295518313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:38 Progress: Validating " "2020.05.12.16:58:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295518315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:58:44 Progress: Done reading input file " "2020.05.12.16:58:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295524530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.CPU_0_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Main_system.CPU_0_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295526734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.CPU_1_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Main_system.CPU_1_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295526781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab. " "Main_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295526781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Main_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295526781 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Main_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings " "Main_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295526782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Main_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295526782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295526782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295526783 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Main_system.mailbox_simple_0: Interrupt sender mailbox_simple_0.interrupt_msg_pending is not connected to an interrupt receiver " "Main_system.mailbox_simple_0: Interrupt sender mailbox_simple_0.interrupt_msg_pending is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295526794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system: Generating main_system \"main_system\" for QUARTUS_SYNTH " "Main_system: Generating main_system \"main_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295528529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295532736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295532760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295532767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295532791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0_0: \"main_system\" instantiated CPU_0 \"CPU_0_0\" " "CPU_0_0: \"main_system\" instantiated CPU_0 \"CPU_0_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295542341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_1_0: \"main_system\" instantiated CPU_1 \"CPU_1_0\" " "CPU_1_0: \"main_system\" instantiated CPU_1 \"CPU_1_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295545587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_counter_0: \"main_system\" instantiated custom_counter \"custom_counter_0\" " "Custom_counter_0: \"main_system\" instantiated custom_counter \"custom_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295545590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mailbox_simple_0: \"main_system\" instantiated altera_avalon_mailbox_simple \"mailbox_simple_0\" " "Mailbox_simple_0: \"main_system\" instantiated altera_avalon_mailbox_simple \"mailbox_simple_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295545591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_0: Starting RTL generation for module 'main_system_mutex_0' " "Mutex_0: Starting RTL generation for module 'main_system_mutex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295545619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=main_system_mutex_0 --dir=/tmp/alt8394_2506451318977486535.dir/0004_mutex_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0004_mutex_0_gen//main_system_mutex_0_component_configuration.pl  --do_build_sim=0  \] " "Mutex_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=main_system_mutex_0 --dir=/tmp/alt8394_2506451318977486535.dir/0004_mutex_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0004_mutex_0_gen//main_system_mutex_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295545619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_0: Done RTL generation for module 'main_system_mutex_0' " "Mutex_0: Done RTL generation for module 'main_system_mutex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295545840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_0: \"main_system\" instantiated altera_avalon_mutex \"mutex_0\" " "Mutex_0: \"main_system\" instantiated altera_avalon_mutex \"mutex_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295545842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'main_system_pio_0' " "Pio_0: Starting RTL generation for module 'main_system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295545857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_0 --dir=/tmp/alt8394_2506451318977486535.dir/0005_pio_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0005_pio_0_gen//main_system_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_0 --dir=/tmp/alt8394_2506451318977486535.dir/0005_pio_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0005_pio_0_gen//main_system_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295545858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'main_system_pio_0' " "Pio_0: Done RTL generation for module 'main_system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295546040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"main_system\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"main_system\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295546042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"main_system\" instantiated altera_pll \"pll_0\" " "Pll_0: \"main_system\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295546115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'main_system_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'main_system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295546132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_sdram_controller --dir=/tmp/alt8394_2506451318977486535.dir/0007_sdram_controller_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0007_sdram_controller_gen//main_system_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_sdram_controller --dir=/tmp/alt8394_2506451318977486535.dir/0007_sdram_controller_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0007_sdram_controller_gen//main_system_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295546132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'main_system_sdram_controller' " "Sdram_controller: Done RTL generation for module 'main_system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295546579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"main_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"main_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295546581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"main_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"main_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295546589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295548019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295548165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295548263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295548356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295548474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295548629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295548734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295548899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"main_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"main_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"main_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"main_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'main_system_CPU_0_0_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'main_system_CPU_0_0_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_CPU_0_0_jtag_uart_0 --dir=/tmp/alt8394_2506451318977486535.dir/0010_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0010_jtag_uart_0_gen//main_system_CPU_0_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_CPU_0_0_jtag_uart_0 --dir=/tmp/alt8394_2506451318977486535.dir/0010_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0010_jtag_uart_0_gen//main_system_CPU_0_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'main_system_CPU_0_0_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'main_system_CPU_0_0_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"CPU_0_0\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"CPU_0_0\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"CPU_0_0\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"CPU_0_0\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"CPU_0_0\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"CPU_0_0\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'main_system_CPU_0_0_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'main_system_CPU_0_0_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_CPU_0_0_onchip_memory2_0 --dir=/tmp/alt8394_2506451318977486535.dir/0012_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0012_onchip_memory2_0_gen//main_system_CPU_0_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_CPU_0_0_onchip_memory2_0 --dir=/tmp/alt8394_2506451318977486535.dir/0012_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0012_onchip_memory2_0_gen//main_system_CPU_0_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295550544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'main_system_CPU_0_0_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'main_system_CPU_0_0_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295551229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"CPU_0_0\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"CPU_0_0\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295551240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'main_system_CPU_0_0_timer_0' " "Timer_0: Starting RTL generation for module 'main_system_CPU_0_0_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295551244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=main_system_CPU_0_0_timer_0 --dir=/tmp/alt8394_2506451318977486535.dir/0013_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0013_timer_0_gen//main_system_CPU_0_0_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=main_system_CPU_0_0_timer_0 --dir=/tmp/alt8394_2506451318977486535.dir/0013_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0013_timer_0_gen//main_system_CPU_0_0_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295551245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'main_system_CPU_0_0_timer_0' " "Timer_0: Done RTL generation for module 'main_system_CPU_0_0_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295551458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"CPU_0_0\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"CPU_0_0\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295551464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295552520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295552645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295552720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295552854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295552941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"CPU_0_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"CPU_0_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295553678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"CPU_0_0\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"CPU_0_0\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295553691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"CPU_1_0\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"CPU_1_0\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295553788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'main_system_CPU_1_0_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'main_system_CPU_1_0_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295553816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_CPU_1_0_onchip_memory2_0 --dir=/tmp/alt8394_2506451318977486535.dir/0015_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0015_onchip_memory2_0_gen//main_system_CPU_1_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_CPU_1_0_onchip_memory2_0 --dir=/tmp/alt8394_2506451318977486535.dir/0015_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_2506451318977486535.dir/0015_onchip_memory2_0_gen//main_system_CPU_1_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295553816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'main_system_CPU_1_0_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'main_system_CPU_1_0_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"CPU_1_0\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"CPU_1_0\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0_0_cpu_0_outgoing_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_0_0_cpu_0_outgoing_translator\" " "CPU_0_0_cpu_0_outgoing_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_0_0_cpu_0_outgoing_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_counter_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"custom_counter_0_avalon_slave_0_translator\" " "Custom_counter_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"custom_counter_0_avalon_slave_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0_0_cpu_0_outgoing_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_0_0_cpu_0_outgoing_agent\" " "CPU_0_0_cpu_0_outgoing_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_0_0_cpu_0_outgoing_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_counter_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"custom_counter_0_avalon_slave_0_agent\" " "Custom_counter_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"custom_counter_0_avalon_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_counter_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"custom_counter_0_avalon_slave_0_agent_rsp_fifo\" " "Custom_counter_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"custom_counter_0_avalon_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0_0_cpu_0_outgoing_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_0_0_cpu_0_outgoing_limiter\" " "CPU_0_0_cpu_0_outgoing_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_0_0_cpu_0_outgoing_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\" " "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_s1_rsp_width_adapter\" " "Sdram_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295554992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'main_system_CPU_0_0_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'main_system_CPU_0_0_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295555030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_CPU_0_0_nios2_gen2_0_cpu --dir=/tmp/alt8394_2506451318977486535.dir/0038_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_2506451318977486535.dir/0038_cpu_gen//main_system_CPU_0_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_CPU_0_0_nios2_gen2_0_cpu --dir=/tmp/alt8394_2506451318977486535.dir/0038_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_2506451318977486535.dir/0038_cpu_gen//main_system_CPU_0_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295555033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:15 (*) Starting Nios II generation " "Cpu: # 2020.05.12 16:59:15 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:15 (*)   Checking for plaintext license. " "Cpu: # 2020.05.12 16:59:15 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:16 (*)   Plaintext license not found. " "Cpu: # 2020.05.12 16:59:16 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:16 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.05.12 16:59:16 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:18 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2020.05.12 16:59:18 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:18 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.05.12 16:59:18 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:18 (*)   Creating all objects for CPU " "Cpu: # 2020.05.12 16:59:18 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:18 (*)     Testbench " "Cpu: # 2020.05.12 16:59:18 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:18 (*)     Instruction decoding " "Cpu: # 2020.05.12 16:59:18 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:18 (*)       Instruction fields " "Cpu: # 2020.05.12 16:59:18 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:18 (*)       Instruction decodes " "Cpu: # 2020.05.12 16:59:18 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:19 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.05.12 16:59:19 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:19 (*)       Instruction controls " "Cpu: # 2020.05.12 16:59:19 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:19 (*)     Pipeline frontend " "Cpu: # 2020.05.12 16:59:19 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:19 (*)     Pipeline backend " "Cpu: # 2020.05.12 16:59:19 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:22 (*)   Generating RTL from CPU objects " "Cpu: # 2020.05.12 16:59:22 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:24 (*)   Creating encrypted RTL " "Cpu: # 2020.05.12 16:59:24 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:25 (*) Done Nios II generation " "Cpu: # 2020.05.12 16:59:25 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'main_system_CPU_0_0_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'main_system_CPU_0_0_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295565984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'main_system_CPU_1_0_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'main_system_CPU_1_0_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_CPU_1_0_nios2_gen2_0_cpu --dir=/tmp/alt8394_2506451318977486535.dir/0051_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_2506451318977486535.dir/0051_cpu_gen//main_system_CPU_1_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_CPU_1_0_nios2_gen2_0_cpu --dir=/tmp/alt8394_2506451318977486535.dir/0051_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_2506451318977486535.dir/0051_cpu_gen//main_system_CPU_1_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295566082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:26 (*) Starting Nios II generation " "Cpu: # 2020.05.12 16:59:26 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:26 (*)   Checking for plaintext license. " "Cpu: # 2020.05.12 16:59:26 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:27 (*)   Plaintext license not found. " "Cpu: # 2020.05.12 16:59:27 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:27 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.05.12 16:59:27 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:29 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2020.05.12 16:59:29 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:29 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.05.12 16:59:29 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:29 (*)   Creating all objects for CPU " "Cpu: # 2020.05.12 16:59:29 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:29 (*)     Testbench " "Cpu: # 2020.05.12 16:59:29 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:29 (*)     Instruction decoding " "Cpu: # 2020.05.12 16:59:29 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:29 (*)       Instruction fields " "Cpu: # 2020.05.12 16:59:29 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:29 (*)       Instruction decodes " "Cpu: # 2020.05.12 16:59:29 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:30 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.05.12 16:59:30 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:30 (*)       Instruction controls " "Cpu: # 2020.05.12 16:59:30 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:30 (*)     Pipeline frontend " "Cpu: # 2020.05.12 16:59:30 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:30 (*)     Pipeline backend " "Cpu: # 2020.05.12 16:59:30 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:33 (*)   Generating RTL from CPU objects " "Cpu: # 2020.05.12 16:59:33 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295576997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:35 (*)   Creating encrypted RTL " "Cpu: # 2020.05.12 16:59:35 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295577000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 16:59:36 (*) Done Nios II generation " "Cpu: # 2020.05.12 16:59:36 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295577000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'main_system_CPU_1_0_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'main_system_CPU_1_0_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295577000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295577007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295577014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295577019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system: Done \"main_system\" with 61 modules, 107 files " "Main_system: Done \"main_system\" with 61 modules, 107 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295577019 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "main_system.qsys " "Finished elaborating Platform Designer system entity \"main_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295579291 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "CPU_0.qsys " "Elaborating Platform Designer system entity \"CPU_0.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295579296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:48 Progress: Loading quartus/CPU_0.qsys " "2020.05.12.16:59:48 Progress: Loading quartus/CPU_0.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295588191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:48 Progress: Reading input file " "2020.05.12.16:59:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295588840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:49 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.05.12.16:59:49 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295589092 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 18.0) " "Clk_0: Used clock_source 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295590715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:50 Progress: Parameterizing module clk_0 " "2020.05.12.16:59:50 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295590716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:50 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2020.05.12.16:59:50 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295590722 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0) " "Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295590938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:50 Progress: Parameterizing module jtag_uart_0 " "2020.05.12.16:59:50 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295590939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:50 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\] " "2020.05.12.16:59:50 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295590941 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0) " "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Parameterizing module mm_bridge_0 " "2020.05.12.16:59:52 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2020.05.12.16:59:52 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592057 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0) " "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Parameterizing module nios2_gen2_0 " "2020.05.12.16:59:52 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2020.05.12.16:59:52 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592363 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0) " "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Parameterizing module onchip_memory2_0 " "2020.05.12.16:59:52 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Adding timer_0 \[altera_avalon_timer 18.0\] " "2020.05.12.16:59:52 Progress: Adding timer_0 \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592467 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0) " "Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Parameterizing module timer_0 " "2020.05.12.16:59:52 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Building connections " "2020.05.12.16:59:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Parameterizing connections " "2020.05.12.16:59:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:52 Progress: Validating " "2020.05.12.16:59:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295592639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.16:59:54 Progress: Done reading input file " "2020.05.12.16:59:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295594907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "CPU_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295595739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0: Generating CPU_0 \"CPU_0\" for QUARTUS_SYNTH " "CPU_0: Generating CPU_0 \"CPU_0\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295597025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'CPU_0_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'CPU_0_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295602742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_0_jtag_uart_0 --dir=/tmp/alt8394_552048105712570392.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_552048105712570392.dir/0002_jtag_uart_0_gen//CPU_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_0_jtag_uart_0 --dir=/tmp/alt8394_552048105712570392.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_552048105712570392.dir/0002_jtag_uart_0_gen//CPU_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295602743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'CPU_0_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'CPU_0_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295603074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"CPU_0\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"CPU_0\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295603081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"CPU_0\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"CPU_0\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295603083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"CPU_0\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"CPU_0\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295603292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'CPU_0_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'CPU_0_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295603315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_0_onchip_memory2_0 --dir=/tmp/alt8394_552048105712570392.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_552048105712570392.dir/0004_onchip_memory2_0_gen//CPU_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_0_onchip_memory2_0 --dir=/tmp/alt8394_552048105712570392.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_552048105712570392.dir/0004_onchip_memory2_0_gen//CPU_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295603316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'CPU_0_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'CPU_0_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295604195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"CPU_0\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"CPU_0\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295604209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'CPU_0_timer_0' " "Timer_0: Starting RTL generation for module 'CPU_0_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295604224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_0_timer_0 --dir=/tmp/alt8394_552048105712570392.dir/0005_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_552048105712570392.dir/0005_timer_0_gen//CPU_0_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_0_timer_0 --dir=/tmp/alt8394_552048105712570392.dir/0005_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_552048105712570392.dir/0005_timer_0_gen//CPU_0_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295604225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'CPU_0_timer_0' " "Timer_0: Done RTL generation for module 'CPU_0_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295604558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"CPU_0\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"CPU_0\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295604560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295605671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295605790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295605991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295606144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295606313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"CPU_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"CPU_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295607293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"CPU_0\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"CPU_0\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295607306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"CPU_0\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"CPU_0\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295607313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'CPU_0_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'CPU_0_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295607336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_0_nios2_gen2_0_cpu --dir=/tmp/alt8394_552048105712570392.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_552048105712570392.dir/0008_cpu_gen//CPU_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_0_nios2_gen2_0_cpu --dir=/tmp/alt8394_552048105712570392.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_552048105712570392.dir/0008_cpu_gen//CPU_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295607336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:07 (*) Starting Nios II generation " "Cpu: # 2020.05.12 17:00:07 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:07 (*)   Checking for plaintext license. " "Cpu: # 2020.05.12 17:00:07 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:09 (*)   Plaintext license not found. " "Cpu: # 2020.05.12 17:00:09 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:09 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.05.12 17:00:09 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:10 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2020.05.12 17:00:10 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:10 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.05.12 17:00:10 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:10 (*)   Creating all objects for CPU " "Cpu: # 2020.05.12 17:00:10 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:10 (*)     Testbench " "Cpu: # 2020.05.12 17:00:10 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:10 (*)     Instruction decoding " "Cpu: # 2020.05.12 17:00:10 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:10 (*)       Instruction fields " "Cpu: # 2020.05.12 17:00:10 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:10 (*)       Instruction decodes " "Cpu: # 2020.05.12 17:00:10 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:11 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.05.12 17:00:11 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:11 (*)       Instruction controls " "Cpu: # 2020.05.12 17:00:11 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:11 (*)     Pipeline frontend " "Cpu: # 2020.05.12 17:00:11 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:11 (*)     Pipeline backend " "Cpu: # 2020.05.12 17:00:11 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:14 (*)   Generating RTL from CPU objects " "Cpu: # 2020.05.12 17:00:14 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:17 (*)   Creating encrypted RTL " "Cpu: # 2020.05.12 17:00:17 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 17:00:18 (*) Done Nios II generation " "Cpu: # 2020.05.12 17:00:18 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'CPU_0_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'CPU_0_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0: Done \"CPU_0\" with 30 modules, 50 files " "CPU_0: Done \"CPU_0\" with 30 modules, 50 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295618559 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "CPU_0.qsys " "Finished elaborating Platform Designer system entity \"CPU_0.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295619732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab-rtl " "Found design unit 1: Lab-rtl" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab " "Found entity 1: Lab" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/CPU_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/CPU_1/CPU_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_1-rtl " "Found design unit 1: CPU_1-rtl" {  } { { "db/ip/CPU_1/CPU_1.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/CPU_1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621105 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_1 " "Found entity 1: CPU_1" {  } { { "db/ip/CPU_1/CPU_1.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/CPU_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_irq_mapper " "Found entity 1: CPU_1_irq_mapper" {  } { { "db/ip/CPU_1/submodules/CPU_1_irq_mapper.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_jtag_uart_0_sim_scfifo_w " "Found entity 1: CPU_1_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621110 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_1_jtag_uart_0_scfifo_w " "Found entity 2: CPU_1_jtag_uart_0_scfifo_w" {  } { { "db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621110 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_1_jtag_uart_0_sim_scfifo_r " "Found entity 3: CPU_1_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621110 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_1_jtag_uart_0_scfifo_r " "Found entity 4: CPU_1_jtag_uart_0_scfifo_r" {  } { { "db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621110 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_1_jtag_uart_0 " "Found entity 5: CPU_1_jtag_uart_0" {  } { { "db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0 " "Found entity 1: CPU_1_mm_interconnect_0" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU_1_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_cmd_demux " "Found entity 1: CPU_1_mm_interconnect_0_cmd_demux" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU_1_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_cmd_mux " "Found entity 1: CPU_1_mm_interconnect_0_cmd_mux" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: CPU_1_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU_1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295621126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU_1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295621126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_router_default_decode " "Found entity 1: CPU_1_mm_interconnect_0_router_default_decode" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621127 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_1_mm_interconnect_0_router " "Found entity 2: CPU_1_mm_interconnect_0_router" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CPU_1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295621128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CPU_1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295621128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU_1_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621129 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_1_mm_interconnect_0_router_001 " "Found entity 2: CPU_1_mm_interconnect_0_router_001" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU_1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295621130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU_1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295621130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU_1_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621131 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_1_mm_interconnect_0_router_002 " "Found entity 2: CPU_1_mm_interconnect_0_router_002" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at CPU_1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295621131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at CPU_1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295621132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_router_003_default_decode " "Found entity 1: CPU_1_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621132 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_1_mm_interconnect_0_router_003 " "Found entity 2: CPU_1_mm_interconnect_0_router_003" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_rsp_demux " "Found entity 1: CPU_1_mm_interconnect_0_rsp_demux" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_rsp_demux_001 " "Found entity 1: CPU_1_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_rsp_mux " "Found entity 1: CPU_1_mm_interconnect_0_rsp_mux" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU_1_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_nios2_gen2_0 " "Found entity 1: CPU_1_nios2_gen2_0" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295621139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295621139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: CPU_1_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_1_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: CPU_1_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_1_nios2_gen2_0_cpu_bht_module " "Found entity 3: CPU_1_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: CPU_1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: CPU_1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU_1_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: CPU_1_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU_1_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: CPU_1_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU_1_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: CPU_1_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU_1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: CPU_1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU_1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: CPU_1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU_1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: CPU_1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU_1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: CPU_1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU_1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: CPU_1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU_1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: CPU_1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU_1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: CPU_1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: CPU_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: CPU_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: CPU_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU_1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: CPU_1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU_1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: CPU_1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU_1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: CPU_1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "22 CPU_1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: CPU_1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "23 CPU_1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: CPU_1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "24 CPU_1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: CPU_1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "25 CPU_1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: CPU_1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "26 CPU_1_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: CPU_1_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""} { "Info" "ISGN_ENTITY_NAME" "27 CPU_1_nios2_gen2_0_cpu " "Found entity 27: CPU_1_nios2_gen2_0_cpu" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: CPU_1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_nios2_gen2_0_cpu_mult_cell " "Found entity 1: CPU_1_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_nios2_gen2_0_cpu_test_bench " "Found entity 1: CPU_1_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_onchip_memory2_0 " "Found entity 1: CPU_1_onchip_memory2_0" {  } { { "db/ip/CPU_1/submodules/CPU_1_onchip_memory2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/CPU_1_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_1_timer_0 " "Found entity 1: CPU_1_timer_0" {  } { { "db/ip/CPU_1/submodules/CPU_1_timer_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/CPU_1/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/CPU_1/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/CPU_1/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622552 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/CPU_1/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/CPU_1/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/CPU_1/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/CPU_1/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622558 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/CPU_1/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/CPU_1/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/CPU_1/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/CPU_1/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/CPU_1/submodules/altera_reset_controller.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_1/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/CPU_1/submodules/altera_reset_synchronizer.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/main_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/main_system/main_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_system-rtl " "Found design unit 1: main_system-rtl" {  } { { "db/ip/main_system/main_system.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622570 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_system " "Found entity 1: main_system" {  } { { "db/ip/main_system/main_system.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/Custom_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/main_system/submodules/Custom_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-comp " "Found design unit 1: Counter-comp" {  } { { "db/ip/main_system/submodules/Custom_Counter.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/Custom_Counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622571 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "db/ip/main_system/submodules/Custom_Counter.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/Custom_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mailbox " "Found entity 1: altera_avalon_mailbox" {  } { { "db/ip/main_system/submodules/altera_avalon_mailbox.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_mailbox.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/main_system/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/main_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/main_system/submodules/altera_default_burst_converter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/main_system/submodules/altera_incr_burst_converter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/main_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622587 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622592 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622592 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622592 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622592 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/main_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/main_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622606 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/main_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/main_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/main_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_system_CPU_0_0-rtl " "Found design unit 1: main_system_CPU_0_0-rtl" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622624 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0 " "Found entity 1: main_system_CPU_0_0" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_irq_mapper " "Found entity 1: main_system_CPU_0_0_irq_mapper" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_irq_mapper.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_jtag_uart_0_sim_scfifo_w " "Found entity 1: main_system_CPU_0_0_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622629 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_CPU_0_0_jtag_uart_0_scfifo_w " "Found entity 2: main_system_CPU_0_0_jtag_uart_0_scfifo_w" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622629 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_CPU_0_0_jtag_uart_0_sim_scfifo_r " "Found entity 3: main_system_CPU_0_0_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622629 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_CPU_0_0_jtag_uart_0_scfifo_r " "Found entity 4: main_system_CPU_0_0_jtag_uart_0_scfifo_r" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622629 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_CPU_0_0_jtag_uart_0 " "Found entity 5: main_system_CPU_0_0_jtag_uart_0" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0 " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_cmd_demux " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_cmd_mux " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_CPU_0_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at main_system_CPU_0_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_CPU_0_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at main_system_CPU_0_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_router_default_decode " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622653 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_CPU_0_0_mm_interconnect_0_router " "Found entity 2: main_system_CPU_0_0_mm_interconnect_0_router" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_CPU_0_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at main_system_CPU_0_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_CPU_0_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at main_system_CPU_0_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622655 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_CPU_0_0_mm_interconnect_0_router_001 " "Found entity 2: main_system_CPU_0_0_mm_interconnect_0_router_001" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_CPU_0_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at main_system_CPU_0_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_CPU_0_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at main_system_CPU_0_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622657 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_CPU_0_0_mm_interconnect_0_router_002 " "Found entity 2: main_system_CPU_0_0_mm_interconnect_0_router_002" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_CPU_0_0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at main_system_CPU_0_0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_CPU_0_0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at main_system_CPU_0_0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295622658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622659 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_CPU_0_0_mm_interconnect_0_router_003 " "Found entity 2: main_system_CPU_0_0_mm_interconnect_0_router_003" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_rsp_demux " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_rsp_demux" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_rsp_mux " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_nios2_gen2_0 " "Found entity 1: main_system_CPU_0_0_nios2_gen2_0" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295622666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295622666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module " "Found entity 3: main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "6 main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "7 main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "8 main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "9 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "12 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "13 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "14 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "15 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "16 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "17 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "18 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "19 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "20 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "21 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "22 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "23 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "24 main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "25 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "26 main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""} { "Info" "ISGN_ENTITY_NAME" "27 main_system_CPU_0_0_nios2_gen2_0_cpu " "Found entity 27: main_system_CPU_0_0_nios2_gen2_0_cpu" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell " "Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench " "Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_onchip_memory2_0 " "Found entity 1: main_system_CPU_0_0_onchip_memory2_0" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_0_0_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_0_0_timer_0 " "Found entity 1: main_system_CPU_0_0_timer_0" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_timer_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_1_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_system_CPU_1_0-rtl " "Found design unit 1: main_system_CPU_1_0-rtl" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623773 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_1_0 " "Found entity 1: main_system_CPU_1_0" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_1_0_nios2_gen2_0 " "Found entity 1: main_system_CPU_1_0_nios2_gen2_0" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295623775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295623775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module " "Found entity 3: main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "6 main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "7 main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "8 main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "9 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "12 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "13 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "14 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "15 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "16 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "17 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "18 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "19 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "20 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "21 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "22 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "23 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "24 main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "25 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "26 main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""} { "Info" "ISGN_ENTITY_NAME" "27 main_system_CPU_1_0_nios2_gen2_0_cpu " "Found entity 27: main_system_CPU_1_0_nios2_gen2_0_cpu" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell " "Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench " "Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_CPU_1_0_onchip_memory2_0 " "Found entity 1: main_system_CPU_1_0_onchip_memory2_0" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0 " "Found entity 1: main_system_mm_interconnect_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux " "Found entity 1: main_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_mux " "Found entity 1: main_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: main_system_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624909 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router " "Found entity 2: main_system_mm_interconnect_0_router" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624911 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_001 " "Found entity 2: main_system_mm_interconnect_0_router_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624913 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_002 " "Found entity 2: main_system_mm_interconnect_0_router_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624915 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_004 " "Found entity 2: main_system_mm_interconnect_0_router_004" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624917 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_005 " "Found entity 2: main_system_mm_interconnect_0_router_005" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624921 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_008 " "Found entity 2: main_system_mm_interconnect_0_router_008" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux " "Found entity 1: main_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: main_system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: main_system_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux " "Found entity 1: main_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mutex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mutex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mutex_0 " "Found entity 1: main_system_mutex_0" {  } { { "db/ip/main_system/submodules/main_system_mutex_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mutex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pio_0 " "Found entity 1: main_system_pio_0" {  } { { "db/ip/main_system/submodules/main_system_pio_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pll_0 " "Found entity 1: main_system_pll_0" {  } { { "db/ip/main_system/submodules/main_system_pll_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_sdram_controller_input_efifo_module " "Found entity 1: main_system_sdram_controller_input_efifo_module" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624937 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_sdram_controller " "Found entity 2: main_system_sdram_controller" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_sysid_qsys_0 " "Found entity 1: main_system_sysid_qsys_0" {  } { { "db/ip/main_system/submodules/main_system_sysid_qsys_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/CPU_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/CPU_0/CPU_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_0-rtl " "Found design unit 1: CPU_0-rtl" {  } { { "db/ip/CPU_0/CPU_0.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/CPU_0.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624940 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_0 " "Found entity 1: CPU_0" {  } { { "db/ip/CPU_0/CPU_0.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/CPU_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_irq_mapper " "Found entity 1: CPU_0_irq_mapper" {  } { { "db/ip/CPU_0/submodules/CPU_0_irq_mapper.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_jtag_uart_0_sim_scfifo_w " "Found entity 1: CPU_0_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624945 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_0_jtag_uart_0_scfifo_w " "Found entity 2: CPU_0_jtag_uart_0_scfifo_w" {  } { { "db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624945 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_0_jtag_uart_0_sim_scfifo_r " "Found entity 3: CPU_0_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624945 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_0_jtag_uart_0_scfifo_r " "Found entity 4: CPU_0_jtag_uart_0_scfifo_r" {  } { { "db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624945 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_0_jtag_uart_0 " "Found entity 5: CPU_0_jtag_uart_0" {  } { { "db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0 " "Found entity 1: CPU_0_mm_interconnect_0" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU_0_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_cmd_demux " "Found entity 1: CPU_0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU_0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_cmd_mux " "Found entity 1: CPU_0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: CPU_0_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_router_default_decode " "Found entity 1: CPU_0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624964 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_0_mm_interconnect_0_router " "Found entity 2: CPU_0_mm_interconnect_0_router" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CPU_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CPU_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU_0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624966 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_0_mm_interconnect_0_router_001 " "Found entity 2: CPU_0_mm_interconnect_0_router_001" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU_0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624968 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_0_mm_interconnect_0_router_002 " "Found entity 2: CPU_0_mm_interconnect_0_router_002" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at CPU_0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at CPU_0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589295624969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_router_003_default_decode " "Found entity 1: CPU_0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624971 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_0_mm_interconnect_0_router_003 " "Found entity 2: CPU_0_mm_interconnect_0_router_003" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_rsp_demux " "Found entity 1: CPU_0_mm_interconnect_0_rsp_demux" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: CPU_0_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_rsp_mux " "Found entity 1: CPU_0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU_0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_nios2_gen2_0 " "Found entity 1: CPU_0_nios2_gen2_0" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295624979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295624979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: CPU_0_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_0_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: CPU_0_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_0_nios2_gen2_0_cpu_bht_module " "Found entity 3: CPU_0_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_0_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: CPU_0_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_0_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: CPU_0_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU_0_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: CPU_0_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU_0_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: CPU_0_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU_0_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: CPU_0_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU_0_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: CPU_0_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU_0_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: CPU_0_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU_0_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: CPU_0_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU_0_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: CPU_0_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU_0_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: CPU_0_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU_0_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: CPU_0_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU_0_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: CPU_0_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: CPU_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: CPU_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: CPU_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU_0_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: CPU_0_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU_0_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: CPU_0_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU_0_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: CPU_0_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "22 CPU_0_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: CPU_0_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "23 CPU_0_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: CPU_0_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "24 CPU_0_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: CPU_0_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "25 CPU_0_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: CPU_0_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "26 CPU_0_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: CPU_0_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""} { "Info" "ISGN_ENTITY_NAME" "27 CPU_0_nios2_gen2_0_cpu " "Found entity 27: CPU_0_nios2_gen2_0_cpu" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: CPU_0_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_nios2_gen2_0_cpu_mult_cell " "Found entity 1: CPU_0_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_nios2_gen2_0_cpu_test_bench " "Found entity 1: CPU_0_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_onchip_memory2_0 " "Found entity 1: CPU_0_onchip_memory2_0" {  } { { "db/ip/CPU_0/submodules/CPU_0_onchip_memory2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/CPU_0_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_0_timer_0 " "Found entity 1: CPU_0_timer_0" {  } { { "db/ip/CPU_0/submodules/CPU_0_timer_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/CPU_0/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/CPU_0/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/CPU_0/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626073 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/CPU_0/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/CPU_0/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/CPU_0/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/CPU_0/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626081 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/CPU_0/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/CPU_0/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/CPU_0/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/CPU_0/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/CPU_0/submodules/altera_reset_controller.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CPU_0/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/CPU_0/submodules/altera_reset_synchronizer.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295626092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295626092 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at main_system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589295626346 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at main_system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589295626346 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at main_system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589295626346 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at main_system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589295626348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab " "Elaborating entity \"Lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589295626654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system main_system:u0 " "Elaborating entity \"main_system\" for hierarchy \"main_system:u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295626660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0 " "Elaborating entity \"main_system_CPU_0_0\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\"" {  } { { "db/ip/main_system/main_system.vhd" "cpu_0_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295626666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_jtag_uart_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"main_system_CPU_0_0_jtag_uart_0\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "jtag_uart_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295626671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_jtag_uart_0_scfifo_w main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w " "Elaborating entity \"main_system_CPU_0_0_jtag_uart_0_scfifo_w\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "the_main_system_CPU_0_0_jtag_uart_0_scfifo_w" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295626675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "wfifo" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295626984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295626986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295626987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295626987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295626987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295626987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295626987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295626987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295626987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295626987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295626987 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295626987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295627051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295627051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295627053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295627061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295627061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295627063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295627072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295627072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295627077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295627144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295627144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295627148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295627205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295627205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295627208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295627266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295627266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295627269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_jtag_uart_0_scfifo_r main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r " "Elaborating entity \"main_system_CPU_0_0_jtag_uart_0_scfifo_r\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "the_main_system_CPU_0_0_jtag_uart_0_scfifo_r" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295627281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295627743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295627789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295627789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295627789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295627789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295627789 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295627789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge main_system:u0\|main_system_CPU_0_0:cpu_0_0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "mm_bridge_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "nios2_gen2_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v" "cpu" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench:the_main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench:the_main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628726 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295628726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295628800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295628800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295628901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 26 " "Parameter \"width_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 26 " "Parameter \"width_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295628901 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295628901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgj1 " "Found entity 1: altsyncram_vgj1" {  } { { "db/altsyncram_vgj1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_vgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295629052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295629052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgj1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated " "Elaborating entity \"altsyncram_vgj1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_bht" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629157 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295629157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295629239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295629239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629333 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295629333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295629401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295629401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629542 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295629542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295629607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295629607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295629880 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295629880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295629967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630189 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295630719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295631938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295631954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295631958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295631958 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295631958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pi1 " "Found entity 1: altsyncram_7pi1" {  } { { "db/altsyncram_7pi1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_7pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295632024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295632024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pi1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated " "Elaborating entity \"altsyncram_7pi1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632131 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295632131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295632196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295632196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632316 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295632316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295632411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295632411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295632602 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295632602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295632971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode:main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode:main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295633998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295633999 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295633999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295634105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295634105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634173 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295634173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_onchip_memory2_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"main_system_CPU_0_0_onchip_memory2_0\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "onchip_memory2_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main_system_CPU_0_0_onchip_memory2_0.hex " "Parameter \"init_file\" = \"main_system_CPU_0_0_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295634243 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295634243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gjo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gjo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gjo1 " "Found entity 1: altsyncram_gjo1" {  } { { "db/altsyncram_gjo1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_gjo1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295634387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295634387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gjo1 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gjo1:auto_generated " "Elaborating entity \"altsyncram_gjo1\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gjo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295634483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295634483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gjo1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gjo1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_gjo1.tdf" "decode3" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_gjo1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295634573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295634573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gjo1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gjo1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_gjo1.tdf" "mux2" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_gjo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_timer_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_timer_0:timer_0 " "Elaborating entity \"main_system_CPU_0_0_timer_0\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_timer_0:timer_0\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "timer_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "mm_interconnect_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_router main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router:router " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_router\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router:router\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "router" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_router_default_decode main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router:router\|main_system_CPU_0_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_router_default_decode\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router:router\|main_system_CPU_0_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_router_001 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_router_001\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "router_001" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001\|main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001\|main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_router_002 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_router_002\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "router_002" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295634997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002\|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002\|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_router_003 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_router_003\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "router_003" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003\|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003\|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_cmd_demux main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_cmd_demux\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "cmd_demux" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_cmd_mux main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_cmd_mux\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "cmd_mux" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_rsp_demux main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_rsp_demux\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "rsp_demux" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 2094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_rsp_mux main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_rsp_mux\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "rsp_mux" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 2250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_0_0_irq_mapper main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_irq_mapper:irq_mapper " "Elaborating entity \"main_system_CPU_0_0_irq_mapper\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|main_system_CPU_0_0_irq_mapper:irq_mapper\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "irq_mapper" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller main_system:u0\|main_system_CPU_0_0:cpu_0_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0.vhd" "rst_controller" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer main_system:u0\|main_system_CPU_0_0:cpu_0_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer main_system:u0\|main_system_CPU_0_0:cpu_0_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"main_system:u0\|main_system_CPU_0_0:cpu_0_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0 main_system:u0\|main_system_CPU_1_0:cpu_1_0 " "Elaborating entity \"main_system_CPU_1_0\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\"" {  } { { "db/ip/main_system/main_system.vhd" "cpu_1_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0 main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0.vhd" "nios2_gen2_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v" "cpu" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench:the_main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench:the_main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295635930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295636015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295636103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_1_0_nios2_gen2_0_cpu_bht " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_1_0_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_bht" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295636191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295636277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295636365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295636386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295638188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295638271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295638385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295638504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295638586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295638665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295638755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295638845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295638936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode:main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode:main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem\|main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0\|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu\|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper\|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_CPU_1_0_onchip_memory2_0 main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"main_system_CPU_1_0_onchip_memory2_0\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0.vhd" "onchip_memory2_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v" "the_altsyncram" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295639998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main_system_CPU_1_0_onchip_memory2_0.hex " "Parameter \"init_file\" = \"main_system_CPU_1_0_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640007 ""}  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295640007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hjo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hjo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hjo1 " "Found entity 1: altsyncram_hjo1" {  } { { "db/altsyncram_hjo1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_hjo1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295640116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295640116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hjo1 main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hjo1:auto_generated " "Elaborating entity \"altsyncram_hjo1\" for hierarchy \"main_system:u0\|main_system_CPU_1_0:cpu_1_0\|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hjo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter main_system:u0\|Counter:custom_counter_0 " "Elaborating entity \"Counter\" for hierarchy \"main_system:u0\|Counter:custom_counter_0\"" {  } { { "db/ip/main_system/main_system.vhd" "custom_counter_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mailbox main_system:u0\|altera_avalon_mailbox:mailbox_simple_0 " "Elaborating entity \"altera_avalon_mailbox\" for hierarchy \"main_system:u0\|altera_avalon_mailbox:mailbox_simple_0\"" {  } { { "db/ip/main_system/main_system.vhd" "mailbox_simple_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mutex_0 main_system:u0\|main_system_mutex_0:mutex_0 " "Elaborating entity \"main_system_mutex_0\" for hierarchy \"main_system:u0\|main_system_mutex_0:mutex_0\"" {  } { { "db/ip/main_system/main_system.vhd" "mutex_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_pio_0 main_system:u0\|main_system_pio_0:pio_0 " "Elaborating entity \"main_system_pio_0\" for hierarchy \"main_system:u0\|main_system_pio_0:pio_0\"" {  } { { "db/ip/main_system/main_system.vhd" "pio_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_pll_0 main_system:u0\|main_system_pll_0:pll_0 " "Elaborating entity \"main_system_pll_0\" for hierarchy \"main_system:u0\|main_system_pll_0:pll_0\"" {  } { { "db/ip/main_system/main_system.vhd" "pll_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll main_system:u0\|main_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"main_system:u0\|main_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/main_system/submodules/main_system_pll_0.v" "altera_pll_i" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640475 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589295640522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"main_system:u0\|main_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/main_system/submodules/main_system_pll_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"main_system:u0\|main_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295640546 ""}  } { { "db/ip/main_system/submodules/main_system_pll_0.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295640546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_sdram_controller main_system:u0\|main_system_sdram_controller:sdram_controller " "Elaborating entity \"main_system_sdram_controller\" for hierarchy \"main_system:u0\|main_system_sdram_controller:sdram_controller\"" {  } { { "db/ip/main_system/main_system.vhd" "sdram_controller" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_sdram_controller_input_efifo_module main_system:u0\|main_system_sdram_controller:sdram_controller\|main_system_sdram_controller_input_efifo_module:the_main_system_sdram_controller_input_efifo_module " "Elaborating entity \"main_system_sdram_controller_input_efifo_module\" for hierarchy \"main_system:u0\|main_system_sdram_controller:sdram_controller\|main_system_sdram_controller_input_efifo_module:the_main_system_sdram_controller_input_efifo_module\"" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "the_main_system_sdram_controller_input_efifo_module" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_sysid_qsys_0 main_system:u0\|main_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"main_system_sysid_qsys_0\" for hierarchy \"main_system:u0\|main_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/main_system/main_system.vhd" "sysid_qsys_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"main_system_mm_interconnect_0\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/main_system/main_system.vhd" "mm_interconnect_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295640730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_0_cpu_0_outgoing_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_0_cpu_0_outgoing_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cpu_0_0_cpu_0_outgoing_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "custom_counter_0_avalon_slave_0_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "mailbox_simple_0_avmm_msg_sender_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_0_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "mutex_0_s1_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "mailbox_simple_0_avmm_msg_receiver_translator" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_0_cpu_0_outgoing_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_0_cpu_0_outgoing_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cpu_0_0_cpu_0_outgoing_agent" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_0_cpu_1_outgoing_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_0_cpu_1_outgoing_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cpu_1_0_cpu_1_outgoing_agent" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "custom_counter_0_avalon_slave_0_agent" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "custom_counter_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router " "Elaborating entity \"main_system_mm_interconnect_0_router\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router\|main_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router\|main_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_001 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"main_system_mm_interconnect_0_router_001\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_001" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_001_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001\|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001\|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_002 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"main_system_mm_interconnect_0_router_002\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_002" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_002_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002\|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002\|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_004 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"main_system_mm_interconnect_0_router_004\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_004" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_004_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_004:router_004\|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_004:router_004\|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_005 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"main_system_mm_interconnect_0_router_005\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_005" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_005_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_005:router_005\|main_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_005:router_005\|main_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295641986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_008 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"main_system_mm_interconnect_0_router_008\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_008" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_008_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_008:router_008\|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_008:router_008\|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_0_cpu_0_outgoing_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_0_cpu_0_outgoing_limiter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cpu_0_0_cpu_0_outgoing_limiter" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_demux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"main_system_mm_interconnect_0_cmd_demux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_mux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"main_system_mm_interconnect_0_cmd_mux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_mux_002 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"main_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_demux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"main_system_mm_interconnect_0_rsp_demux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_demux_002 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_demux_003 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_mux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"main_system_mm_interconnect_0_rsp_mux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589295642384 "|Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589295642387 "|Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589295642387 "|Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "crosser" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter_003 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller main_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"main_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/main_system/main_system.vhd" "rst_controller" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295642746 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1589295647824 "|Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1589295648254 "|Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1589295649666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.12.17:00:57 Progress: Loading sld993c4aaa/alt_sld_fab_wrapper_hw.tcl " "2020.05.12.17:00:57 Progress: Loading sld993c4aaa/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295657946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295663052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295663603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295666068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295666388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295666672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295666956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295666968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295666969 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1589295667776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld993c4aaa/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld993c4aaa/alt_sld_fab.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295668237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295668237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295668469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295668469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295668472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295668472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295668605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295668605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295668777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295668777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295668777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295668950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295668950 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0 20 " "Ignored 20 assignments for entity \"CPU_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_irq_mapper 14 " "Ignored 14 assignments for entity \"CPU_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"CPU_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"CPU_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"CPU_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_nios2_gen2_0 172 " "Ignored 172 assignments for entity \"CPU_0_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"CPU_0_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"CPU_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_timer_0 26 " "Ignored 26 assignments for entity \"CPU_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1 20 " "Ignored 20 assignments for entity \"CPU_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_irq_mapper 14 " "Ignored 14 assignments for entity \"CPU_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_jtag_uart_0 24 " "Ignored 24 assignments for entity \"CPU_1_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"CPU_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"CPU_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_nios2_gen2_0 172 " "Ignored 172 assignments for entity \"CPU_1_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"CPU_1_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"CPU_1_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685646 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_timer_0 26 " "Ignored 26 assignments for entity \"CPU_1_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589295685646 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0 20 " "Ignored 20 assignments for entity \"CPU_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685737 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_irq_mapper 14 " "Ignored 14 assignments for entity \"CPU_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"CPU_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"CPU_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"CPU_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685738 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_nios2_gen2_0 172 " "Ignored 172 assignments for entity \"CPU_0_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"CPU_0_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"CPU_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_timer_0 26 " "Ignored 26 assignments for entity \"CPU_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1 20 " "Ignored 20 assignments for entity \"CPU_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_irq_mapper 14 " "Ignored 14 assignments for entity \"CPU_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_jtag_uart_0 24 " "Ignored 24 assignments for entity \"CPU_1_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"CPU_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"CPU_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0 20 " "Ignored 20 assignments for entity \"CPU_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685762 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_irq_mapper 14 " "Ignored 14 assignments for entity \"CPU_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"CPU_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_nios2_gen2_0 172 " "Ignored 172 assignments for entity \"CPU_1_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"CPU_1_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"CPU_1_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_timer_0 26 " "Ignored 26 assignments for entity \"CPU_1_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589295685741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"CPU_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"CPU_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_nios2_gen2_0 172 " "Ignored 172 assignments for entity \"CPU_0_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"CPU_0_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"CPU_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_timer_0 26 " "Ignored 26 assignments for entity \"CPU_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1 20 " "Ignored 20 assignments for entity \"CPU_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_irq_mapper 14 " "Ignored 14 assignments for entity \"CPU_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_jtag_uart_0 24 " "Ignored 24 assignments for entity \"CPU_1_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"CPU_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"CPU_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_nios2_gen2_0 172 " "Ignored 172 assignments for entity \"CPU_1_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"CPU_1_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"CPU_1_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_timer_0 26 " "Ignored 26 assignments for entity \"CPU_1_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589295685764 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589295686746 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589295686746 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589295686746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295686880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589295686880 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589295686880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589295686974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295686974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589295687692 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589295698813 "|Lab|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589295698813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295700415 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "379 " "379 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589295709472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295710484 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0 20 " "Ignored 20 assignments for entity \"CPU_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710944 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_irq_mapper 14 " "Ignored 14 assignments for entity \"CPU_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710944 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"CPU_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710944 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"CPU_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710944 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"CPU_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710944 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710944 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"CPU_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"CPU_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"CPU_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_nios2_gen2_0 172 " "Ignored 172 assignments for entity \"CPU_0_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"CPU_0_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"CPU_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_0_timer_0 26 " "Ignored 26 assignments for entity \"CPU_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1 20 " "Ignored 20 assignments for entity \"CPU_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_irq_mapper 14 " "Ignored 14 assignments for entity \"CPU_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_jtag_uart_0 24 " "Ignored 24 assignments for entity \"CPU_1_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"CPU_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"CPU_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"CPU_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"CPU_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"CPU_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_nios2_gen2_0 172 " "Ignored 172 assignments for entity \"CPU_1_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"CPU_1_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"CPU_1_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU_1_timer_0 26 " "Ignored 26 assignments for entity \"CPU_1_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589295710947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/output_files/Lab3_0.map.smsg " "Generated suppressed messages file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/output_files/Lab3_0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295712357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 3 0 0 " "Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589295717241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589295717241 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589295719277 "|Lab|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589295719277 "|Lab|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589295719277 "|Lab|KEY_N[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589295719277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10363 " "Implemented 10363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589295719322 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589295719322 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1589295719322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9509 " "Implemented 9509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589295719322 ""} { "Info" "ICUT_CUT_TM_RAMS" "786 " "Implemented 786 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589295719322 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1589295719322 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1589295719322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589295719322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1439 " "Peak virtual memory: 1439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589295719477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 17:01:59 2020 " "Processing ended: Tue May 12 17:01:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589295719477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:52 " "Elapsed time: 00:04:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589295719477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:38 " "Total CPU time (on all processors): 00:06:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589295719477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589295719477 ""}
