14:22:41
"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "C:/Users/axel.amand/Desktop/bachelor/Board/icecube2/test/test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/axel.amand/Desktop/bachelor/Board/icecube2/test/test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE7860

# Tue May 16 14:22:44 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
VHDL syntax check successful!
@N: CD630 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":669:7:669:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":691:2:691:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":629:7:629:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":246:7:246:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":489:7:489:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
Post processing for work.maincircuit.struct
@W: CL240 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":221:8:221:16|Signal sclk_meas is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":219:8:219:15|Signal fram_sdi is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":218:8:218:16|Signal fram_sclk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":217:8:217:15|Signal fram_ncs is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":216:8:216:16|Signal fpga_miso is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":215:8:215:10|Signal cal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":214:8:214:15|Signal adc_sclk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":213:8:213:14|Signal adc_nsc is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":212:8:212:15|Signal acq_done is floating; a simulation mismatch is possible.
Post processing for work.ec5lp.struct
@N: CL159 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":203:8:203:18|Input acq_pretrig is unused.
@N: CL159 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":204:8:204:15|Input acq_trig is unused.
@N: CL159 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":205:8:205:14|Input adc_sdo is unused.
@N: CL159 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":207:8:207:13|Input clk_en is unused.
@N: CL159 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":208:8:208:13|Input fpga_m is unused.
@N: CL159 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":209:8:209:16|Input fpga_mosi is unused.
@N: CL159 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":210:8:210:15|Input fpga_sck is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 16 14:22:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level
@N: NF107 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 16 14:22:45 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 16 14:22:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level
@N: NF107 :"C:\Users\axel.amand\Desktop\bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 16 14:22:46 2023

###########################################################]
Pre-mapping Report

# Tue May 16 14:22:47 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\axel.amand\Desktop\bachelor\Board\icecube2\test\test_Implmnt\test_scck.rpt 
Printing clock  summary report in "C:\Users\axel.amand\Desktop\bachelor\Board\icecube2\test\test_Implmnt\test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":917:4:917:6|Removing instance I28 (in view: work.EC5LP(struct)) of type view:work.logic1(sim) because it does not drive other instances.
@N: BN362 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":844:6:844:7|Removing sequential instance acq_pretrig (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":844:6:844:7|Removing sequential instance acq_trig (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":844:6:844:7|Removing sequential instance adc_sdo[3:0] (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":844:6:844:7|Removing sequential instance clk_en (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":844:6:844:7|Removing sequential instance fpga_m[3:0] (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":844:6:844:7|Removing sequential instance fpga_mosi (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":844:6:844:7|Removing sequential instance fpga_sck (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist EC5LP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                     Clock
Clock              Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------
EC5LP|iGCK_clk     183.0 MHz     5.465         inferred     Autoconstr_clkgroup_0     25   
===========================================================================================

@W: MT529 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":516:4:516:5|Found inferred clock EC5LP|iGCK_clk which controls 25 sequential elements including I_DUT.U_3.q_int. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\axel.amand\Desktop\bachelor\Board\icecube2\test\test_Implmnt\test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 16 14:22:47 2023

###########################################################]
Map & Optimize Report

# Tue May 16 14:22:47 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.84ns		  40 /        25
   2		0h:00m:00s		    -1.84ns		  40 /        25

   3		0h:00m:00s		    -1.84ns		  40 /        25


   4		0h:00m:00s		    -1.84ns		  40 /        25
@N: FX1016 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":20:8:20:15|SB_GB_IO inserted on the port iGCK_clk.
@N: FX1017 :|SB_GB inserted on the net lsig_resetSynch_n_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       iGCK_clk_ibuf_gb_io     SB_GB_IO               25         I6.Q           
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\axel.amand\Desktop\bachelor\Board\icecube2\test\test_Implmnt\synwork\test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\axel.amand\Desktop\bachelor\Board\icecube2\test\test_Implmnt\test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT246 :"c:\users\axel.amand\desktop\bachelor\board\concat\bachelor.vhd":691:2:691:7|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock EC5LP|iGCK_clk with period 8.63ns. Please declare a user-defined clock on object "p:iGCK_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 16 14:22:48 2023
#


Top view:               EC5LP
Requested Frequency:    115.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.524

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
EC5LP|iGCK_clk     115.8 MHz     98.4 MHz      8.635         10.159        -1.524     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
EC5LP|iGCK_clk  EC5LP|iGCK_clk  |  8.635       -1.524  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: EC5LP|iGCK_clk
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference          Type        Pin     Net           Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
I_DUT.U_2.count[0]      EC5LP|iGCK_clk     SB_DFFR     Q       count[0]      0.796       -1.524
I_DUT.U_2.count[1]      EC5LP|iGCK_clk     SB_DFFR     Q       count[1]      0.796       -1.324
I_DUT.U_2.count[2]      EC5LP|iGCK_clk     SB_DFFR     Q       count[2]      0.796       -1.124
I_DUT.U_2.count[3]      EC5LP|iGCK_clk     SB_DFFR     Q       count[3]      0.796       -0.924
I_DUT.U_2.count[4]      EC5LP|iGCK_clk     SB_DFFR     Q       count[4]      0.796       -0.724
I_DUT.U_2.count[5]      EC5LP|iGCK_clk     SB_DFFR     Q       count[5]      0.796       -0.524
I_DUT.U_2.count[6]      EC5LP|iGCK_clk     SB_DFFR     Q       count[6]      0.796       -0.324
I_DUT.U_2.count[7]      EC5LP|iGCK_clk     SB_DFFR     Q       count[7]      0.796       -0.124
I_DUT.U_2.count[10]     EC5LP|iGCK_clk     SB_DFFR     Q       count[10]     0.796       0.027 
I_DUT.U_2.count[14]     EC5LP|iGCK_clk     SB_DFFR     Q       count[14]     0.796       0.027 
===============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                 Required           
Instance                Reference          Type        Pin     Net               Time         Slack 
                        Clock                                                                       
----------------------------------------------------------------------------------------------------
I_DUT.U_2.count[20]     EC5LP|iGCK_clk     SB_DFFR     D       count_4[20]       8.480        -1.524
I_DUT.U_2.count[19]     EC5LP|iGCK_clk     SB_DFFR     D       count_4[19]       8.480        -1.324
I_DUT.U_2.count[18]     EC5LP|iGCK_clk     SB_DFFR     D       count_4[18]       8.480        -1.124
I_DUT.U_2.count[17]     EC5LP|iGCK_clk     SB_DFFR     D       count_4[17]       8.480        -0.924
I_DUT.U_2.count[14]     EC5LP|iGCK_clk     SB_DFFR     D       count_4[14]       8.480        -0.324
I_DUT.U_2.count[22]     EC5LP|iGCK_clk     SB_DFFR     D       count_RNO[22]     8.480        -0.088
I_DUT.U_3.q_int         EC5LP|iGCK_clk     SB_DFFR     D       q_int_2           8.480        -0.045
I_DUT.U_2.count[11]     EC5LP|iGCK_clk     SB_DFFR     D       count_4[11]       8.480        -0.004
I_DUT.U_2.count[12]     EC5LP|iGCK_clk     SB_DFFR     D       count_4[12]       8.480        -0.004
I_DUT.U_2.count[21]     EC5LP|iGCK_clk     SB_DFFR     D       count_RNO[21]     8.480        0.112 
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.635
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.480

    - Propagation time:                      10.004
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.524

    Number of logic level(s):                22
    Starting point:                          I_DUT.U_2.count[0] / Q
    Ending point:                            I_DUT.U_2.count[20] / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
I_DUT.U_2.count[0]               SB_DFFR      Q        Out     0.796     0.796       -         
count[0]                         Net          -        -       0.834     -           3         
I_DUT.U_2.un6_count_cry_0_c      SB_CARRY     I0       In      -         1.630       -         
I_DUT.U_2.un6_count_cry_0_c      SB_CARRY     CO       Out     0.380     2.009       -         
un6_count_cry_0                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_1_c      SB_CARRY     CI       In      -         2.023       -         
I_DUT.U_2.un6_count_cry_1_c      SB_CARRY     CO       Out     0.186     2.209       -         
un6_count_cry_1                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     CI       In      -         2.223       -         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     CO       Out     0.186     2.409       -         
un6_count_cry_2                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CI       In      -         2.423       -         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CO       Out     0.186     2.609       -         
un6_count_cry_3                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CI       In      -         2.623       -         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CO       Out     0.186     2.809       -         
un6_count_cry_4                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CI       In      -         2.823       -         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CO       Out     0.186     3.009       -         
un6_count_cry_5                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CI       In      -         3.023       -         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CO       Out     0.186     3.209       -         
un6_count_cry_6                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CI       In      -         3.223       -         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CO       Out     0.186     3.409       -         
un6_count_cry_7                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CI       In      -         3.423       -         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CO       Out     0.186     3.609       -         
un6_count_cry_8                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CI       In      -         3.623       -         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CO       Out     0.186     3.809       -         
un6_count_cry_9                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CI       In      -         3.823       -         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CO       Out     0.186     4.009       -         
un6_count_cry_10                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CI       In      -         4.023       -         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CO       Out     0.186     4.209       -         
un6_count_cry_11                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CI       In      -         4.223       -         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CO       Out     0.186     4.409       -         
un6_count_cry_12                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CI       In      -         4.423       -         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CO       Out     0.186     4.609       -         
un6_count_cry_13                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CI       In      -         4.623       -         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CO       Out     0.186     4.809       -         
un6_count_cry_14                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CI       In      -         4.823       -         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CO       Out     0.186     5.009       -         
un6_count_cry_15                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CI       In      -         5.023       -         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CO       Out     0.186     5.209       -         
un6_count_cry_16                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CI       In      -         5.223       -         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CO       Out     0.186     5.409       -         
un6_count_cry_17                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_18_c     SB_CARRY     CI       In      -         5.423       -         
I_DUT.U_2.un6_count_cry_18_c     SB_CARRY     CO       Out     0.186     5.609       -         
un6_count_cry_18                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_19_c     SB_CARRY     CI       In      -         5.623       -         
I_DUT.U_2.un6_count_cry_19_c     SB_CARRY     CO       Out     0.186     5.809       -         
un6_count_cry_19                 Net          -        -       0.386     -           2         
I_DUT.U_2.count_RNO_0[20]        SB_LUT4      I3       In      -         6.195       -         
I_DUT.U_2.count_RNO_0[20]        SB_LUT4      O        Out     0.465     6.660       -         
count_RNO_0[20]                  Net          -        -       1.371     -           1         
I_DUT.U_2.count_RNO[20]          SB_LUT4      I3       In      -         8.031       -         
I_DUT.U_2.count_RNO[20]          SB_LUT4      O        Out     0.465     8.497       -         
count_4[20]                      Net          -        -       1.507     -           1         
I_DUT.U_2.count[20]              SB_DFFR      D        In      -         10.004      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.159 is 5.795(57.0%) logic and 4.364(43.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.635
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.480

    - Propagation time:                      9.804
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.324

    Number of logic level(s):                21
    Starting point:                          I_DUT.U_2.count[1] / Q
    Ending point:                            I_DUT.U_2.count[20] / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
I_DUT.U_2.count[1]               SB_DFFR      Q        Out     0.796     0.796       -         
count[1]                         Net          -        -       0.834     -           3         
I_DUT.U_2.un6_count_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
I_DUT.U_2.un6_count_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un6_count_cry_1                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un6_count_cry_2                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un6_count_cry_3                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un6_count_cry_4                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un6_count_cry_5                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un6_count_cry_6                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un6_count_cry_7                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un6_count_cry_8                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un6_count_cry_9                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un6_count_cry_10                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un6_count_cry_11                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un6_count_cry_12                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un6_count_cry_13                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un6_count_cry_14                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un6_count_cry_15                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un6_count_cry_16                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un6_count_cry_17                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
I_DUT.U_2.un6_count_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un6_count_cry_18                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
I_DUT.U_2.un6_count_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un6_count_cry_19                 Net          -        -       0.386     -           2         
I_DUT.U_2.count_RNO_0[20]        SB_LUT4      I3       In      -         5.995       -         
I_DUT.U_2.count_RNO_0[20]        SB_LUT4      O        Out     0.465     6.460       -         
count_RNO_0[20]                  Net          -        -       1.371     -           1         
I_DUT.U_2.count_RNO[20]          SB_LUT4      I3       In      -         7.832       -         
I_DUT.U_2.count_RNO[20]          SB_LUT4      O        Out     0.465     8.297       -         
count_4[20]                      Net          -        -       1.507     -           1         
I_DUT.U_2.count[20]              SB_DFFR      D        In      -         9.804       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.959 is 5.609(56.3%) logic and 4.350(43.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.635
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.480

    - Propagation time:                      9.804
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.324

    Number of logic level(s):                21
    Starting point:                          I_DUT.U_2.count[0] / Q
    Ending point:                            I_DUT.U_2.count[19] / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
I_DUT.U_2.count[0]               SB_DFFR      Q        Out     0.796     0.796       -         
count[0]                         Net          -        -       0.834     -           3         
I_DUT.U_2.un6_count_cry_0_c      SB_CARRY     I0       In      -         1.630       -         
I_DUT.U_2.un6_count_cry_0_c      SB_CARRY     CO       Out     0.380     2.009       -         
un6_count_cry_0                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_1_c      SB_CARRY     CI       In      -         2.023       -         
I_DUT.U_2.un6_count_cry_1_c      SB_CARRY     CO       Out     0.186     2.209       -         
un6_count_cry_1                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     CI       In      -         2.223       -         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     CO       Out     0.186     2.409       -         
un6_count_cry_2                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CI       In      -         2.423       -         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CO       Out     0.186     2.609       -         
un6_count_cry_3                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CI       In      -         2.623       -         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CO       Out     0.186     2.809       -         
un6_count_cry_4                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CI       In      -         2.823       -         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CO       Out     0.186     3.009       -         
un6_count_cry_5                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CI       In      -         3.023       -         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CO       Out     0.186     3.209       -         
un6_count_cry_6                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CI       In      -         3.223       -         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CO       Out     0.186     3.409       -         
un6_count_cry_7                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CI       In      -         3.423       -         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CO       Out     0.186     3.609       -         
un6_count_cry_8                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CI       In      -         3.623       -         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CO       Out     0.186     3.809       -         
un6_count_cry_9                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CI       In      -         3.823       -         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CO       Out     0.186     4.009       -         
un6_count_cry_10                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CI       In      -         4.023       -         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CO       Out     0.186     4.209       -         
un6_count_cry_11                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CI       In      -         4.223       -         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CO       Out     0.186     4.409       -         
un6_count_cry_12                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CI       In      -         4.423       -         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CO       Out     0.186     4.609       -         
un6_count_cry_13                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CI       In      -         4.623       -         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CO       Out     0.186     4.809       -         
un6_count_cry_14                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CI       In      -         4.823       -         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CO       Out     0.186     5.009       -         
un6_count_cry_15                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CI       In      -         5.023       -         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CO       Out     0.186     5.209       -         
un6_count_cry_16                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CI       In      -         5.223       -         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CO       Out     0.186     5.409       -         
un6_count_cry_17                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_18_c     SB_CARRY     CI       In      -         5.423       -         
I_DUT.U_2.un6_count_cry_18_c     SB_CARRY     CO       Out     0.186     5.609       -         
un6_count_cry_18                 Net          -        -       0.386     -           2         
I_DUT.U_2.count_RNO_0[19]        SB_LUT4      I3       In      -         5.995       -         
I_DUT.U_2.count_RNO_0[19]        SB_LUT4      O        Out     0.465     6.460       -         
count_RNO_0[19]                  Net          -        -       1.371     -           1         
I_DUT.U_2.count_RNO[19]          SB_LUT4      I3       In      -         7.832       -         
I_DUT.U_2.count_RNO[19]          SB_LUT4      O        Out     0.465     8.297       -         
count_4[19]                      Net          -        -       1.507     -           1         
I_DUT.U_2.count[19]              SB_DFFR      D        In      -         9.804       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.959 is 5.609(56.3%) logic and 4.350(43.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.635
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.480

    - Propagation time:                      9.604
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.124

    Number of logic level(s):                20
    Starting point:                          I_DUT.U_2.count[2] / Q
    Ending point:                            I_DUT.U_2.count[20] / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
I_DUT.U_2.count[2]               SB_DFFR      Q        Out     0.796     0.796       -         
count[2]                         Net          -        -       0.834     -           3         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
un6_count_cry_2                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
un6_count_cry_3                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
un6_count_cry_4                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
un6_count_cry_5                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
un6_count_cry_6                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
un6_count_cry_7                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
un6_count_cry_8                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
un6_count_cry_9                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
un6_count_cry_10                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
un6_count_cry_11                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
un6_count_cry_12                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
un6_count_cry_13                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
un6_count_cry_14                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
un6_count_cry_15                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
un6_count_cry_16                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
un6_count_cry_17                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
I_DUT.U_2.un6_count_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
un6_count_cry_18                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
I_DUT.U_2.un6_count_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
un6_count_cry_19                 Net          -        -       0.386     -           2         
I_DUT.U_2.count_RNO_0[20]        SB_LUT4      I3       In      -         5.795       -         
I_DUT.U_2.count_RNO_0[20]        SB_LUT4      O        Out     0.465     6.261       -         
count_RNO_0[20]                  Net          -        -       1.371     -           1         
I_DUT.U_2.count_RNO[20]          SB_LUT4      I3       In      -         7.632       -         
I_DUT.U_2.count_RNO[20]          SB_LUT4      O        Out     0.465     8.097       -         
count_4[20]                      Net          -        -       1.507     -           1         
I_DUT.U_2.count[20]              SB_DFFR      D        In      -         9.604       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.759 is 5.423(55.6%) logic and 4.336(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.635
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.480

    - Propagation time:                      9.604
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.124

    Number of logic level(s):                20
    Starting point:                          I_DUT.U_2.count[0] / Q
    Ending point:                            I_DUT.U_2.count[18] / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
I_DUT.U_2.count[0]               SB_DFFR      Q        Out     0.796     0.796       -         
count[0]                         Net          -        -       0.834     -           3         
I_DUT.U_2.un6_count_cry_0_c      SB_CARRY     I0       In      -         1.630       -         
I_DUT.U_2.un6_count_cry_0_c      SB_CARRY     CO       Out     0.380     2.009       -         
un6_count_cry_0                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_1_c      SB_CARRY     CI       In      -         2.023       -         
I_DUT.U_2.un6_count_cry_1_c      SB_CARRY     CO       Out     0.186     2.209       -         
un6_count_cry_1                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     CI       In      -         2.223       -         
I_DUT.U_2.un6_count_cry_2_c      SB_CARRY     CO       Out     0.186     2.409       -         
un6_count_cry_2                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CI       In      -         2.423       -         
I_DUT.U_2.un6_count_cry_3_c      SB_CARRY     CO       Out     0.186     2.609       -         
un6_count_cry_3                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CI       In      -         2.623       -         
I_DUT.U_2.un6_count_cry_4_c      SB_CARRY     CO       Out     0.186     2.809       -         
un6_count_cry_4                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CI       In      -         2.823       -         
I_DUT.U_2.un6_count_cry_5_c      SB_CARRY     CO       Out     0.186     3.009       -         
un6_count_cry_5                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CI       In      -         3.023       -         
I_DUT.U_2.un6_count_cry_6_c      SB_CARRY     CO       Out     0.186     3.209       -         
un6_count_cry_6                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CI       In      -         3.223       -         
I_DUT.U_2.un6_count_cry_7_c      SB_CARRY     CO       Out     0.186     3.409       -         
un6_count_cry_7                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CI       In      -         3.423       -         
I_DUT.U_2.un6_count_cry_8_c      SB_CARRY     CO       Out     0.186     3.609       -         
un6_count_cry_8                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CI       In      -         3.623       -         
I_DUT.U_2.un6_count_cry_9_c      SB_CARRY     CO       Out     0.186     3.809       -         
un6_count_cry_9                  Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CI       In      -         3.823       -         
I_DUT.U_2.un6_count_cry_10_c     SB_CARRY     CO       Out     0.186     4.009       -         
un6_count_cry_10                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CI       In      -         4.023       -         
I_DUT.U_2.un6_count_cry_11_c     SB_CARRY     CO       Out     0.186     4.209       -         
un6_count_cry_11                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CI       In      -         4.223       -         
I_DUT.U_2.un6_count_cry_12_c     SB_CARRY     CO       Out     0.186     4.409       -         
un6_count_cry_12                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CI       In      -         4.423       -         
I_DUT.U_2.un6_count_cry_13_c     SB_CARRY     CO       Out     0.186     4.609       -         
un6_count_cry_13                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CI       In      -         4.623       -         
I_DUT.U_2.un6_count_cry_14_c     SB_CARRY     CO       Out     0.186     4.809       -         
un6_count_cry_14                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CI       In      -         4.823       -         
I_DUT.U_2.un6_count_cry_15_c     SB_CARRY     CO       Out     0.186     5.009       -         
un6_count_cry_15                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CI       In      -         5.023       -         
I_DUT.U_2.un6_count_cry_16_c     SB_CARRY     CO       Out     0.186     5.209       -         
un6_count_cry_16                 Net          -        -       0.014     -           2         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CI       In      -         5.223       -         
I_DUT.U_2.un6_count_cry_17_c     SB_CARRY     CO       Out     0.186     5.409       -         
un6_count_cry_17                 Net          -        -       0.386     -           2         
I_DUT.U_2.count_RNO_0[18]        SB_LUT4      I3       In      -         5.795       -         
I_DUT.U_2.count_RNO_0[18]        SB_LUT4      O        Out     0.465     6.261       -         
count_RNO_0[18]                  Net          -        -       1.371     -           1         
I_DUT.U_2.count_RNO[18]          SB_LUT4      I3       In      -         7.632       -         
I_DUT.U_2.count_RNO[18]          SB_LUT4      O        Out     0.465     8.097       -         
count_4[18]                      Net          -        -       1.507     -           1         
I_DUT.U_2.count[18]              SB_DFFR      D        In      -         9.604       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.759 is 5.423(55.6%) logic and 4.336(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for EC5LP 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             7 uses
SB_CARRY        22 uses
SB_DFFR         25 uses
SB_GB           1 use
SB_IO_OD        3 uses
VCC             7 uses
SB_LUT4         40 uses

I/O ports: 35
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (2%)
Total load per clock:
   EC5LP|iGCK_clk: 1

@S |Mapping Summary:
Total  LUTs: 40 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 16 14:22:48 2023

###########################################################]


Synthesis exit by 0.
Current Implementation test_Implmnt its sbt path: C:/Users/axel.amand/Desktop/bachelor/Board/icecube2/test/test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
14:27:16
