# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
![program2](https://github.com/chandru174642/Experiment--02-Implementation-of-combinational-logic-/assets/139841798/d44cdd04-4a48-4e52-a3d6-02d94043d6f0)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization
![rtl 2](https://github.com/chandru174642/Experiment--02-Implementation-of-combinational-logic-/assets/139841798/5ace5225-1221-4baf-9de6-dc22a56dec92)


## Output wave:
![wave2](https://github.com/chandru174642/Experiment--02-Implementation-of-combinational-logic-/assets/139841798/ddee9a71-aea3-486b-8980-7d71cb731d83)
TRUTH TABLE
![truth2](https://github.com/chandru174642/Experiment--02-Implementation-of-combinational-logic-/assets/139841798/81d05f25-fdc7-4646-9378-1f489738f486)


## RTL
## Timing Diagram


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
