
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a60 <.init>:
  401a60:	stp	x29, x30, [sp, #-16]!
  401a64:	mov	x29, sp
  401a68:	bl	4023ac <feof@plt+0x40c>
  401a6c:	ldp	x29, x30, [sp], #16
  401a70:	ret

Disassembly of section .plt:

0000000000401a80 <_Znam@plt-0x20>:
  401a80:	stp	x16, x30, [sp, #-16]!
  401a84:	adrp	x16, 420000 <_ZdlPvm@@Base+0x15b94>
  401a88:	ldr	x17, [x16, #4088]
  401a8c:	add	x16, x16, #0xff8
  401a90:	br	x17
  401a94:	nop
  401a98:	nop
  401a9c:	nop

0000000000401aa0 <_Znam@plt>:
  401aa0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16]
  401aa8:	add	x16, x16, #0x0
  401aac:	br	x17

0000000000401ab0 <fputs@plt>:
  401ab0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #8]
  401ab8:	add	x16, x16, #0x8
  401abc:	br	x17

0000000000401ac0 <memcpy@plt>:
  401ac0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #16]
  401ac8:	add	x16, x16, #0x10
  401acc:	br	x17

0000000000401ad0 <fread@plt>:
  401ad0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #24]
  401ad8:	add	x16, x16, #0x18
  401adc:	br	x17

0000000000401ae0 <execvp@plt>:
  401ae0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #32]
  401ae8:	add	x16, x16, #0x20
  401aec:	br	x17

0000000000401af0 <ungetc@plt>:
  401af0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #40]
  401af8:	add	x16, x16, #0x28
  401afc:	br	x17

0000000000401b00 <pipe@plt>:
  401b00:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #48]
  401b08:	add	x16, x16, #0x30
  401b0c:	br	x17

0000000000401b10 <dup2@plt>:
  401b10:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #56]
  401b18:	add	x16, x16, #0x38
  401b1c:	br	x17

0000000000401b20 <_ZSt9terminatev@plt>:
  401b20:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #64]
  401b28:	add	x16, x16, #0x40
  401b2c:	br	x17

0000000000401b30 <isalnum@plt>:
  401b30:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #72]
  401b38:	add	x16, x16, #0x48
  401b3c:	br	x17

0000000000401b40 <strlen@plt>:
  401b40:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #80]
  401b48:	add	x16, x16, #0x50
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #88]
  401b58:	add	x16, x16, #0x58
  401b5c:	br	x17

0000000000401b60 <__cxa_begin_catch@plt>:
  401b60:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #96]
  401b68:	add	x16, x16, #0x60
  401b6c:	br	x17

0000000000401b70 <putc@plt>:
  401b70:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #104]
  401b78:	add	x16, x16, #0x68
  401b7c:	br	x17

0000000000401b80 <open@plt>:
  401b80:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #112]
  401b88:	add	x16, x16, #0x70
  401b8c:	br	x17

0000000000401b90 <islower@plt>:
  401b90:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #120]
  401b98:	add	x16, x16, #0x78
  401b9c:	br	x17

0000000000401ba0 <fclose@plt>:
  401ba0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #128]
  401ba8:	add	x16, x16, #0x80
  401bac:	br	x17

0000000000401bb0 <isspace@plt>:
  401bb0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #136]
  401bb8:	add	x16, x16, #0x88
  401bbc:	br	x17

0000000000401bc0 <memcmp@plt>:
  401bc0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #144]
  401bc8:	add	x16, x16, #0x90
  401bcc:	br	x17

0000000000401bd0 <strtol@plt>:
  401bd0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #152]
  401bd8:	add	x16, x16, #0x98
  401bdc:	br	x17

0000000000401be0 <free@plt>:
  401be0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #160]
  401be8:	add	x16, x16, #0xa0
  401bec:	br	x17

0000000000401bf0 <memset@plt>:
  401bf0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #168]
  401bf8:	add	x16, x16, #0xa8
  401bfc:	br	x17

0000000000401c00 <strchr@plt>:
  401c00:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #176]
  401c08:	add	x16, x16, #0xb0
  401c0c:	br	x17

0000000000401c10 <realloc@plt>:
  401c10:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #184]
  401c18:	add	x16, x16, #0xb8
  401c1c:	br	x17

0000000000401c20 <wait@plt>:
  401c20:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #192]
  401c28:	add	x16, x16, #0xc0
  401c2c:	br	x17

0000000000401c30 <_exit@plt>:
  401c30:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #200]
  401c38:	add	x16, x16, #0xc8
  401c3c:	br	x17

0000000000401c40 <read@plt>:
  401c40:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #208]
  401c48:	add	x16, x16, #0xd0
  401c4c:	br	x17

0000000000401c50 <strerror@plt>:
  401c50:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #216]
  401c58:	add	x16, x16, #0xd8
  401c5c:	br	x17

0000000000401c60 <strcpy@plt>:
  401c60:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #224]
  401c68:	add	x16, x16, #0xe0
  401c6c:	br	x17

0000000000401c70 <strtok@plt>:
  401c70:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #232]
  401c78:	add	x16, x16, #0xe8
  401c7c:	br	x17

0000000000401c80 <sprintf@plt>:
  401c80:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #240]
  401c88:	add	x16, x16, #0xf0
  401c8c:	br	x17

0000000000401c90 <isxdigit@plt>:
  401c90:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #248]
  401c98:	add	x16, x16, #0xf8
  401c9c:	br	x17

0000000000401ca0 <creat@plt>:
  401ca0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #256]
  401ca8:	add	x16, x16, #0x100
  401cac:	br	x17

0000000000401cb0 <unlink@plt>:
  401cb0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #264]
  401cb8:	add	x16, x16, #0x108
  401cbc:	br	x17

0000000000401cc0 <putchar@plt>:
  401cc0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #272]
  401cc8:	add	x16, x16, #0x110
  401ccc:	br	x17

0000000000401cd0 <atoi@plt>:
  401cd0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #280]
  401cd8:	add	x16, x16, #0x118
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #288]
  401ce8:	add	x16, x16, #0x120
  401cec:	br	x17

0000000000401cf0 <memchr@plt>:
  401cf0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #296]
  401cf8:	add	x16, x16, #0x128
  401cfc:	br	x17

0000000000401d00 <mkstemp@plt>:
  401d00:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #304]
  401d08:	add	x16, x16, #0x130
  401d0c:	br	x17

0000000000401d10 <getpid@plt>:
  401d10:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #312]
  401d18:	add	x16, x16, #0x138
  401d1c:	br	x17

0000000000401d20 <isgraph@plt>:
  401d20:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #320]
  401d28:	add	x16, x16, #0x140
  401d2c:	br	x17

0000000000401d30 <getc@plt>:
  401d30:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #328]
  401d38:	add	x16, x16, #0x148
  401d3c:	br	x17

0000000000401d40 <strncmp@plt>:
  401d40:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #336]
  401d48:	add	x16, x16, #0x150
  401d4c:	br	x17

0000000000401d50 <isprint@plt>:
  401d50:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #344]
  401d58:	add	x16, x16, #0x158
  401d5c:	br	x17

0000000000401d60 <isupper@plt>:
  401d60:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #352]
  401d68:	add	x16, x16, #0x160
  401d6c:	br	x17

0000000000401d70 <fputc@plt>:
  401d70:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #360]
  401d78:	add	x16, x16, #0x168
  401d7c:	br	x17

0000000000401d80 <fgets_unlocked@plt>:
  401d80:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #368]
  401d88:	add	x16, x16, #0x170
  401d8c:	br	x17

0000000000401d90 <__isoc99_sscanf@plt>:
  401d90:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #376]
  401d98:	add	x16, x16, #0x178
  401d9c:	br	x17

0000000000401da0 <__cxa_atexit@plt>:
  401da0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401da4:	ldr	x17, [x16, #384]
  401da8:	add	x16, x16, #0x180
  401dac:	br	x17

0000000000401db0 <fflush@plt>:
  401db0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401db4:	ldr	x17, [x16, #392]
  401db8:	add	x16, x16, #0x188
  401dbc:	br	x17

0000000000401dc0 <pathconf@plt>:
  401dc0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401dc4:	ldr	x17, [x16, #400]
  401dc8:	add	x16, x16, #0x190
  401dcc:	br	x17

0000000000401dd0 <isalpha@plt>:
  401dd0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401dd4:	ldr	x17, [x16, #408]
  401dd8:	add	x16, x16, #0x198
  401ddc:	br	x17

0000000000401de0 <_ZdaPv@plt>:
  401de0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401de4:	ldr	x17, [x16, #416]
  401de8:	add	x16, x16, #0x1a0
  401dec:	br	x17

0000000000401df0 <__errno_location@plt>:
  401df0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401df4:	ldr	x17, [x16, #424]
  401df8:	add	x16, x16, #0x1a8
  401dfc:	br	x17

0000000000401e00 <dup@plt>:
  401e00:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e04:	ldr	x17, [x16, #432]
  401e08:	add	x16, x16, #0x1b0
  401e0c:	br	x17

0000000000401e10 <mkdir@plt>:
  401e10:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e14:	ldr	x17, [x16, #440]
  401e18:	add	x16, x16, #0x1b8
  401e1c:	br	x17

0000000000401e20 <vsnprintf@plt>:
  401e20:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e24:	ldr	x17, [x16, #448]
  401e28:	add	x16, x16, #0x1c0
  401e2c:	br	x17

0000000000401e30 <fork@plt>:
  401e30:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e34:	ldr	x17, [x16, #456]
  401e38:	add	x16, x16, #0x1c8
  401e3c:	br	x17

0000000000401e40 <system@plt>:
  401e40:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e44:	ldr	x17, [x16, #464]
  401e48:	add	x16, x16, #0x1d0
  401e4c:	br	x17

0000000000401e50 <wcwidth@plt>:
  401e50:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e54:	ldr	x17, [x16, #472]
  401e58:	add	x16, x16, #0x1d8
  401e5c:	br	x17

0000000000401e60 <fopen@plt>:
  401e60:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e64:	ldr	x17, [x16, #480]
  401e68:	add	x16, x16, #0x1e0
  401e6c:	br	x17

0000000000401e70 <close@plt>:
  401e70:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e74:	ldr	x17, [x16, #488]
  401e78:	add	x16, x16, #0x1e8
  401e7c:	br	x17

0000000000401e80 <strcmp@plt>:
  401e80:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e84:	ldr	x17, [x16, #496]
  401e88:	add	x16, x16, #0x1f0
  401e8c:	br	x17

0000000000401e90 <isdigit@plt>:
  401e90:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401e94:	ldr	x17, [x16, #504]
  401e98:	add	x16, x16, #0x1f8
  401e9c:	br	x17

0000000000401ea0 <write@plt>:
  401ea0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ea4:	ldr	x17, [x16, #512]
  401ea8:	add	x16, x16, #0x200
  401eac:	br	x17

0000000000401eb0 <malloc@plt>:
  401eb0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401eb4:	ldr	x17, [x16, #520]
  401eb8:	add	x16, x16, #0x208
  401ebc:	br	x17

0000000000401ec0 <ispunct@plt>:
  401ec0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ec4:	ldr	x17, [x16, #528]
  401ec8:	add	x16, x16, #0x210
  401ecc:	br	x17

0000000000401ed0 <iscntrl@plt>:
  401ed0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ed4:	ldr	x17, [x16, #536]
  401ed8:	add	x16, x16, #0x218
  401edc:	br	x17

0000000000401ee0 <abort@plt>:
  401ee0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ee4:	ldr	x17, [x16, #544]
  401ee8:	add	x16, x16, #0x220
  401eec:	br	x17

0000000000401ef0 <getenv@plt>:
  401ef0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401ef4:	ldr	x17, [x16, #552]
  401ef8:	add	x16, x16, #0x228
  401efc:	br	x17

0000000000401f00 <strcasecmp@plt>:
  401f00:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f04:	ldr	x17, [x16, #560]
  401f08:	add	x16, x16, #0x230
  401f0c:	br	x17

0000000000401f10 <__gxx_personality_v0@plt>:
  401f10:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f14:	ldr	x17, [x16, #568]
  401f18:	add	x16, x16, #0x238
  401f1c:	br	x17

0000000000401f20 <tan@plt>:
  401f20:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f24:	ldr	x17, [x16, #576]
  401f28:	add	x16, x16, #0x240
  401f2c:	br	x17

0000000000401f30 <exit@plt>:
  401f30:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f34:	ldr	x17, [x16, #584]
  401f38:	add	x16, x16, #0x248
  401f3c:	br	x17

0000000000401f40 <fwrite@plt>:
  401f40:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f44:	ldr	x17, [x16, #592]
  401f48:	add	x16, x16, #0x250
  401f4c:	br	x17

0000000000401f50 <_Unwind_Resume@plt>:
  401f50:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f54:	ldr	x17, [x16, #600]
  401f58:	add	x16, x16, #0x258
  401f5c:	br	x17

0000000000401f60 <fdopen@plt>:
  401f60:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f64:	ldr	x17, [x16, #608]
  401f68:	add	x16, x16, #0x260
  401f6c:	br	x17

0000000000401f70 <__gmon_start__@plt>:
  401f70:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f74:	ldr	x17, [x16, #616]
  401f78:	add	x16, x16, #0x268
  401f7c:	br	x17

0000000000401f80 <strcat@plt>:
  401f80:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f84:	ldr	x17, [x16, #624]
  401f88:	add	x16, x16, #0x270
  401f8c:	br	x17

0000000000401f90 <printf@plt>:
  401f90:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401f94:	ldr	x17, [x16, #632]
  401f98:	add	x16, x16, #0x278
  401f9c:	br	x17

0000000000401fa0 <feof@plt>:
  401fa0:	adrp	x16, 421000 <_Znam@GLIBCXX_3.4>
  401fa4:	ldr	x17, [x16, #640]
  401fa8:	add	x16, x16, #0x280
  401fac:	br	x17

Disassembly of section .text:

0000000000401fb0 <_Znwm@@Base-0x8420>:
  401fb0:	stp	x29, x30, [sp, #-16]!
  401fb4:	mov	x29, sp
  401fb8:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fbc:	add	x0, x0, #0xf08
  401fc0:	bl	40a484 <_ZdlPvm@@Base+0x18>
  401fc4:	ldp	x29, x30, [sp], #16
  401fc8:	ret
  401fcc:	stp	x29, x30, [sp, #-32]!
  401fd0:	str	x19, [sp, #16]
  401fd4:	mov	x29, sp
  401fd8:	adrp	x19, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fdc:	add	x19, x19, #0xf10
  401fe0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  401fe4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  401fe8:	add	x1, x1, #0x410
  401fec:	add	x2, x2, #0x420
  401ff0:	mov	x0, x19
  401ff4:	mov	w3, wzr
  401ff8:	mov	w4, wzr
  401ffc:	bl	40a7ec <_ZdlPvm@@Base+0x380>
  402000:	adrp	x0, 40a000 <feof@plt+0x8060>
  402004:	adrp	x2, 421000 <_Znam@GLIBCXX_3.4>
  402008:	add	x0, x0, #0x988
  40200c:	add	x2, x2, #0x290
  402010:	mov	x1, x19
  402014:	bl	401da0 <__cxa_atexit@plt>
  402018:	ldr	x19, [sp, #16]
  40201c:	ldp	x29, x30, [sp], #32
  402020:	ret
  402024:	stp	x29, x30, [sp, #-32]!
  402028:	str	x19, [sp, #16]
  40202c:	adrp	x19, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402030:	add	x19, x19, #0xf68
  402034:	mov	x0, x19
  402038:	mov	x29, sp
  40203c:	bl	402f50 <feof@plt+0xfb0>
  402040:	adrp	x0, 402000 <feof@plt+0x60>
  402044:	adrp	x2, 421000 <_Znam@GLIBCXX_3.4>
  402048:	add	x0, x0, #0xf5c
  40204c:	add	x2, x2, #0x290
  402050:	mov	x1, x19
  402054:	bl	401da0 <__cxa_atexit@plt>
  402058:	ldr	x19, [sp, #16]
  40205c:	ldp	x29, x30, [sp], #32
  402060:	ret
  402064:	stp	x29, x30, [sp, #-32]!
  402068:	str	x19, [sp, #16]
  40206c:	adrp	x19, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402070:	add	x19, x19, #0xfa0
  402074:	mov	x0, x19
  402078:	mov	x29, sp
  40207c:	bl	402860 <feof@plt+0x8c0>
  402080:	adrp	x0, 402000 <feof@plt+0x60>
  402084:	adrp	x2, 421000 <_Znam@GLIBCXX_3.4>
  402088:	add	x0, x0, #0x868
  40208c:	add	x2, x2, #0x290
  402090:	mov	x1, x19
  402094:	bl	401da0 <__cxa_atexit@plt>
  402098:	ldr	x19, [sp, #16]
  40209c:	ldp	x29, x30, [sp], #32
  4020a0:	ret
  4020a4:	stp	x29, x30, [sp, #-16]!
  4020a8:	mov	x29, sp
  4020ac:	bl	401fb0 <feof@plt+0x10>
  4020b0:	bl	401fcc <feof@plt+0x2c>
  4020b4:	bl	402024 <feof@plt+0x84>
  4020b8:	bl	402064 <feof@plt+0xc4>
  4020bc:	ldp	x29, x30, [sp], #16
  4020c0:	ret
  4020c4:	stp	x29, x30, [sp, #-16]!
  4020c8:	mov	x29, sp
  4020cc:	bl	404f58 <feof@plt+0x2fb8>
  4020d0:	ldp	x29, x30, [sp], #16
  4020d4:	ret
  4020d8:	stp	x29, x30, [sp, #-16]!
  4020dc:	mov	x29, sp
  4020e0:	bl	4020c4 <feof@plt+0x124>
  4020e4:	ldp	x29, x30, [sp], #16
  4020e8:	ret
  4020ec:	stp	x29, x30, [sp, #-16]!
  4020f0:	mov	x29, sp
  4020f4:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4020f8:	add	x0, x0, #0xfe8
  4020fc:	bl	40c05c <_ZdlPvm@@Base+0x1bf0>
  402100:	ldp	x29, x30, [sp], #16
  402104:	ret
  402108:	stp	x29, x30, [sp, #-16]!
  40210c:	mov	x29, sp
  402110:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402114:	add	x0, x0, #0xfe9
  402118:	bl	40a484 <_ZdlPvm@@Base+0x18>
  40211c:	ldp	x29, x30, [sp], #16
  402120:	ret
  402124:	stp	x29, x30, [sp, #-16]!
  402128:	mov	x29, sp
  40212c:	bl	4020ec <feof@plt+0x14c>
  402130:	bl	402108 <feof@plt+0x168>
  402134:	ldp	x29, x30, [sp], #16
  402138:	ret
  40213c:	stp	x29, x30, [sp, #-32]!
  402140:	str	x19, [sp, #16]
  402144:	mov	x29, sp
  402148:	adrp	x19, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40214c:	add	x19, x19, #0xff0
  402150:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  402154:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  402158:	add	x1, x1, #0x410
  40215c:	add	x2, x2, #0x420
  402160:	mov	x0, x19
  402164:	mov	w3, wzr
  402168:	mov	w4, wzr
  40216c:	bl	40a7ec <_ZdlPvm@@Base+0x380>
  402170:	adrp	x0, 40a000 <feof@plt+0x8060>
  402174:	adrp	x2, 421000 <_Znam@GLIBCXX_3.4>
  402178:	add	x0, x0, #0x988
  40217c:	add	x2, x2, #0x290
  402180:	mov	x1, x19
  402184:	bl	401da0 <__cxa_atexit@plt>
  402188:	ldr	x19, [sp, #16]
  40218c:	ldp	x29, x30, [sp], #32
  402190:	ret
  402194:	stp	x29, x30, [sp, #-16]!
  402198:	mov	x29, sp
  40219c:	bl	40213c <feof@plt+0x19c>
  4021a0:	ldp	x29, x30, [sp], #16
  4021a4:	ret
  4021a8:	stp	x29, x30, [sp, #-32]!
  4021ac:	str	x19, [sp, #16]
  4021b0:	mov	x29, sp
  4021b4:	adrp	x19, 423000 <stderr@@GLIBC_2.17+0x108>
  4021b8:	add	x19, x19, #0xa0
  4021bc:	mov	x0, x19
  4021c0:	bl	409254 <feof@plt+0x72b4>
  4021c4:	adrp	x0, 409000 <feof@plt+0x7060>
  4021c8:	adrp	x2, 421000 <_Znam@GLIBCXX_3.4>
  4021cc:	add	x0, x0, #0x2ac
  4021d0:	add	x2, x2, #0x290
  4021d4:	mov	x1, x19
  4021d8:	bl	401da0 <__cxa_atexit@plt>
  4021dc:	ldr	x19, [sp, #16]
  4021e0:	ldp	x29, x30, [sp], #32
  4021e4:	ret
  4021e8:	stp	x29, x30, [sp, #-16]!
  4021ec:	mov	x29, sp
  4021f0:	bl	4096d0 <feof@plt+0x7730>
  4021f4:	ldp	x29, x30, [sp], #16
  4021f8:	ret
  4021fc:	stp	x29, x30, [sp, #-16]!
  402200:	mov	x29, sp
  402204:	bl	4021a8 <feof@plt+0x208>
  402208:	bl	4021e8 <feof@plt+0x248>
  40220c:	ldp	x29, x30, [sp], #16
  402210:	ret
  402214:	stp	x29, x30, [sp, #-32]!
  402218:	str	x19, [sp, #16]
  40221c:	mov	x29, sp
  402220:	adrp	x19, 423000 <stderr@@GLIBC_2.17+0x108>
  402224:	add	x19, x19, #0xe0
  402228:	mov	x0, x19
  40222c:	bl	40a05c <feof@plt+0x80bc>
  402230:	adrp	x0, 40a000 <feof@plt+0x8060>
  402234:	adrp	x2, 421000 <_Znam@GLIBCXX_3.4>
  402238:	add	x0, x0, #0xc4
  40223c:	add	x2, x2, #0x290
  402240:	mov	x1, x19
  402244:	bl	401da0 <__cxa_atexit@plt>
  402248:	ldr	x19, [sp, #16]
  40224c:	ldp	x29, x30, [sp], #32
  402250:	ret
  402254:	stp	x29, x30, [sp, #-16]!
  402258:	mov	x29, sp
  40225c:	bl	402214 <feof@plt+0x274>
  402260:	ldp	x29, x30, [sp], #16
  402264:	ret
  402268:	stp	x29, x30, [sp, #-16]!
  40226c:	mov	x29, sp
  402270:	bl	40a484 <_ZdlPvm@@Base+0x18>
  402274:	ldp	x29, x30, [sp], #16
  402278:	ret
  40227c:	stp	x29, x30, [sp, #-16]!
  402280:	mov	x29, sp
  402284:	bl	402268 <feof@plt+0x2c8>
  402288:	ldp	x29, x30, [sp], #16
  40228c:	ret
  402290:	stp	x29, x30, [sp, #-16]!
  402294:	mov	x29, sp
  402298:	bl	40b9d0 <_ZdlPvm@@Base+0x1564>
  40229c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0xb94>
  4022a0:	adrp	x1, 424000 <stderr@@GLIBC_2.17+0x1108>
  4022a4:	adrp	x2, 421000 <_Znam@GLIBCXX_3.4>
  4022a8:	add	x0, x0, #0xaf4
  4022ac:	add	x1, x1, #0x514
  4022b0:	add	x2, x2, #0x290
  4022b4:	bl	401da0 <__cxa_atexit@plt>
  4022b8:	ldp	x29, x30, [sp], #16
  4022bc:	ret
  4022c0:	stp	x29, x30, [sp, #-16]!
  4022c4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0xb94>
  4022c8:	adrp	x1, 424000 <stderr@@GLIBC_2.17+0x1108>
  4022cc:	adrp	x2, 421000 <_Znam@GLIBCXX_3.4>
  4022d0:	add	x0, x0, #0xbbc
  4022d4:	add	x1, x1, #0x520
  4022d8:	add	x2, x2, #0x290
  4022dc:	mov	x29, sp
  4022e0:	bl	401da0 <__cxa_atexit@plt>
  4022e4:	ldp	x29, x30, [sp], #16
  4022e8:	ret
  4022ec:	stp	x29, x30, [sp, #-16]!
  4022f0:	mov	x29, sp
  4022f4:	bl	402290 <feof@plt+0x2f0>
  4022f8:	bl	4022c0 <feof@plt+0x320>
  4022fc:	ldp	x29, x30, [sp], #16
  402300:	ret
  402304:	stp	x29, x30, [sp, #-16]!
  402308:	mov	x29, sp
  40230c:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x1108>
  402310:	add	x0, x0, #0x521
  402314:	bl	40c05c <_ZdlPvm@@Base+0x1bf0>
  402318:	ldp	x29, x30, [sp], #16
  40231c:	ret
  402320:	stp	x29, x30, [sp, #-16]!
  402324:	mov	x29, sp
  402328:	bl	402304 <feof@plt+0x364>
  40232c:	ldp	x29, x30, [sp], #16
  402330:	ret
  402334:	stp	x29, x30, [sp, #-16]!
  402338:	mov	x29, sp
  40233c:	bl	40c05c <_ZdlPvm@@Base+0x1bf0>
  402340:	ldp	x29, x30, [sp], #16
  402344:	ret
  402348:	stp	x29, x30, [sp, #-16]!
  40234c:	mov	x29, sp
  402350:	bl	402334 <feof@plt+0x394>
  402354:	ldp	x29, x30, [sp], #16
  402358:	ret
  40235c:	mov	x29, #0x0                   	// #0
  402360:	mov	x30, #0x0                   	// #0
  402364:	mov	x5, x0
  402368:	ldr	x1, [sp]
  40236c:	add	x2, sp, #0x8
  402370:	mov	x6, sp
  402374:	movz	x0, #0x0, lsl #48
  402378:	movk	x0, #0x0, lsl #32
  40237c:	movk	x0, #0x40, lsl #16
  402380:	movk	x0, #0x3be8
  402384:	movz	x3, #0x0, lsl #48
  402388:	movk	x3, #0x0, lsl #32
  40238c:	movk	x3, #0x40, lsl #16
  402390:	movk	x3, #0xc280
  402394:	movz	x4, #0x0, lsl #48
  402398:	movk	x4, #0x0, lsl #32
  40239c:	movk	x4, #0x40, lsl #16
  4023a0:	movk	x4, #0xc300
  4023a4:	bl	401ce0 <__libc_start_main@plt>
  4023a8:	bl	401ee0 <abort@plt>
  4023ac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x15b94>
  4023b0:	ldr	x0, [x0, #4064]
  4023b4:	cbz	x0, 4023bc <feof@plt+0x41c>
  4023b8:	b	401f70 <__gmon_start__@plt>
  4023bc:	ret
  4023c0:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4023c4:	add	x0, x0, #0xee8
  4023c8:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4023cc:	add	x1, x1, #0xee8
  4023d0:	cmp	x1, x0
  4023d4:	b.eq	4023ec <feof@plt+0x44c>  // b.none
  4023d8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4023dc:	ldr	x1, [x1, #800]
  4023e0:	cbz	x1, 4023ec <feof@plt+0x44c>
  4023e4:	mov	x16, x1
  4023e8:	br	x16
  4023ec:	ret
  4023f0:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4023f4:	add	x0, x0, #0xee8
  4023f8:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4023fc:	add	x1, x1, #0xee8
  402400:	sub	x1, x1, x0
  402404:	lsr	x2, x1, #63
  402408:	add	x1, x2, x1, asr #3
  40240c:	cmp	xzr, x1, asr #1
  402410:	asr	x1, x1, #1
  402414:	b.eq	40242c <feof@plt+0x48c>  // b.none
  402418:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  40241c:	ldr	x2, [x2, #808]
  402420:	cbz	x2, 40242c <feof@plt+0x48c>
  402424:	mov	x16, x2
  402428:	br	x16
  40242c:	ret
  402430:	stp	x29, x30, [sp, #-32]!
  402434:	mov	x29, sp
  402438:	str	x19, [sp, #16]
  40243c:	adrp	x19, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402440:	ldrb	w0, [x19, #3840]
  402444:	cbnz	w0, 402454 <feof@plt+0x4b4>
  402448:	bl	4023c0 <feof@plt+0x420>
  40244c:	mov	w0, #0x1                   	// #1
  402450:	strb	w0, [x19, #3840]
  402454:	ldr	x19, [sp, #16]
  402458:	ldp	x29, x30, [sp], #32
  40245c:	ret
  402460:	b	4023f0 <feof@plt+0x450>
  402464:	sub	sp, sp, #0x30
  402468:	stp	x29, x30, [sp, #32]
  40246c:	add	x29, sp, #0x20
  402470:	mov	x1, x0
  402474:	add	x0, sp, #0x10
  402478:	bl	404f80 <feof@plt+0x2fe0>
  40247c:	bl	401df0 <__errno_location@plt>
  402480:	ldr	w0, [x0]
  402484:	bl	401c50 <strerror@plt>
  402488:	mov	x1, x0
  40248c:	mov	x0, sp
  402490:	bl	404f80 <feof@plt+0x2fe0>
  402494:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  402498:	adrp	x3, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40249c:	add	x0, x0, #0x642
  4024a0:	add	x3, x3, #0xfc8
  4024a4:	add	x1, sp, #0x10
  4024a8:	mov	x2, sp
  4024ac:	bl	4052a8 <feof@plt+0x3308>
  4024b0:	ldp	x29, x30, [sp, #32]
  4024b4:	add	sp, sp, #0x30
  4024b8:	ret
  4024bc:	stp	x29, x30, [sp, #-80]!
  4024c0:	stp	x26, x25, [sp, #16]
  4024c4:	stp	x24, x23, [sp, #32]
  4024c8:	stp	x22, x21, [sp, #48]
  4024cc:	stp	x20, x19, [sp, #64]
  4024d0:	mov	x29, sp
  4024d4:	cbz	x0, 4025e8 <feof@plt+0x648>
  4024d8:	adrp	x23, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4024dc:	ldr	x8, [x23, #3872]
  4024e0:	mov	x19, x0
  4024e4:	cbnz	x8, 40250c <feof@plt+0x56c>
  4024e8:	mov	w0, #0x80                  	// #128
  4024ec:	mov	w20, #0x80                  	// #128
  4024f0:	bl	401aa0 <_Znam@plt>
  4024f4:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4024f8:	str	x0, [x23, #3872]
  4024fc:	str	w20, [x8, #3880]
  402500:	b	40250c <feof@plt+0x56c>
  402504:	mov	w8, wzr
  402508:	cbnz	w8, 402544 <feof@plt+0x5a4>
  40250c:	mov	x0, x19
  402510:	bl	401d30 <getc@plt>
  402514:	cmn	w0, #0x1
  402518:	b.eq	40253c <feof@plt+0x59c>  // b.none
  40251c:	cmp	w0, #0x9
  402520:	b.eq	402504 <feof@plt+0x564>  // b.none
  402524:	cmp	w0, #0x20
  402528:	b.eq	402504 <feof@plt+0x564>  // b.none
  40252c:	mov	x1, x19
  402530:	bl	401af0 <ungetc@plt>
  402534:	mov	w8, #0x2                   	// #2
  402538:	b	402508 <feof@plt+0x568>
  40253c:	mov	w8, #0x1                   	// #1
  402540:	b	402508 <feof@plt+0x568>
  402544:	cmp	w8, #0x2
  402548:	b.ne	4025e4 <feof@plt+0x644>  // b.any
  40254c:	mov	w24, wzr
  402550:	adrp	x25, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402554:	b	40257c <feof@plt+0x5dc>
  402558:	ldr	w8, [x25, #3880]
  40255c:	lsl	w8, w8, #1
  402560:	str	w8, [x25, #3880]
  402564:	ldr	x9, [x23, #3872]
  402568:	cmp	w20, #0xa
  40256c:	cset	w8, ne  // ne = any
  402570:	strb	w20, [x9, w24, sxtw]
  402574:	csel	w24, w24, w26, eq  // eq = none
  402578:	tbz	w8, #0, 4025d4 <feof@plt+0x634>
  40257c:	mov	x0, x19
  402580:	bl	401d30 <getc@plt>
  402584:	cmn	w0, #0x1
  402588:	b.eq	4025cc <feof@plt+0x62c>  // b.none
  40258c:	ldrsw	x22, [x25, #3880]
  402590:	add	w26, w24, #0x1
  402594:	mov	w20, w0
  402598:	cmp	w26, w22
  40259c:	b.lt	402564 <feof@plt+0x5c4>  // b.tstop
  4025a0:	ldr	x21, [x23, #3872]
  4025a4:	lsl	x0, x22, #1
  4025a8:	bl	401aa0 <_Znam@plt>
  4025ac:	mov	x1, x21
  4025b0:	mov	x2, x22
  4025b4:	str	x0, [x23, #3872]
  4025b8:	bl	401ac0 <memcpy@plt>
  4025bc:	cbz	x21, 402558 <feof@plt+0x5b8>
  4025c0:	mov	x0, x21
  4025c4:	bl	401de0 <_ZdaPv@plt>
  4025c8:	b	402558 <feof@plt+0x5b8>
  4025cc:	mov	w8, wzr
  4025d0:	tbnz	w8, #0, 40257c <feof@plt+0x5dc>
  4025d4:	ldr	x8, [x23, #3872]
  4025d8:	mov	w0, #0x1                   	// #1
  4025dc:	strb	wzr, [x8, w24, sxtw]
  4025e0:	b	4025e8 <feof@plt+0x648>
  4025e4:	mov	w0, wzr
  4025e8:	ldp	x20, x19, [sp, #64]
  4025ec:	ldp	x22, x21, [sp, #48]
  4025f0:	ldp	x24, x23, [sp, #32]
  4025f4:	ldp	x26, x25, [sp, #16]
  4025f8:	ldp	x29, x30, [sp], #80
  4025fc:	ret
  402600:	stp	x29, x30, [sp, #-64]!
  402604:	str	x23, [sp, #16]
  402608:	stp	x22, x21, [sp, #32]
  40260c:	stp	x20, x19, [sp, #48]
  402610:	mov	x29, sp
  402614:	mov	x21, x0
  402618:	mov	w0, #0x2                   	// #2
  40261c:	mov	w22, w1
  402620:	bl	401e00 <dup@plt>
  402624:	mov	w19, w0
  402628:	mov	w0, #0x1                   	// #1
  40262c:	bl	401e00 <dup@plt>
  402630:	mov	w20, w0
  402634:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  402638:	add	x0, x0, #0x466
  40263c:	mov	w1, #0x1                   	// #1
  402640:	mov	w2, #0x1b6                 	// #438
  402644:	bl	401b80 <open@plt>
  402648:	cmp	w19, #0x3
  40264c:	mov	w23, w0
  402650:	b.lt	402668 <feof@plt+0x6c8>  // b.tstop
  402654:	cmp	w23, #0x3
  402658:	b.lt	402668 <feof@plt+0x6c8>  // b.tstop
  40265c:	mov	w1, #0x2                   	// #2
  402660:	mov	w0, w23
  402664:	bl	401b10 <dup2@plt>
  402668:	cbz	w22, 402688 <feof@plt+0x6e8>
  40266c:	cmp	w20, #0x2
  402670:	b.lt	402688 <feof@plt+0x6e8>  // b.tstop
  402674:	cmp	w23, #0x2
  402678:	b.lt	402688 <feof@plt+0x6e8>  // b.tstop
  40267c:	mov	w1, #0x1                   	// #1
  402680:	mov	w0, w23
  402684:	bl	401b10 <dup2@plt>
  402688:	tbnz	w23, #31, 402694 <feof@plt+0x6f4>
  40268c:	mov	w0, w23
  402690:	bl	401e70 <close@plt>
  402694:	mov	x0, x21
  402698:	bl	401e40 <system@plt>
  40269c:	mov	w23, w0
  4026a0:	mov	w1, #0x2                   	// #2
  4026a4:	mov	w0, w19
  4026a8:	bl	401b10 <dup2@plt>
  4026ac:	cbz	w22, 4026bc <feof@plt+0x71c>
  4026b0:	mov	w1, #0x1                   	// #1
  4026b4:	mov	w0, w20
  4026b8:	bl	401b10 <dup2@plt>
  4026bc:	cbnz	w23, 4026e4 <feof@plt+0x744>
  4026c0:	mov	w0, w19
  4026c4:	bl	401e70 <close@plt>
  4026c8:	mov	w0, w20
  4026cc:	bl	401e70 <close@plt>
  4026d0:	ldp	x20, x19, [sp, #48]
  4026d4:	ldp	x22, x21, [sp, #32]
  4026d8:	ldr	x23, [sp, #16]
  4026dc:	ldp	x29, x30, [sp], #64
  4026e0:	ret
  4026e4:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4026e8:	cmn	w23, #0x1
  4026ec:	b.ne	402708 <feof@plt+0x768>  // b.any
  4026f0:	ldr	x0, [x8, #3832]
  4026f4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4026f8:	add	x1, x1, #0x470
  4026fc:	mov	x2, x21
  402700:	bl	401b50 <fprintf@plt>
  402704:	b	4026c0 <feof@plt+0x720>
  402708:	ldr	x0, [x8, #3832]
  40270c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  402710:	add	x1, x1, #0x485
  402714:	mov	x2, x21
  402718:	mov	w3, w23
  40271c:	bl	401b50 <fprintf@plt>
  402720:	b	4026c0 <feof@plt+0x720>
  402724:	sub	sp, sp, #0x150
  402728:	stp	x29, x30, [sp, #256]
  40272c:	stp	x28, x25, [sp, #272]
  402730:	stp	x24, x23, [sp, #288]
  402734:	stp	x22, x21, [sp, #304]
  402738:	stp	x20, x19, [sp, #320]
  40273c:	add	x29, sp, #0x100
  402740:	mov	x19, x0
  402744:	mov	w0, #0x64                  	// #100
  402748:	stp	x1, x2, [x29, #-120]
  40274c:	stp	x3, x4, [x29, #-104]
  402750:	stp	x5, x6, [x29, #-88]
  402754:	stur	x7, [x29, #-72]
  402758:	stp	q0, q1, [sp]
  40275c:	stp	q2, q3, [sp, #32]
  402760:	stp	q4, q5, [sp, #64]
  402764:	stp	q6, q7, [sp, #96]
  402768:	bl	401eb0 <malloc@plt>
  40276c:	cbz	x0, 40280c <feof@plt+0x86c>
  402770:	sub	x8, x29, #0x78
  402774:	mov	x23, #0xffffffffffffffc8    	// #-56
  402778:	mov	x9, sp
  40277c:	mov	w21, #0x64                  	// #100
  402780:	add	x22, x29, #0x50
  402784:	movk	x23, #0xff80, lsl #32
  402788:	add	x24, x8, #0x38
  40278c:	add	x25, x9, #0x80
  402790:	b	4027a8 <feof@plt+0x808>
  402794:	lsl	w21, w21, #1
  402798:	sxtw	x1, w21
  40279c:	mov	x0, x20
  4027a0:	bl	401c10 <realloc@plt>
  4027a4:	cbz	x0, 402804 <feof@plt+0x864>
  4027a8:	stp	x22, x24, [x29, #-32]
  4027ac:	stp	x25, x23, [x29, #-16]
  4027b0:	ldp	q0, q1, [x29, #-32]
  4027b4:	mov	w1, w21
  4027b8:	sub	x3, x29, #0x40
  4027bc:	mov	x2, x19
  4027c0:	mov	x20, x0
  4027c4:	stp	q0, q1, [x29, #-64]
  4027c8:	bl	401e20 <vsnprintf@plt>
  4027cc:	tbnz	w0, #31, 402794 <feof@plt+0x7f4>
  4027d0:	sub	w8, w21, #0x1
  4027d4:	cmp	w0, w8
  4027d8:	b.ge	402794 <feof@plt+0x7f4>  // b.tcont
  4027dc:	add	w8, w0, #0x1
  4027e0:	cmp	w21, w8
  4027e4:	b.le	402810 <feof@plt+0x870>
  4027e8:	mov	x0, x20
  4027ec:	bl	40b99c <_ZdlPvm@@Base+0x1530>
  4027f0:	mov	x19, x0
  4027f4:	mov	x0, x20
  4027f8:	bl	401be0 <free@plt>
  4027fc:	mov	x20, x19
  402800:	b	402810 <feof@plt+0x870>
  402804:	mov	x0, x20
  402808:	bl	401be0 <free@plt>
  40280c:	mov	x20, xzr
  402810:	mov	x0, x20
  402814:	ldp	x20, x19, [sp, #320]
  402818:	ldp	x22, x21, [sp, #304]
  40281c:	ldp	x24, x23, [sp, #288]
  402820:	ldp	x28, x25, [sp, #272]
  402824:	ldp	x29, x30, [sp, #256]
  402828:	add	sp, sp, #0x150
  40282c:	ret
  402830:	movi	v0.2d, #0x0
  402834:	str	xzr, [x0, #264]
  402838:	stp	q0, q0, [x0]
  40283c:	stp	q0, q0, [x0, #32]
  402840:	stp	q0, q0, [x0, #64]
  402844:	stp	q0, q0, [x0, #96]
  402848:	stp	q0, q0, [x0, #128]
  40284c:	stp	q0, q0, [x0, #160]
  402850:	stp	q0, q0, [x0, #192]
  402854:	stp	q0, q0, [x0, #224]
  402858:	str	wzr, [x0, #256]
  40285c:	ret
  402860:	stp	xzr, xzr, [x0]
  402864:	ret
  402868:	stp	x29, x30, [sp, #-32]!
  40286c:	str	x19, [sp, #16]
  402870:	mov	x19, x0
  402874:	ldr	x0, [x0]
  402878:	mov	x29, sp
  40287c:	cbz	x0, 402894 <feof@plt+0x8f4>
  402880:	ldr	x8, [x0, #264]
  402884:	str	x8, [x19]
  402888:	bl	40a454 <_ZdlPv@@Base>
  40288c:	ldr	x0, [x19]
  402890:	cbnz	x0, 402880 <feof@plt+0x8e0>
  402894:	ldr	x19, [sp, #16]
  402898:	ldp	x29, x30, [sp], #32
  40289c:	ret
  4028a0:	stp	x29, x30, [sp, #-48]!
  4028a4:	stp	x22, x21, [sp, #16]
  4028a8:	stp	x20, x19, [sp, #32]
  4028ac:	mov	x29, sp
  4028b0:	mov	x20, x0
  4028b4:	mov	x0, x1
  4028b8:	mov	x19, x1
  4028bc:	bl	401fa0 <feof@plt>
  4028c0:	cbnz	w0, 40294c <feof@plt+0x9ac>
  4028c4:	mov	w22, #0x100                 	// #256
  4028c8:	ldr	x8, [x20, #8]
  4028cc:	cbz	x8, 4028fc <feof@plt+0x95c>
  4028d0:	ldr	w8, [x8, #256]
  4028d4:	cmp	w8, #0x100
  4028d8:	b.ne	402910 <feof@plt+0x970>  // b.any
  4028dc:	mov	w0, #0x110                 	// #272
  4028e0:	bl	40a3d0 <_Znwm@@Base>
  4028e4:	mov	x21, x0
  4028e8:	bl	402830 <feof@plt+0x890>
  4028ec:	ldr	x8, [x20, #8]
  4028f0:	str	x21, [x8, #264]
  4028f4:	str	x21, [x20, #8]
  4028f8:	b	402910 <feof@plt+0x970>
  4028fc:	mov	w0, #0x110                 	// #272
  402900:	bl	40a3d0 <_Znwm@@Base>
  402904:	mov	x21, x0
  402908:	bl	402830 <feof@plt+0x890>
  40290c:	stp	x21, x21, [x20]
  402910:	ldr	x0, [x20, #8]
  402914:	mov	w1, #0x1                   	// #1
  402918:	mov	x3, x19
  40291c:	ldrsw	x8, [x0, #256]
  402920:	sub	x2, x22, x8
  402924:	bl	401ad0 <fread@plt>
  402928:	cmp	w0, #0x1
  40292c:	b.lt	402954 <feof@plt+0x9b4>  // b.tstop
  402930:	ldr	x8, [x20, #8]
  402934:	ldr	w9, [x8, #256]
  402938:	add	w9, w9, w0
  40293c:	mov	x0, x19
  402940:	str	w9, [x8, #256]
  402944:	bl	401fa0 <feof@plt>
  402948:	cbz	w0, 4028c8 <feof@plt+0x928>
  40294c:	mov	w0, #0x1                   	// #1
  402950:	b	402958 <feof@plt+0x9b8>
  402954:	mov	w0, wzr
  402958:	ldp	x20, x19, [sp, #32]
  40295c:	ldp	x22, x21, [sp, #16]
  402960:	ldp	x29, x30, [sp], #48
  402964:	ret
  402968:	stp	x29, x30, [sp, #-64]!
  40296c:	str	x23, [sp, #16]
  402970:	stp	x22, x21, [sp, #32]
  402974:	stp	x20, x19, [sp, #48]
  402978:	mov	x29, sp
  40297c:	ldrsw	x8, [x2]
  402980:	str	w8, [x29, #28]
  402984:	ldr	x9, [x1]
  402988:	cbz	x9, 402b10 <feof@plt+0xb70>
  40298c:	ldr	w10, [x29, #28]
  402990:	ldr	w11, [x9, #256]
  402994:	mov	w20, w3
  402998:	mov	x19, x2
  40299c:	mov	x21, x1
  4029a0:	cmp	w10, w11
  4029a4:	mov	x22, x0
  4029a8:	cset	w12, lt  // lt = tstop
  4029ac:	b.ge	402a1c <feof@plt+0xa7c>  // b.tcont
  4029b0:	ldr	w15, [x29, #28]
  4029b4:	sxtw	x13, w10
  4029b8:	lsl	x11, x13, #32
  4029bc:	mov	x14, #0x100000000           	// #4294967296
  4029c0:	ldrb	w16, [x9, x13]
  4029c4:	cmp	w16, #0xa
  4029c8:	b.eq	4029fc <feof@plt+0xa5c>  // b.none
  4029cc:	cmp	w16, #0x5c
  4029d0:	b.eq	4029fc <feof@plt+0xa5c>  // b.none
  4029d4:	ldrsw	x12, [x9, #256]
  4029d8:	add	x13, x13, #0x1
  4029dc:	add	w10, w10, #0x1
  4029e0:	add	x11, x11, x14
  4029e4:	cmp	x13, x12
  4029e8:	cset	w12, lt  // lt = tstop
  4029ec:	mov	w15, w10
  4029f0:	b.lt	4029c0 <feof@plt+0xa20>  // b.tstop
  4029f4:	str	w10, [x29, #28]
  4029f8:	b	402a1c <feof@plt+0xa7c>
  4029fc:	str	w15, [x29, #28]
  402a00:	tbz	w12, #0, 402a1c <feof@plt+0xa7c>
  402a04:	asr	x11, x11, #32
  402a08:	ldrb	w11, [x9, x11]
  402a0c:	cmp	w11, #0xa
  402a10:	b.ne	402a1c <feof@plt+0xa7c>  // b.any
  402a14:	add	w10, w10, #0x1
  402a18:	str	w10, [x29, #28]
  402a1c:	ldrsw	x23, [x29, #28]
  402a20:	add	x0, x9, x8
  402a24:	sub	w1, w23, w8
  402a28:	bl	402b24 <feof@plt+0xb84>
  402a2c:	cmp	w23, #0xff
  402a30:	b.gt	402abc <feof@plt+0xb1c>
  402a34:	ldr	x8, [x21]
  402a38:	ldrb	w8, [x8, x23]
  402a3c:	cmp	w8, #0x5c
  402a40:	b.ne	402abc <feof@plt+0xb1c>  // b.any
  402a44:	adrp	x3, 40c000 <_ZdlPvm@@Base+0x1b94>
  402a48:	add	x3, x3, #0x4a6
  402a4c:	add	x2, x29, #0x1c
  402a50:	mov	x1, x21
  402a54:	bl	402ba4 <feof@plt+0xc04>
  402a58:	cbz	w0, 402a68 <feof@plt+0xac8>
  402a5c:	mov	w0, w20
  402a60:	bl	402cd8 <feof@plt+0xd38>
  402a64:	b	402abc <feof@plt+0xb1c>
  402a68:	adrp	x3, 40c000 <_ZdlPvm@@Base+0x1b94>
  402a6c:	add	x3, x3, #0x4c2
  402a70:	add	x2, x29, #0x1c
  402a74:	mov	x1, x21
  402a78:	bl	402ba4 <feof@plt+0xc04>
  402a7c:	cbz	w0, 402a8c <feof@plt+0xaec>
  402a80:	mov	w0, w20
  402a84:	bl	402d40 <feof@plt+0xda0>
  402a88:	b	402abc <feof@plt+0xb1c>
  402a8c:	ldr	x8, [x21]
  402a90:	ldr	w9, [x29, #28]
  402a94:	ldr	w10, [x8, #256]
  402a98:	cmp	w9, w10
  402a9c:	b.ge	402abc <feof@plt+0xb1c>  // b.tcont
  402aa0:	sxtw	x10, w9
  402aa4:	str	w9, [x19]
  402aa8:	add	w9, w9, #0x1
  402aac:	add	x0, x8, x10
  402ab0:	mov	w1, #0x1                   	// #1
  402ab4:	str	w9, [x29, #28]
  402ab8:	bl	402b24 <feof@plt+0xb84>
  402abc:	ldr	x9, [x21]
  402ac0:	ldr	w8, [x29, #28]
  402ac4:	ldr	w10, [x9, #256]
  402ac8:	cmp	w8, w10
  402acc:	b.ne	402b0c <feof@plt+0xb6c>  // b.any
  402ad0:	str	wzr, [x19]
  402ad4:	ldr	x9, [x9, #264]
  402ad8:	str	x9, [x21]
  402adc:	cbz	x9, 402b10 <feof@plt+0xb70>
  402ae0:	sxtw	x8, w8
  402ae4:	add	x8, x8, x9
  402ae8:	ldurb	w8, [x8, #-1]
  402aec:	cmp	w8, #0xa
  402af0:	b.eq	402b10 <feof@plt+0xb70>  // b.none
  402af4:	mov	x0, x22
  402af8:	mov	x1, x21
  402afc:	mov	x2, x19
  402b00:	mov	w3, w20
  402b04:	bl	402968 <feof@plt+0x9c8>
  402b08:	b	402b10 <feof@plt+0xb70>
  402b0c:	str	w8, [x19]
  402b10:	ldp	x20, x19, [sp, #48]
  402b14:	ldp	x22, x21, [sp, #32]
  402b18:	ldr	x23, [sp, #16]
  402b1c:	ldp	x29, x30, [sp], #64
  402b20:	ret
  402b24:	stp	x29, x30, [sp, #-64]!
  402b28:	str	x23, [sp, #16]
  402b2c:	stp	x22, x21, [sp, #32]
  402b30:	stp	x20, x19, [sp, #48]
  402b34:	mov	x29, sp
  402b38:	cmp	w1, #0x1
  402b3c:	b.lt	402b90 <feof@plt+0xbf0>  // b.tstop
  402b40:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1b94>
  402b44:	mov	w19, w1
  402b48:	mov	x20, x0
  402b4c:	mov	w23, wzr
  402b50:	add	x21, x21, #0x6e5
  402b54:	b	402b68 <feof@plt+0xbc8>
  402b58:	add	w23, w23, w22
  402b5c:	cmp	w23, w19
  402b60:	add	x20, x20, w22, sxtw
  402b64:	b.ge	402b90 <feof@plt+0xbf0>  // b.tcont
  402b68:	sub	w8, w19, w23
  402b6c:	sxtw	x2, w8
  402b70:	mov	w0, #0x1                   	// #1
  402b74:	mov	x1, x20
  402b78:	bl	401ea0 <write@plt>
  402b7c:	mov	x22, x0
  402b80:	tbz	w22, #31, 402b58 <feof@plt+0xbb8>
  402b84:	mov	x0, x21
  402b88:	bl	402464 <feof@plt+0x4c4>
  402b8c:	b	402b58 <feof@plt+0xbb8>
  402b90:	ldp	x20, x19, [sp, #48]
  402b94:	ldp	x22, x21, [sp, #32]
  402b98:	ldr	x23, [sp, #16]
  402b9c:	ldp	x29, x30, [sp], #64
  402ba0:	ret
  402ba4:	stp	x29, x30, [sp, #-48]!
  402ba8:	mov	x0, x3
  402bac:	str	x21, [sp, #16]
  402bb0:	stp	x20, x19, [sp, #32]
  402bb4:	mov	x29, sp
  402bb8:	mov	x21, x3
  402bbc:	mov	x20, x2
  402bc0:	mov	x19, x1
  402bc4:	bl	401b40 <strlen@plt>
  402bc8:	ldr	x9, [x19]
  402bcc:	cbz	x9, 402cb0 <feof@plt+0xd10>
  402bd0:	ldr	w13, [x20]
  402bd4:	mov	w10, wzr
  402bd8:	sxtw	x11, w0
  402bdc:	add	x12, x21, #0x1
  402be0:	b	402bf4 <feof@plt+0xc54>
  402be4:	ldr	x9, [x9, #264]
  402be8:	mov	w13, wzr
  402bec:	mov	w8, wzr
  402bf0:	cbz	x9, 402cc4 <feof@plt+0xd24>
  402bf4:	ldr	w14, [x9, #256]
  402bf8:	cmp	w13, w14
  402bfc:	cset	w8, lt  // lt = tstop
  402c00:	cmp	w10, w0
  402c04:	b.ge	402c94 <feof@plt+0xcf4>  // b.tcont
  402c08:	cmp	w13, w14
  402c0c:	b.ge	402c94 <feof@plt+0xcf4>  // b.tcont
  402c10:	sxtw	x15, w13
  402c14:	sxtw	x18, w10
  402c18:	ldrb	w14, [x9, x15]
  402c1c:	ldrb	w16, [x21, x18]
  402c20:	cmp	w14, w16
  402c24:	b.ne	402c94 <feof@plt+0xcf4>  // b.any
  402c28:	add	x8, x9, x15
  402c2c:	mov	x14, xzr
  402c30:	add	x15, x15, #0x1
  402c34:	add	x16, x12, x18
  402c38:	add	x17, x8, #0x1
  402c3c:	add	x18, x18, #0x1
  402c40:	ldrsw	x1, [x9, #256]
  402c44:	add	x2, x15, x14
  402c48:	add	x3, x18, x14
  402c4c:	cmp	x2, x1
  402c50:	cset	w8, lt  // lt = tstop
  402c54:	cmp	x3, x11
  402c58:	b.ge	402c84 <feof@plt+0xce4>  // b.tcont
  402c5c:	cmp	x2, x1
  402c60:	b.ge	402c84 <feof@plt+0xce4>  // b.tcont
  402c64:	ldrb	w1, [x17, x14]
  402c68:	ldrb	w2, [x16, x14]
  402c6c:	add	x14, x14, #0x1
  402c70:	cmp	w1, w2
  402c74:	b.eq	402c40 <feof@plt+0xca0>  // b.none
  402c78:	add	w13, w13, w14
  402c7c:	add	w10, w10, w14
  402c80:	b	402c94 <feof@plt+0xcf4>
  402c84:	add	w10, w10, w14
  402c88:	add	w13, w13, w14
  402c8c:	add	w10, w10, #0x1
  402c90:	add	w13, w13, #0x1
  402c94:	cmp	w10, w0
  402c98:	b.eq	402cb8 <feof@plt+0xd18>  // b.none
  402c9c:	cbz	w8, 402be4 <feof@plt+0xc44>
  402ca0:	ldrb	w8, [x9, w13, sxtw]
  402ca4:	ldrb	w13, [x21, w10, sxtw]
  402ca8:	cmp	w8, w13
  402cac:	b.eq	402be4 <feof@plt+0xc44>  // b.none
  402cb0:	mov	w8, wzr
  402cb4:	b	402cc4 <feof@plt+0xd24>
  402cb8:	str	w13, [x20]
  402cbc:	str	x9, [x19]
  402cc0:	mov	w8, #0x1                   	// #1
  402cc4:	ldp	x20, x19, [sp, #32]
  402cc8:	ldr	x21, [sp, #16]
  402ccc:	mov	w0, w8
  402cd0:	ldp	x29, x30, [sp], #48
  402cd4:	ret
  402cd8:	stp	x29, x30, [sp, #-32]!
  402cdc:	str	x19, [sp, #16]
  402ce0:	mov	x29, sp
  402ce4:	mov	w19, w0
  402ce8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  402cec:	add	x0, x0, #0x6eb
  402cf0:	bl	4047a0 <feof@plt+0x2800>
  402cf4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  402cf8:	add	x0, x0, #0x9e1
  402cfc:	bl	4047a0 <feof@plt+0x2800>
  402d00:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d04:	ldr	x0, [x8, #4016]
  402d08:	bl	4047a0 <feof@plt+0x2800>
  402d0c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  402d10:	add	x0, x0, #0x6f0
  402d14:	bl	4047a0 <feof@plt+0x2800>
  402d18:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x1b94>
  402d1c:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x1b94>
  402d20:	add	x8, x8, #0x6f6
  402d24:	add	x9, x9, #0x701
  402d28:	cmp	w19, #0x0
  402d2c:	csel	x0, x9, x8, eq  // eq = none
  402d30:	bl	4047a0 <feof@plt+0x2800>
  402d34:	ldr	x19, [sp, #16]
  402d38:	ldp	x29, x30, [sp], #32
  402d3c:	ret
  402d40:	stp	x29, x30, [sp, #-32]!
  402d44:	str	x19, [sp, #16]
  402d48:	mov	x29, sp
  402d4c:	mov	w19, w0
  402d50:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  402d54:	add	x0, x0, #0x70c
  402d58:	bl	4047a0 <feof@plt+0x2800>
  402d5c:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x1b94>
  402d60:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x1b94>
  402d64:	add	x8, x8, #0x717
  402d68:	add	x9, x9, #0x71d
  402d6c:	cmp	w19, #0x0
  402d70:	csel	x0, x9, x8, eq  // eq = none
  402d74:	bl	4047a0 <feof@plt+0x2800>
  402d78:	ldr	x19, [sp, #16]
  402d7c:	ldp	x29, x30, [sp], #32
  402d80:	ret
  402d84:	stp	x29, x30, [sp, #-64]!
  402d88:	stp	x24, x23, [sp, #16]
  402d8c:	stp	x22, x21, [sp, #32]
  402d90:	stp	x20, x19, [sp, #48]
  402d94:	ldr	x20, [x1]
  402d98:	mov	x29, sp
  402d9c:	cbz	x20, 402e1c <feof@plt+0xe7c>
  402da0:	ldr	w21, [x2]
  402da4:	mov	x19, x2
  402da8:	ldr	w22, [x20, #256]
  402dac:	cmp	w21, w22
  402db0:	b.ge	402de8 <feof@plt+0xe48>  // b.tcont
  402db4:	sxtw	x23, w21
  402db8:	ldrb	w0, [x20, x23]
  402dbc:	bl	401bb0 <isspace@plt>
  402dc0:	cbz	w0, 402de8 <feof@plt+0xe48>
  402dc4:	add	x24, x20, #0x1
  402dc8:	ldrsw	x22, [x20, #256]
  402dcc:	add	x21, x23, #0x1
  402dd0:	cmp	x21, x22
  402dd4:	b.ge	402e04 <feof@plt+0xe64>  // b.tcont
  402dd8:	ldrb	w0, [x24, x23]
  402ddc:	bl	401bb0 <isspace@plt>
  402de0:	mov	x23, x21
  402de4:	cbnz	w0, 402dc8 <feof@plt+0xe28>
  402de8:	cmp	w21, w22
  402dec:	b.ne	402e10 <feof@plt+0xe70>  // b.any
  402df0:	ldr	x20, [x20, #264]
  402df4:	mov	w21, wzr
  402df8:	mov	w0, wzr
  402dfc:	cbnz	x20, 402da8 <feof@plt+0xe08>
  402e00:	b	402e20 <feof@plt+0xe80>
  402e04:	add	w21, w23, #0x1
  402e08:	cmp	w21, w22
  402e0c:	b.eq	402df0 <feof@plt+0xe50>  // b.none
  402e10:	mov	w0, #0x1                   	// #1
  402e14:	str	w21, [x19]
  402e18:	b	402e20 <feof@plt+0xe80>
  402e1c:	mov	w0, wzr
  402e20:	ldp	x20, x19, [sp, #48]
  402e24:	ldp	x22, x21, [sp, #32]
  402e28:	ldp	x24, x23, [sp, #16]
  402e2c:	ldp	x29, x30, [sp], #64
  402e30:	ret
  402e34:	stp	x29, x30, [sp, #-16]!
  402e38:	ldr	x8, [x1]
  402e3c:	mov	x29, sp
  402e40:	cbz	x8, 402eb8 <feof@plt+0xf18>
  402e44:	ldr	w9, [x2]
  402e48:	ldr	w10, [x8, #256]
  402e4c:	cmp	w9, w10
  402e50:	b.ge	402e88 <feof@plt+0xee8>  // b.tcont
  402e54:	sxtw	x11, w9
  402e58:	ldrb	w12, [x8, x11]
  402e5c:	cmp	w12, #0xa
  402e60:	b.eq	402e88 <feof@plt+0xee8>  // b.none
  402e64:	add	x12, x8, #0x1
  402e68:	ldrsw	x10, [x8, #256]
  402e6c:	add	x9, x11, #0x1
  402e70:	cmp	x9, x10
  402e74:	b.ge	402ea8 <feof@plt+0xf08>  // b.tcont
  402e78:	ldrb	w11, [x12, x11]
  402e7c:	cmp	w11, #0xa
  402e80:	mov	x11, x9
  402e84:	b.ne	402e68 <feof@plt+0xec8>  // b.any
  402e88:	cmp	w9, w10
  402e8c:	b.ne	402eb4 <feof@plt+0xf14>  // b.any
  402e90:	str	wzr, [x2]
  402e94:	ldr	x8, [x8, #264]
  402e98:	str	x8, [x1]
  402e9c:	bl	402e34 <feof@plt+0xe94>
  402ea0:	ldp	x29, x30, [sp], #16
  402ea4:	ret
  402ea8:	add	w9, w11, #0x1
  402eac:	cmp	w9, w10
  402eb0:	b.eq	402e90 <feof@plt+0xef0>  // b.none
  402eb4:	str	w9, [x2]
  402eb8:	ldp	x29, x30, [sp], #16
  402ebc:	ret
  402ec0:	sub	sp, sp, #0x30
  402ec4:	stp	x29, x30, [sp, #16]
  402ec8:	stp	x20, x19, [sp, #32]
  402ecc:	add	x29, sp, #0x10
  402ed0:	stur	wzr, [x29, #-4]
  402ed4:	ldr	x8, [x0]
  402ed8:	str	x8, [sp]
  402edc:	cbz	x8, 402f04 <feof@plt+0xf64>
  402ee0:	mov	w19, w1
  402ee4:	mov	x20, x0
  402ee8:	mov	x1, sp
  402eec:	sub	x2, x29, #0x4
  402ef0:	mov	x0, x20
  402ef4:	mov	w3, w19
  402ef8:	bl	402968 <feof@plt+0x9c8>
  402efc:	ldr	x8, [sp]
  402f00:	cbnz	x8, 402ee8 <feof@plt+0xf48>
  402f04:	ldp	x20, x19, [sp, #32]
  402f08:	ldp	x29, x30, [sp, #16]
  402f0c:	add	sp, sp, #0x30
  402f10:	ret
  402f14:	ldr	x8, [sp]
  402f18:	stp	w1, w2, [x0, #8]
  402f1c:	stp	w3, w4, [x0, #16]
  402f20:	stp	w7, w5, [x0, #36]
  402f24:	str	w6, [x0, #32]
  402f28:	str	x8, [x0, #24]
  402f2c:	str	xzr, [x0]
  402f30:	ret
  402f34:	stp	x29, x30, [sp, #-16]!
  402f38:	ldr	x0, [x0, #24]
  402f3c:	mov	x29, sp
  402f40:	cbz	x0, 402f48 <feof@plt+0xfa8>
  402f44:	bl	401be0 <free@plt>
  402f48:	ldp	x29, x30, [sp], #16
  402f4c:	ret
  402f50:	stp	xzr, xzr, [x0]
  402f54:	str	wzr, [x0, #16]
  402f58:	ret
  402f5c:	stp	x29, x30, [sp, #-32]!
  402f60:	stp	x20, x19, [sp, #16]
  402f64:	ldr	x20, [x0]
  402f68:	mov	x29, sp
  402f6c:	cbz	x20, 402f94 <feof@plt+0xff4>
  402f70:	mov	x19, x0
  402f74:	ldr	x8, [x20]
  402f78:	mov	x0, x20
  402f7c:	str	x8, [x19]
  402f80:	bl	402f34 <feof@plt+0xf94>
  402f84:	mov	x0, x20
  402f88:	bl	40a454 <_ZdlPv@@Base>
  402f8c:	ldr	x20, [x19]
  402f90:	cbnz	x20, 402f74 <feof@plt+0xfd4>
  402f94:	ldp	x20, x19, [sp, #16]
  402f98:	ldp	x29, x30, [sp], #32
  402f9c:	ret
  402fa0:	sub	sp, sp, #0x50
  402fa4:	stp	x29, x30, [sp, #16]
  402fa8:	stp	x24, x23, [sp, #32]
  402fac:	stp	x22, x21, [sp, #48]
  402fb0:	stp	x20, x19, [sp, #64]
  402fb4:	add	x29, sp, #0x10
  402fb8:	adrp	x22, 421000 <_Znam@GLIBCXX_3.4>
  402fbc:	ldr	w8, [x22, #664]
  402fc0:	cmp	w8, w1
  402fc4:	b.eq	4030c8 <feof@plt+0x1128>  // b.none
  402fc8:	mov	w19, w1
  402fcc:	mov	x20, x0
  402fd0:	cmp	w8, #0x1
  402fd4:	adrp	x23, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402fd8:	adrp	x24, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402fdc:	b.lt	402ff0 <feof@plt+0x1050>  // b.tstop
  402fe0:	ldr	x0, [x23, #3888]
  402fe4:	bl	401cb0 <unlink@plt>
  402fe8:	ldr	x0, [x24, #3896]
  402fec:	bl	401cb0 <unlink@plt>
  402ff0:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ff4:	ldrb	w8, [x8, #3904]
  402ff8:	cmp	w8, #0x1
  402ffc:	b.eq	4030e4 <feof@plt+0x1144>  // b.none
  403000:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403004:	ldr	x2, [x8, #3912]
  403008:	ldr	x3, [x24, #3896]
  40300c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403010:	add	x0, x0, #0x4e2
  403014:	mov	w1, w19
  403018:	bl	402724 <feof@plt+0x784>
  40301c:	mov	x21, x0
  403020:	cbnz	x0, 403030 <feof@plt+0x1090>
  403024:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403028:	add	x0, x0, #0x4fa
  40302c:	bl	402464 <feof@plt+0x4c4>
  403030:	mov	w1, #0x1                   	// #1
  403034:	mov	x0, x21
  403038:	bl	402600 <feof@plt+0x660>
  40303c:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403040:	ldr	x21, [x8, #3920]
  403044:	mov	x0, x20
  403048:	mov	w1, w19
  40304c:	bl	403108 <feof@plt+0x1168>
  403050:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  403054:	adrp	x9, 421000 <_Znam@GLIBCXX_3.4>
  403058:	ldr	w5, [x8, #668]
  40305c:	adrp	x10, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403060:	ldr	w8, [x9, #672]
  403064:	ldr	x6, [x10, #3928]
  403068:	ldr	x7, [x23, #3888]
  40306c:	ldr	x9, [x24, #3896]
  403070:	mul	w10, w5, w0
  403074:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403078:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  40307c:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1b94>
  403080:	sdiv	w3, w10, w8
  403084:	add	x0, x0, #0x507
  403088:	add	x2, x2, #0xa01
  40308c:	add	x4, x4, #0x723
  403090:	mov	x1, x21
  403094:	str	x9, [sp]
  403098:	bl	402724 <feof@plt+0x784>
  40309c:	mov	x20, x0
  4030a0:	cbnz	x0, 4030b0 <feof@plt+0x1110>
  4030a4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4030a8:	add	x0, x0, #0x4fa
  4030ac:	bl	402464 <feof@plt+0x4c4>
  4030b0:	mov	w1, #0x1                   	// #1
  4030b4:	mov	x0, x20
  4030b8:	bl	402600 <feof@plt+0x660>
  4030bc:	mov	x0, x20
  4030c0:	bl	401be0 <free@plt>
  4030c4:	str	w19, [x22, #664]
  4030c8:	ldp	x20, x19, [sp, #64]
  4030cc:	ldp	x22, x21, [sp, #48]
  4030d0:	ldp	x24, x23, [sp, #32]
  4030d4:	ldp	x29, x30, [sp, #16]
  4030d8:	mov	w0, wzr
  4030dc:	add	sp, sp, #0x50
  4030e0:	ret
  4030e4:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4030e8:	ldr	x0, [x21, #3832]
  4030ec:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4030f0:	add	x1, x1, #0x4dc
  4030f4:	mov	w2, w19
  4030f8:	bl	401b50 <fprintf@plt>
  4030fc:	ldr	x0, [x21, #3832]
  403100:	bl	401db0 <fflush@plt>
  403104:	b	403000 <feof@plt+0x1060>
  403108:	stp	x29, x30, [sp, #-32]!
  40310c:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  403110:	ldr	w8, [x8, #672]
  403114:	stp	x20, x19, [sp, #16]
  403118:	ldr	x20, [x0]
  40311c:	mov	w19, w1
  403120:	lsl	w9, w8, #3
  403124:	sub	w1, w9, w8
  403128:	mov	x29, sp
  40312c:	cbnz	x20, 403148 <feof@plt+0x11a8>
  403130:	ldp	x20, x19, [sp, #16]
  403134:	mov	w0, w1
  403138:	ldp	x29, x30, [sp], #32
  40313c:	ret
  403140:	ldr	x20, [x20]
  403144:	cbz	x20, 403130 <feof@plt+0x1190>
  403148:	ldr	w8, [x20, #40]
  40314c:	cmp	w8, w19
  403150:	b.ne	403140 <feof@plt+0x11a0>  // b.any
  403154:	ldr	w0, [x20, #16]
  403158:	bl	403170 <feof@plt+0x11d0>
  40315c:	mov	w1, w0
  403160:	b	403140 <feof@plt+0x11a0>
  403164:	cmp	w0, w1
  403168:	csel	w0, w0, w1, lt  // lt = tstop
  40316c:	ret
  403170:	cmp	w0, w1
  403174:	csel	w0, w0, w1, gt
  403178:	ret
  40317c:	sub	sp, sp, #0x80
  403180:	stp	x29, x30, [sp, #32]
  403184:	stp	x28, x27, [sp, #48]
  403188:	stp	x26, x25, [sp, #64]
  40318c:	stp	x24, x23, [sp, #80]
  403190:	stp	x22, x21, [sp, #96]
  403194:	stp	x20, x19, [sp, #112]
  403198:	add	x29, sp, #0x20
  40319c:	ldr	w22, [x1, #8]
  4031a0:	cmn	w22, #0x1
  4031a4:	b.eq	4032e4 <feof@plt+0x1344>  // b.none
  4031a8:	ldr	w23, [x1, #16]
  4031ac:	mov	x19, x1
  4031b0:	stur	x0, [x29, #-8]
  4031b4:	mov	w0, w22
  4031b8:	mov	w1, w23
  4031bc:	bl	403164 <feof@plt+0x11c4>
  4031c0:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  4031c4:	ldr	w28, [x8, #668]
  4031c8:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  4031cc:	ldr	w27, [x8, #672]
  4031d0:	mov	w1, wzr
  4031d4:	mul	w8, w28, w0
  4031d8:	sdiv	w0, w8, w27
  4031dc:	bl	403170 <feof@plt+0x11d0>
  4031e0:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4031e4:	ldr	w8, [x8, #3936]
  4031e8:	ldr	w24, [x19, #12]
  4031ec:	ldr	w25, [x19, #20]
  4031f0:	mov	w9, #0x8e39                	// #36409
  4031f4:	movk	w9, #0x38e3, lsl #16
  4031f8:	mul	w8, w8, w28
  4031fc:	smull	x8, w8, w9
  403200:	mov	w20, w0
  403204:	lsr	x9, x8, #63
  403208:	asr	x8, x8, #36
  40320c:	mov	w0, w24
  403210:	mov	w1, w25
  403214:	add	w21, w8, w9
  403218:	bl	403164 <feof@plt+0x11c4>
  40321c:	mul	w8, w0, w28
  403220:	sdiv	w8, w8, w27
  403224:	add	w0, w8, w21
  403228:	mov	w1, wzr
  40322c:	bl	403170 <feof@plt+0x11d0>
  403230:	mov	w26, w0
  403234:	mov	w0, w22
  403238:	mov	w1, w23
  40323c:	bl	403170 <feof@plt+0x11d0>
  403240:	mov	w22, w0
  403244:	mov	w0, w24
  403248:	mov	w1, w25
  40324c:	bl	403170 <feof@plt+0x11d0>
  403250:	ldr	w1, [x19, #40]
  403254:	mov	w23, w0
  403258:	ldur	x0, [x29, #-8]
  40325c:	bl	402fa0 <feof@plt+0x1000>
  403260:	mul	w8, w23, w28
  403264:	adrp	x11, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403268:	mul	w9, w22, w28
  40326c:	sub	w10, w21, w26
  403270:	ldr	x12, [x19, #24]
  403274:	sdiv	w8, w8, w27
  403278:	ldr	x6, [x11, #3888]
  40327c:	sdiv	w9, w9, w27
  403280:	add	w8, w10, w8
  403284:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  403288:	sub	w9, w9, w20
  40328c:	add	w5, w8, #0x2
  403290:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x1b94>
  403294:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403298:	add	x1, x1, #0xa01
  40329c:	add	w4, w9, #0x1
  4032a0:	add	x8, x8, #0x5dc
  4032a4:	add	x0, x0, #0x59b
  4032a8:	mov	w2, w20
  4032ac:	mov	w3, w26
  4032b0:	mov	x7, x1
  4032b4:	stp	x8, x12, [sp]
  4032b8:	bl	402724 <feof@plt+0x784>
  4032bc:	mov	x19, x0
  4032c0:	cbnz	x0, 4032d0 <feof@plt+0x1330>
  4032c4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4032c8:	add	x0, x0, #0x4fa
  4032cc:	bl	402464 <feof@plt+0x4c4>
  4032d0:	mov	x0, x19
  4032d4:	mov	w1, wzr
  4032d8:	bl	402600 <feof@plt+0x660>
  4032dc:	mov	x0, x19
  4032e0:	bl	401be0 <free@plt>
  4032e4:	ldp	x20, x19, [sp, #112]
  4032e8:	ldp	x22, x21, [sp, #96]
  4032ec:	ldp	x24, x23, [sp, #80]
  4032f0:	ldp	x26, x25, [sp, #64]
  4032f4:	ldp	x28, x27, [sp, #48]
  4032f8:	ldp	x29, x30, [sp, #32]
  4032fc:	add	sp, sp, #0x80
  403300:	ret
  403304:	sub	sp, sp, #0x70
  403308:	stp	x29, x30, [sp, #16]
  40330c:	stp	x28, x27, [sp, #32]
  403310:	stp	x26, x25, [sp, #48]
  403314:	stp	x24, x23, [sp, #64]
  403318:	stp	x22, x21, [sp, #80]
  40331c:	stp	x20, x19, [sp, #96]
  403320:	add	x29, sp, #0x10
  403324:	ldr	x28, [x29, #96]
  403328:	mov	x19, x0
  40332c:	mov	w0, #0x30                  	// #48
  403330:	mov	w21, w7
  403334:	mov	w22, w6
  403338:	mov	w23, w5
  40333c:	mov	w24, w4
  403340:	mov	w25, w3
  403344:	mov	w26, w2
  403348:	mov	w27, w1
  40334c:	bl	40a3d0 <_Znwm@@Base>
  403350:	mov	w1, w27
  403354:	mov	w2, w26
  403358:	mov	w3, w25
  40335c:	mov	w4, w24
  403360:	mov	w5, w23
  403364:	mov	w6, w22
  403368:	mov	w7, w21
  40336c:	mov	x20, x0
  403370:	str	x28, [sp]
  403374:	bl	402f14 <feof@plt+0xf74>
  403378:	ldr	x8, [x19]
  40337c:	cbz	x8, 40338c <feof@plt+0x13ec>
  403380:	ldr	x8, [x19, #8]!
  403384:	str	x20, [x8]
  403388:	b	403390 <feof@plt+0x13f0>
  40338c:	str	x20, [x19], #8
  403390:	str	x20, [x19]
  403394:	ldp	x20, x19, [sp, #96]
  403398:	ldp	x22, x21, [sp, #80]
  40339c:	ldp	x24, x23, [sp, #64]
  4033a0:	ldp	x26, x25, [sp, #48]
  4033a4:	ldp	x28, x27, [sp, #32]
  4033a8:	ldp	x29, x30, [sp, #16]
  4033ac:	add	sp, sp, #0x70
  4033b0:	ret
  4033b4:	stp	x29, x30, [sp, #-32]!
  4033b8:	stp	x20, x19, [sp, #16]
  4033bc:	mov	x29, sp
  4033c0:	ldr	x20, [x0]
  4033c4:	cbz	x20, 4033e0 <feof@plt+0x1440>
  4033c8:	mov	x19, x0
  4033cc:	mov	x0, x19
  4033d0:	mov	x1, x20
  4033d4:	bl	40317c <feof@plt+0x11dc>
  4033d8:	ldr	x20, [x20]
  4033dc:	cbnz	x20, 4033cc <feof@plt+0x142c>
  4033e0:	ldp	x20, x19, [sp, #16]
  4033e4:	ldp	x29, x30, [sp], #32
  4033e8:	ret
  4033ec:	stp	x29, x30, [sp, #-48]!
  4033f0:	stp	x22, x21, [sp, #16]
  4033f4:	stp	x20, x19, [sp, #32]
  4033f8:	mov	x29, sp
  4033fc:	add	w8, w0, #0x2
  403400:	mov	w19, w0
  403404:	sbfiz	x0, x8, #3, #32
  403408:	mov	x22, x2
  40340c:	mov	x21, x1
  403410:	bl	401eb0 <malloc@plt>
  403414:	mov	x20, x0
  403418:	cbz	x0, 403434 <feof@plt+0x1494>
  40341c:	cmp	w19, #0x1
  403420:	b.lt	403448 <feof@plt+0x14a8>  // b.tstop
  403424:	ldr	x8, [x21]
  403428:	str	x8, [x20]
  40342c:	mov	w8, #0x1                   	// #1
  403430:	b	40344c <feof@plt+0x14ac>
  403434:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403438:	add	x0, x0, #0x609
  40343c:	bl	402464 <feof@plt+0x4c4>
  403440:	cmp	w19, #0x1
  403444:	b.ge	403424 <feof@plt+0x1484>  // b.tcont
  403448:	mov	w8, wzr
  40344c:	cmp	w8, w19
  403450:	str	x22, [x20, w8, uxtw #3]
  403454:	b.ge	40347c <feof@plt+0x14dc>  // b.tcont
  403458:	lsl	x9, x8, #3
  40345c:	mvn	w8, w8
  403460:	add	w8, w8, w19
  403464:	add	x10, x9, x20
  403468:	lsl	x8, x8, #3
  40346c:	add	x1, x21, x9
  403470:	add	x0, x10, #0x8
  403474:	add	x2, x8, #0x8
  403478:	bl	401ac0 <memcpy@plt>
  40347c:	add	w8, w19, #0x1
  403480:	str	xzr, [x20, w8, sxtw #3]
  403484:	mov	x0, x20
  403488:	ldp	x20, x19, [sp, #32]
  40348c:	ldp	x22, x21, [sp, #16]
  403490:	ldp	x29, x30, [sp], #48
  403494:	ret
  403498:	stp	x29, x30, [sp, #-48]!
  40349c:	stp	x22, x21, [sp, #16]
  4034a0:	stp	x20, x19, [sp, #32]
  4034a4:	mov	x29, sp
  4034a8:	add	w8, w0, #0x2
  4034ac:	mov	w19, w0
  4034b0:	sbfiz	x0, x8, #3, #32
  4034b4:	mov	x20, x2
  4034b8:	mov	x22, x1
  4034bc:	bl	401eb0 <malloc@plt>
  4034c0:	mov	x21, x0
  4034c4:	cbz	x0, 403508 <feof@plt+0x1568>
  4034c8:	cmp	w19, #0x1
  4034cc:	b.lt	4034e4 <feof@plt+0x1544>  // b.tstop
  4034d0:	mov	w8, w19
  4034d4:	lsl	x2, x8, #3
  4034d8:	mov	x0, x21
  4034dc:	mov	x1, x22
  4034e0:	bl	401ac0 <memcpy@plt>
  4034e4:	mov	x0, x20
  4034e8:	bl	40b99c <_ZdlPvm@@Base+0x1530>
  4034ec:	add	x8, x21, w19, sxtw #3
  4034f0:	stp	x0, xzr, [x8]
  4034f4:	mov	x0, x21
  4034f8:	ldp	x20, x19, [sp, #32]
  4034fc:	ldp	x22, x21, [sp, #16]
  403500:	ldp	x29, x30, [sp], #48
  403504:	ret
  403508:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  40350c:	add	x0, x0, #0x609
  403510:	bl	402464 <feof@plt+0x4c4>
  403514:	cmp	w19, #0x1
  403518:	b.ge	4034d0 <feof@plt+0x1530>  // b.tcont
  40351c:	b	4034e4 <feof@plt+0x1544>
  403520:	stp	x29, x30, [sp, #-48]!
  403524:	stp	x22, x21, [sp, #16]
  403528:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40352c:	ldr	x8, [x21, #3832]
  403530:	stp	x20, x19, [sp, #32]
  403534:	mov	x19, x1
  403538:	mov	w20, w0
  40353c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  403540:	add	x1, x1, #0x610
  403544:	mov	x0, x8
  403548:	mov	w2, w20
  40354c:	mov	x29, sp
  403550:	bl	401b50 <fprintf@plt>
  403554:	ldr	x1, [x21, #3832]
  403558:	cmp	w20, #0x1
  40355c:	b.lt	403588 <feof@plt+0x15e8>  // b.tstop
  403560:	mov	w22, w20
  403564:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  403568:	add	x20, x20, #0x620
  40356c:	ldr	x2, [x19], #8
  403570:	mov	x0, x1
  403574:	mov	x1, x20
  403578:	bl	401b50 <fprintf@plt>
  40357c:	ldr	x1, [x21, #3832]
  403580:	subs	x22, x22, #0x1
  403584:	b.ne	40356c <feof@plt+0x15cc>  // b.any
  403588:	mov	w0, #0xa                   	// #10
  40358c:	bl	401d70 <fputc@plt>
  403590:	ldp	x20, x19, [sp, #32]
  403594:	ldp	x22, x21, [sp, #16]
  403598:	ldp	x29, x30, [sp], #48
  40359c:	ret
  4035a0:	ret
  4035a4:	sub	sp, sp, #0x70
  4035a8:	stp	x29, x30, [sp, #64]
  4035ac:	stp	x22, x21, [sp, #80]
  4035b0:	stp	x20, x19, [sp, #96]
  4035b4:	add	x29, sp, #0x40
  4035b8:	mov	x21, x0
  4035bc:	sub	x0, x29, #0x8
  4035c0:	mov	x19, x3
  4035c4:	mov	w20, w1
  4035c8:	bl	401b00 <pipe@plt>
  4035cc:	tbnz	w0, #31, 403640 <feof@plt+0x16a0>
  4035d0:	bl	401e30 <fork@plt>
  4035d4:	tbnz	w0, #31, 403654 <feof@plt+0x16b4>
  4035d8:	ldur	w1, [x29, #-8]
  4035dc:	mov	w22, w0
  4035e0:	cbz	w0, 403678 <feof@plt+0x16d8>
  4035e4:	mov	w0, w1
  4035e8:	bl	401e70 <close@plt>
  4035ec:	tbz	w0, #31, 4035fc <feof@plt+0x165c>
  4035f0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4035f4:	add	x0, x0, #0x62e
  4035f8:	bl	402464 <feof@plt+0x4c4>
  4035fc:	ldur	w0, [x29, #-4]
  403600:	bl	4037e4 <feof@plt+0x1844>
  403604:	cmp	w20, #0x0
  403608:	stur	w0, [x29, #-4]
  40360c:	cset	w1, eq  // eq = none
  403610:	mov	x0, x21
  403614:	bl	402ec0 <feof@plt+0xf20>
  403618:	ldur	w1, [x29, #-4]
  40361c:	mov	w0, #0x1                   	// #1
  403620:	bl	403740 <feof@plt+0x17a0>
  403624:	sub	x0, x29, #0x18
  403628:	bl	401c20 <wait@plt>
  40362c:	cmp	w0, w22
  403630:	b.eq	403660 <feof@plt+0x16c0>  // b.none
  403634:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403638:	add	x0, x0, #0x649
  40363c:	b	40365c <feof@plt+0x16bc>
  403640:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403644:	add	x0, x0, #0x624
  403648:	bl	402464 <feof@plt+0x4c4>
  40364c:	bl	401e30 <fork@plt>
  403650:	tbz	w0, #31, 4035d8 <feof@plt+0x1638>
  403654:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403658:	add	x0, x0, #0x629
  40365c:	bl	402464 <feof@plt+0x4c4>
  403660:	ldp	x20, x19, [sp, #96]
  403664:	ldp	x22, x21, [sp, #80]
  403668:	ldp	x29, x30, [sp, #64]
  40366c:	mov	w0, wzr
  403670:	add	sp, sp, #0x70
  403674:	ret
  403678:	mov	w0, wzr
  40367c:	bl	403740 <feof@plt+0x17a0>
  403680:	ldur	w0, [x29, #-4]
  403684:	bl	401e70 <close@plt>
  403688:	tbz	w0, #31, 403698 <feof@plt+0x16f8>
  40368c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403690:	add	x0, x0, #0x62e
  403694:	bl	402464 <feof@plt+0x4c4>
  403698:	cmp	w20, #0x1
  40369c:	b.ne	4036d8 <feof@plt+0x1738>  // b.any
  4036a0:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036a4:	ldr	x0, [x8, #3912]
  4036a8:	mov	w1, #0x180                 	// #384
  4036ac:	bl	401ca0 <creat@plt>
  4036b0:	mov	w1, w0
  4036b4:	mov	w0, #0x1                   	// #1
  4036b8:	bl	403740 <feof@plt+0x17a0>
  4036bc:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036c0:	ldr	x0, [x8, #3968]
  4036c4:	mov	w1, #0x180                 	// #384
  4036c8:	bl	401ca0 <creat@plt>
  4036cc:	mov	w1, w0
  4036d0:	mov	w0, #0x2                   	// #2
  4036d4:	bl	403740 <feof@plt+0x17a0>
  4036d8:	ldr	x0, [x19]
  4036dc:	mov	x1, x19
  4036e0:	bl	401ae0 <execvp@plt>
  4036e4:	ldr	x1, [x19]
  4036e8:	sub	x0, x29, #0x18
  4036ec:	bl	404f80 <feof@plt+0x2fe0>
  4036f0:	bl	401df0 <__errno_location@plt>
  4036f4:	ldr	w0, [x0]
  4036f8:	bl	401c50 <strerror@plt>
  4036fc:	mov	x1, x0
  403700:	add	x0, sp, #0x18
  403704:	bl	404f80 <feof@plt+0x2fe0>
  403708:	add	x0, sp, #0x8
  40370c:	mov	x1, xzr
  403710:	bl	404f80 <feof@plt+0x2fe0>
  403714:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403718:	add	x0, x0, #0x634
  40371c:	sub	x1, x29, #0x18
  403720:	add	x2, sp, #0x18
  403724:	add	x3, sp, #0x8
  403728:	bl	405214 <feof@plt+0x3274>
  40372c:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403730:	ldr	x0, [x8, #3832]
  403734:	bl	401db0 <fflush@plt>
  403738:	mov	w0, #0x1                   	// #1
  40373c:	bl	401f30 <exit@plt>
  403740:	stp	x29, x30, [sp, #-48]!
  403744:	str	x21, [sp, #16]
  403748:	stp	x20, x19, [sp, #32]
  40374c:	mov	x29, sp
  403750:	cmp	w0, w1
  403754:	b.eq	403788 <feof@plt+0x17e8>  // b.none
  403758:	mov	w20, w0
  40375c:	mov	w19, w1
  403760:	mov	w0, w1
  403764:	mov	w1, w20
  403768:	bl	401b10 <dup2@plt>
  40376c:	tbnz	w0, #31, 403798 <feof@plt+0x17f8>
  403770:	mov	w0, w19
  403774:	bl	401e70 <close@plt>
  403778:	tbz	w0, #31, 403788 <feof@plt+0x17e8>
  40377c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403780:	add	x0, x0, #0x62e
  403784:	bl	402464 <feof@plt+0x4c4>
  403788:	ldp	x20, x19, [sp, #32]
  40378c:	ldr	x21, [sp, #16]
  403790:	ldp	x29, x30, [sp], #48
  403794:	ret
  403798:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40379c:	ldr	x0, [x21, #3832]
  4037a0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4037a4:	add	x1, x1, #0x72a
  4037a8:	mov	w2, w20
  4037ac:	mov	w3, w19
  4037b0:	bl	401b50 <fprintf@plt>
  4037b4:	cmp	w19, #0x1
  4037b8:	b.eq	4037cc <feof@plt+0x182c>  // b.none
  4037bc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4037c0:	add	x0, x0, #0x77a
  4037c4:	bl	402464 <feof@plt+0x4c4>
  4037c8:	b	403770 <feof@plt+0x17d0>
  4037cc:	ldr	x0, [x21, #3832]
  4037d0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4037d4:	add	x1, x1, #0x74b
  4037d8:	mov	w2, w20
  4037dc:	bl	401b50 <fprintf@plt>
  4037e0:	b	4037bc <feof@plt+0x181c>
  4037e4:	stp	x29, x30, [sp, #-32]!
  4037e8:	stp	x20, x19, [sp, #16]
  4037ec:	mov	x29, sp
  4037f0:	cmp	w0, #0x1
  4037f4:	b.ne	403800 <feof@plt+0x1860>  // b.any
  4037f8:	mov	w19, #0x1                   	// #1
  4037fc:	b	403820 <feof@plt+0x1880>
  403800:	mov	w20, w0
  403804:	mov	w0, #0x1                   	// #1
  403808:	bl	401e00 <dup@plt>
  40380c:	mov	w19, w0
  403810:	tbnz	w0, #31, 403830 <feof@plt+0x1890>
  403814:	mov	w0, #0x1                   	// #1
  403818:	mov	w1, w20
  40381c:	bl	403740 <feof@plt+0x17a0>
  403820:	mov	w0, w19
  403824:	ldp	x20, x19, [sp, #16]
  403828:	ldp	x29, x30, [sp], #32
  40382c:	ret
  403830:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403834:	ldr	x0, [x8, #3832]
  403838:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  40383c:	add	x1, x1, #0x77f
  403840:	mov	w2, #0x1                   	// #1
  403844:	bl	401b50 <fprintf@plt>
  403848:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  40384c:	add	x0, x0, #0x7a6
  403850:	bl	402464 <feof@plt+0x4c4>
  403854:	b	403814 <feof@plt+0x1874>
  403858:	sub	sp, sp, #0x40
  40385c:	stp	x29, x30, [sp, #16]
  403860:	stp	x22, x21, [sp, #32]
  403864:	stp	x20, x19, [sp, #48]
  403868:	add	x29, sp, #0x10
  40386c:	mov	x19, x0
  403870:	mov	x0, sp
  403874:	mov	x20, x2
  403878:	mov	w21, w1
  40387c:	bl	40aea0 <_ZdlPvm@@Base+0xa34>
  403880:	mov	w0, w21
  403884:	mov	x1, x20
  403888:	mov	w2, wzr
  40388c:	bl	403990 <feof@plt+0x19f0>
  403890:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403894:	ldrsw	x8, [x8, #3976]
  403898:	add	x1, x20, x8, lsl #3
  40389c:	sub	w20, w21, w8
  4038a0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  4038a4:	add	x2, x2, #0x64e
  4038a8:	mov	w0, w20
  4038ac:	bl	4033ec <feof@plt+0x144c>
  4038b0:	mov	x21, x0
  4038b4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4038b8:	add	x1, x1, #0x651
  4038bc:	mov	x0, sp
  4038c0:	bl	40b0f0 <_ZdlPvm@@Base+0xc84>
  4038c4:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4038c8:	ldr	x1, [x8, #3984]
  4038cc:	mov	x0, sp
  4038d0:	bl	40b2dc <_ZdlPvm@@Base+0xe70>
  4038d4:	mov	x0, sp
  4038d8:	mov	w1, wzr
  4038dc:	bl	4047f4 <feof@plt+0x2854>
  4038e0:	mov	x0, sp
  4038e4:	add	w22, w20, #0x1
  4038e8:	bl	404840 <feof@plt+0x28a0>
  4038ec:	mov	x2, x0
  4038f0:	mov	w0, w22
  4038f4:	mov	x1, x21
  4038f8:	bl	403498 <feof@plt+0x14f8>
  4038fc:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403900:	ldrb	w8, [x8, #3992]
  403904:	mov	x3, x0
  403908:	cmp	w8, #0x1
  40390c:	b.ne	403950 <feof@plt+0x19b0>  // b.any
  403910:	add	w0, w20, #0x2
  403914:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  403918:	add	x2, x2, #0x667
  40391c:	mov	x1, x3
  403920:	bl	403498 <feof@plt+0x14f8>
  403924:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403928:	ldrb	w8, [x8, #3996]
  40392c:	mov	x3, x0
  403930:	cmp	w8, #0x1
  403934:	b.ne	403950 <feof@plt+0x19b0>  // b.any
  403938:	add	w0, w20, #0x3
  40393c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  403940:	add	x2, x2, #0x671
  403944:	mov	x1, x3
  403948:	bl	403498 <feof@plt+0x14f8>
  40394c:	mov	x3, x0
  403950:	mov	x0, x19
  403954:	mov	w1, wzr
  403958:	bl	4035a4 <feof@plt+0x1604>
  40395c:	mov	x0, sp
  403960:	bl	40b018 <_ZdlPvm@@Base+0xbac>
  403964:	ldp	x20, x19, [sp, #48]
  403968:	ldp	x22, x21, [sp, #32]
  40396c:	ldp	x29, x30, [sp, #16]
  403970:	mov	w0, wzr
  403974:	add	sp, sp, #0x40
  403978:	ret
  40397c:	mov	x19, x0
  403980:	mov	x0, sp
  403984:	bl	40b018 <_ZdlPvm@@Base+0xbac>
  403988:	mov	x0, x19
  40398c:	bl	401f50 <_Unwind_Resume@plt>
  403990:	stp	x29, x30, [sp, #-80]!
  403994:	stp	x20, x19, [sp, #64]
  403998:	mov	x19, x1
  40399c:	cmp	w0, #0x1
  4039a0:	str	x25, [sp, #16]
  4039a4:	stp	x24, x23, [sp, #32]
  4039a8:	stp	x22, x21, [sp, #48]
  4039ac:	mov	x29, sp
  4039b0:	cbz	w2, 403a14 <feof@plt+0x1a74>
  4039b4:	b.lt	403a70 <feof@plt+0x1ad0>  // b.tstop
  4039b8:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  4039bc:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1b94>
  4039c0:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1b94>
  4039c4:	mov	w23, w0
  4039c8:	add	x20, x20, #0x7aa
  4039cc:	add	x24, x24, #0x7b9
  4039d0:	add	x21, x21, #0x7b1
  4039d4:	mov	x25, x19
  4039d8:	b	4039ec <feof@plt+0x1a4c>
  4039dc:	str	x24, [x25]
  4039e0:	subs	x23, x23, #0x1
  4039e4:	add	x25, x25, #0x8
  4039e8:	b.eq	403a70 <feof@plt+0x1ad0>  // b.none
  4039ec:	ldr	x22, [x25]
  4039f0:	mov	x1, x20
  4039f4:	mov	x0, x22
  4039f8:	bl	401e80 <strcmp@plt>
  4039fc:	cbz	w0, 4039dc <feof@plt+0x1a3c>
  403a00:	mov	x0, x22
  403a04:	mov	x1, x21
  403a08:	bl	401e80 <strcmp@plt>
  403a0c:	cbnz	w0, 4039e0 <feof@plt+0x1a40>
  403a10:	b	4039dc <feof@plt+0x1a3c>
  403a14:	b.lt	403a70 <feof@plt+0x1ad0>  // b.tstop
  403a18:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403a1c:	ldrb	w21, [x8, #3992]
  403a20:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  403a24:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1b94>
  403a28:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1b94>
  403a2c:	mov	w22, w0
  403a30:	add	x20, x20, #0x7b9
  403a34:	add	x23, x23, #0x7aa
  403a38:	add	x24, x24, #0x7b1
  403a3c:	mov	x25, x19
  403a40:	b	403a50 <feof@plt+0x1ab0>
  403a44:	subs	x22, x22, #0x1
  403a48:	add	x25, x25, #0x8
  403a4c:	b.eq	403a70 <feof@plt+0x1ad0>  // b.none
  403a50:	ldr	x0, [x25]
  403a54:	mov	x1, x20
  403a58:	bl	401e80 <strcmp@plt>
  403a5c:	cbnz	w0, 403a44 <feof@plt+0x1aa4>
  403a60:	cmp	w21, #0x0
  403a64:	csel	x8, x24, x23, ne  // ne = any
  403a68:	str	x8, [x25]
  403a6c:	b	403a44 <feof@plt+0x1aa4>
  403a70:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403a74:	ldrsw	x8, [x8, #3976]
  403a78:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x1b94>
  403a7c:	add	x9, x9, #0x7be
  403a80:	ldr	x25, [sp, #16]
  403a84:	str	x9, [x19, x8, lsl #3]
  403a88:	ldp	x20, x19, [sp, #64]
  403a8c:	ldp	x22, x21, [sp, #48]
  403a90:	ldp	x24, x23, [sp, #32]
  403a94:	ldp	x29, x30, [sp], #80
  403a98:	ret
  403a9c:	sub	sp, sp, #0x40
  403aa0:	stp	x29, x30, [sp, #16]
  403aa4:	stp	x22, x21, [sp, #32]
  403aa8:	stp	x20, x19, [sp, #48]
  403aac:	add	x29, sp, #0x10
  403ab0:	mov	x19, x0
  403ab4:	mov	x0, sp
  403ab8:	mov	x20, x2
  403abc:	mov	w21, w1
  403ac0:	bl	40aea0 <_ZdlPvm@@Base+0xa34>
  403ac4:	mov	w2, #0x1                   	// #1
  403ac8:	mov	w0, w21
  403acc:	mov	x1, x20
  403ad0:	bl	403990 <feof@plt+0x19f0>
  403ad4:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ad8:	ldrsw	x8, [x8, #3976]
  403adc:	add	x1, x20, x8, lsl #3
  403ae0:	sub	w20, w21, w8
  403ae4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  403ae8:	add	x2, x2, #0x674
  403aec:	mov	w0, w20
  403af0:	bl	403498 <feof@plt+0x14f8>
  403af4:	mov	x21, x0
  403af8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  403afc:	add	x1, x1, #0x651
  403b00:	mov	x0, sp
  403b04:	bl	40b0f0 <_ZdlPvm@@Base+0xc84>
  403b08:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b0c:	ldr	x1, [x8, #3984]
  403b10:	mov	x0, sp
  403b14:	bl	40b2dc <_ZdlPvm@@Base+0xe70>
  403b18:	mov	x0, sp
  403b1c:	mov	w1, wzr
  403b20:	bl	4047f4 <feof@plt+0x2854>
  403b24:	mov	x0, sp
  403b28:	add	w22, w20, #0x1
  403b2c:	bl	404840 <feof@plt+0x28a0>
  403b30:	mov	x2, x0
  403b34:	mov	w0, w22
  403b38:	mov	x1, x21
  403b3c:	bl	403498 <feof@plt+0x14f8>
  403b40:	mov	x1, x0
  403b44:	add	w0, w20, #0x2
  403b48:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  403b4c:	add	x2, x2, #0x680
  403b50:	bl	403498 <feof@plt+0x14f8>
  403b54:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b58:	ldrb	w8, [x8, #3992]
  403b5c:	mov	x3, x0
  403b60:	cmp	w8, #0x1
  403b64:	b.ne	403ba8 <feof@plt+0x1c08>  // b.any
  403b68:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b6c:	ldrb	w8, [x8, #3996]
  403b70:	add	w0, w20, #0x3
  403b74:	cmp	w8, #0x1
  403b78:	b.ne	403b94 <feof@plt+0x1bf4>  // b.any
  403b7c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  403b80:	add	x2, x2, #0x667
  403b84:	mov	x1, x3
  403b88:	bl	403498 <feof@plt+0x14f8>
  403b8c:	mov	x3, x0
  403b90:	add	w0, w20, #0x4
  403b94:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  403b98:	add	x2, x2, #0x671
  403b9c:	mov	x1, x3
  403ba0:	bl	403498 <feof@plt+0x14f8>
  403ba4:	mov	x3, x0
  403ba8:	mov	w1, #0x1                   	// #1
  403bac:	mov	x0, x19
  403bb0:	bl	4035a4 <feof@plt+0x1604>
  403bb4:	mov	x0, sp
  403bb8:	bl	40b018 <_ZdlPvm@@Base+0xbac>
  403bbc:	ldp	x20, x19, [sp, #48]
  403bc0:	ldp	x22, x21, [sp, #32]
  403bc4:	ldp	x29, x30, [sp, #16]
  403bc8:	mov	w0, wzr
  403bcc:	add	sp, sp, #0x40
  403bd0:	ret
  403bd4:	mov	x19, x0
  403bd8:	mov	x0, sp
  403bdc:	bl	40b018 <_ZdlPvm@@Base+0xbac>
  403be0:	mov	x0, x19
  403be4:	bl	401f50 <_Unwind_Resume@plt>
  403be8:	stp	x29, x30, [sp, #-48]!
  403bec:	stp	x22, x21, [sp, #16]
  403bf0:	stp	x20, x19, [sp, #32]
  403bf4:	mov	x29, sp
  403bf8:	ldr	x8, [x1]
  403bfc:	adrp	x11, 40c000 <_ZdlPvm@@Base+0x1b94>
  403c00:	adrp	x9, 424000 <stderr@@GLIBC_2.17+0x1108>
  403c04:	adrp	x10, 421000 <_Znam@GLIBCXX_3.4>
  403c08:	add	x11, x11, #0x7ac
  403c0c:	mov	x19, x1
  403c10:	mov	w20, w0
  403c14:	str	x8, [x9, #1256]
  403c18:	str	x11, [x10, #688]
  403c1c:	bl	40792c <feof@plt+0x598c>
  403c20:	cbnz	w0, 403c40 <feof@plt+0x1ca0>
  403c24:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c28:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403c2c:	add	x1, x1, #0xfc8
  403c30:	add	x0, x0, #0x68b
  403c34:	mov	x2, x1
  403c38:	mov	x3, x1
  403c3c:	bl	4052a8 <feof@plt+0x3308>
  403c40:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  403c44:	ldr	x8, [x8, #56]
  403c48:	adrp	x9, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c4c:	str	x8, [x9, #3920]
  403c50:	cbz	x8, 403c5c <feof@plt+0x1cbc>
  403c54:	ldrb	w8, [x8]
  403c58:	cbnz	w8, 403c78 <feof@plt+0x1cd8>
  403c5c:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c60:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403c64:	add	x1, x1, #0xfc8
  403c68:	add	x0, x0, #0x6ac
  403c6c:	mov	x2, x1
  403c70:	mov	x3, x1
  403c74:	bl	4052a8 <feof@plt+0x3308>
  403c78:	bl	403d58 <feof@plt+0x1db8>
  403c7c:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  403c80:	str	w0, [x8, #672]
  403c84:	mov	w0, w20
  403c88:	mov	x1, x19
  403c8c:	bl	403e40 <feof@plt+0x1ea0>
  403c90:	mov	w21, w0
  403c94:	bl	404164 <feof@plt+0x21c4>
  403c98:	bl	4041d8 <feof@plt+0x2238>
  403c9c:	bl	404258 <feof@plt+0x22b8>
  403ca0:	cmp	w21, w20
  403ca4:	b.ge	403ce4 <feof@plt+0x1d44>  // b.tcont
  403ca8:	mov	w8, wzr
  403cac:	add	x22, x19, w21, sxtw #3
  403cb0:	sub	w21, w20, w21
  403cb4:	b	403cc4 <feof@plt+0x1d24>
  403cb8:	subs	w21, w21, #0x1
  403cbc:	add	x22, x22, #0x8
  403cc0:	b.eq	403ce8 <feof@plt+0x1d48>  // b.none
  403cc4:	ldr	x0, [x22]
  403cc8:	ldrb	w9, [x0]
  403ccc:	cmp	w9, #0x2d
  403cd0:	b.eq	403cb8 <feof@plt+0x1d18>  // b.none
  403cd4:	bl	4043c8 <feof@plt+0x2428>
  403cd8:	cbz	w0, 403d48 <feof@plt+0x1da8>
  403cdc:	mov	w8, #0x1                   	// #1
  403ce0:	b	403cb8 <feof@plt+0x1d18>
  403ce4:	mov	w8, wzr
  403ce8:	cbz	w8, 403cfc <feof@plt+0x1d5c>
  403cec:	bl	4044a0 <feof@plt+0x2500>
  403cf0:	cbz	w0, 403d10 <feof@plt+0x1d70>
  403cf4:	mov	w0, #0x1                   	// #1
  403cf8:	b	403d48 <feof@plt+0x1da8>
  403cfc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  403d00:	add	x0, x0, #0x814
  403d04:	bl	4043c8 <feof@plt+0x2428>
  403d08:	bl	4044a0 <feof@plt+0x2500>
  403d0c:	cbnz	w0, 403cf4 <feof@plt+0x1d54>
  403d10:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d14:	add	x21, x21, #0xfa0
  403d18:	mov	x0, x21
  403d1c:	mov	w1, w20
  403d20:	mov	x2, x19
  403d24:	bl	403a9c <feof@plt+0x1afc>
  403d28:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d2c:	ldr	x0, [x8, #3968]
  403d30:	bl	40456c <feof@plt+0x25cc>
  403d34:	mov	x0, x21
  403d38:	mov	w1, w20
  403d3c:	mov	x2, x19
  403d40:	bl	403858 <feof@plt+0x18b8>
  403d44:	mov	w0, wzr
  403d48:	ldp	x20, x19, [sp, #32]
  403d4c:	ldp	x22, x21, [sp, #16]
  403d50:	ldp	x29, x30, [sp], #48
  403d54:	ret
  403d58:	sub	sp, sp, #0x40
  403d5c:	stp	x29, x30, [sp, #16]
  403d60:	stp	x22, x21, [sp, #32]
  403d64:	stp	x20, x19, [sp, #48]
  403d68:	add	x29, sp, #0x10
  403d6c:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d70:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  403d74:	add	x0, x0, #0xf10
  403d78:	add	x1, x1, #0x7cf
  403d7c:	add	x2, sp, #0x8
  403d80:	bl	40aa7c <_ZdlPvm@@Base+0x610>
  403d84:	ldr	x8, [sp, #8]
  403d88:	mov	x19, x0
  403d8c:	mov	x0, x8
  403d90:	bl	401be0 <free@plt>
  403d94:	cbnz	x19, 403db4 <feof@plt+0x1e14>
  403d98:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d9c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403da0:	add	x1, x1, #0xfc8
  403da4:	add	x0, x0, #0x7c4
  403da8:	mov	x2, x1
  403dac:	mov	x3, x1
  403db0:	bl	4052a8 <feof@plt+0x3308>
  403db4:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  403db8:	adrp	x22, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403dbc:	add	x20, x20, #0x7da
  403dc0:	b	403dcc <feof@plt+0x1e2c>
  403dc4:	mov	w8, #0x1                   	// #1
  403dc8:	tbz	w8, #0, 403e28 <feof@plt+0x1e88>
  403dcc:	mov	x0, x19
  403dd0:	bl	4024bc <feof@plt+0x51c>
  403dd4:	cbz	w0, 403e08 <feof@plt+0x1e68>
  403dd8:	ldr	x0, [x22, #3872]
  403ddc:	add	x2, sp, #0x4
  403de0:	mov	x1, x20
  403de4:	bl	401d90 <__isoc99_sscanf@plt>
  403de8:	cmp	w0, #0x1
  403dec:	b.lt	403dc4 <feof@plt+0x1e24>  // b.tstop
  403df0:	mov	x0, x19
  403df4:	bl	401ba0 <fclose@plt>
  403df8:	ldr	w21, [sp, #4]
  403dfc:	mov	w8, wzr
  403e00:	tbnz	wzr, #0, 403dcc <feof@plt+0x1e2c>
  403e04:	b	403e28 <feof@plt+0x1e88>
  403e08:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403e0c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403e10:	add	x1, x1, #0xfc8
  403e14:	add	x0, x0, #0x7e1
  403e18:	mov	x2, x1
  403e1c:	mov	x3, x1
  403e20:	bl	4052a8 <feof@plt+0x3308>
  403e24:	mov	w21, wzr
  403e28:	mov	w0, w21
  403e2c:	ldp	x20, x19, [sp, #48]
  403e30:	ldp	x22, x21, [sp, #32]
  403e34:	ldp	x29, x30, [sp, #16]
  403e38:	add	sp, sp, #0x40
  403e3c:	ret
  403e40:	stp	x29, x30, [sp, #-96]!
  403e44:	stp	x28, x27, [sp, #16]
  403e48:	stp	x26, x25, [sp, #32]
  403e4c:	stp	x24, x23, [sp, #48]
  403e50:	stp	x22, x21, [sp, #64]
  403e54:	stp	x20, x19, [sp, #80]
  403e58:	mov	x29, sp
  403e5c:	mov	w19, w0
  403e60:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403e64:	add	x0, x0, #0x808
  403e68:	mov	x21, x1
  403e6c:	bl	401ef0 <getenv@plt>
  403e70:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x1b94>
  403e74:	add	x8, x8, #0xa01
  403e78:	cmp	x0, #0x0
  403e7c:	csel	x22, x8, x0, eq  // eq = none
  403e80:	mov	x0, x22
  403e84:	bl	401b40 <strlen@plt>
  403e88:	add	x0, x0, #0x6
  403e8c:	bl	401aa0 <_Znam@plt>
  403e90:	mov	x1, x22
  403e94:	mov	x20, x0
  403e98:	bl	401c60 <strcpy@plt>
  403e9c:	bl	401b40 <strlen@plt>
  403ea0:	mov	w9, #0x7274                	// #29300
  403ea4:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1b94>
  403ea8:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1b94>
  403eac:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x1b94>
  403eb0:	adrp	x25, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403eb4:	add	x8, x20, x0
  403eb8:	movk	w9, #0x666f, lsl #16
  403ebc:	mov	w10, #0x66                  	// #102
  403ec0:	add	x22, x22, #0x830
  403ec4:	add	x23, x23, #0x3b0
  403ec8:	add	x27, x27, #0x330
  403ecc:	adrp	x26, 425000 <stderr@@GLIBC_2.17+0x2108>
  403ed0:	adrp	x28, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ed4:	add	x25, x25, #0xf10
  403ed8:	adrp	x24, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403edc:	str	w9, [x8]
  403ee0:	strh	w10, [x8, #4]
  403ee4:	mov	w0, w19
  403ee8:	mov	x1, x21
  403eec:	mov	x2, x22
  403ef0:	mov	x3, x23
  403ef4:	mov	x4, xzr
  403ef8:	bl	4091d4 <feof@plt+0x7234>
  403efc:	add	w8, w0, #0x1
  403f00:	cmp	w8, #0x79
  403f04:	b.hi	404038 <feof@plt+0x2098>  // b.pmore
  403f08:	adr	x9, 403ee4 <feof@plt+0x1f44>
  403f0c:	ldrb	w10, [x27, x8]
  403f10:	add	x9, x9, x10, lsl #2
  403f14:	br	x9
  403f18:	ldr	x8, [x26, #40]
  403f1c:	str	x8, [x28, #4024]
  403f20:	b	403ee4 <feof@plt+0x1f44>
  403f24:	mov	w8, #0x1                   	// #1
  403f28:	adrp	x9, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f2c:	strb	w8, [x9, #3904]
  403f30:	b	403ee4 <feof@plt+0x1f44>
  403f34:	ldr	x0, [x26, #40]
  403f38:	bl	401cd0 <atoi@plt>
  403f3c:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  403f40:	str	w0, [x8, #668]
  403f44:	b	403ee4 <feof@plt+0x1f44>
  403f48:	mov	x22, x27
  403f4c:	mov	x27, x24
  403f50:	mov	x24, x25
  403f54:	mov	x25, x28
  403f58:	ldr	x28, [x26, #40]
  403f5c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  403f60:	add	x1, x1, #0xc94
  403f64:	mov	x0, x28
  403f68:	bl	401e80 <strcmp@plt>
  403f6c:	cbz	w0, 404044 <feof@plt+0x20a4>
  403f70:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x3b94>
  403f74:	mov	x0, x28
  403f78:	add	x1, x1, #0x35f
  403f7c:	bl	401e80 <strcmp@plt>
  403f80:	cbz	w0, 404054 <feof@plt+0x20b4>
  403f84:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  403f88:	add	x0, x0, #0x8a5
  403f8c:	mov	x1, x28
  403f90:	bl	401f90 <printf@plt>
  403f94:	b	40405c <feof@plt+0x20bc>
  403f98:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f9c:	mov	w9, #0x1                   	// #1
  403fa0:	strb	w9, [x8, #3996]
  403fa4:	b	403ee4 <feof@plt+0x1f44>
  403fa8:	ldr	x0, [x26, #40]
  403fac:	bl	401cd0 <atoi@plt>
  403fb0:	mov	w1, w0
  403fb4:	mov	w0, wzr
  403fb8:	bl	403170 <feof@plt+0x11d0>
  403fbc:	mov	w1, #0x4                   	// #4
  403fc0:	bl	403164 <feof@plt+0x11c4>
  403fc4:	cmp	w0, #0x3
  403fc8:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  403fcc:	str	w0, [x8, #680]
  403fd0:	b.ne	403ee4 <feof@plt+0x1f44>  // b.any
  403fd4:	b	404140 <feof@plt+0x21a0>
  403fd8:	ldr	x1, [x26, #40]
  403fdc:	mov	x0, x25
  403fe0:	bl	40a9a4 <_ZdlPvm@@Base+0x538>
  403fe4:	b	403ee4 <feof@plt+0x1f44>
  403fe8:	ldr	x0, [x26, #40]
  403fec:	bl	401cd0 <atoi@plt>
  403ff0:	mov	w1, w0
  403ff4:	mov	w0, wzr
  403ff8:	bl	403170 <feof@plt+0x11d0>
  403ffc:	mov	w1, #0x4                   	// #4
  404000:	bl	403164 <feof@plt+0x11c4>
  404004:	cmp	w0, #0x3
  404008:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  40400c:	str	w0, [x8, #676]
  404010:	b.ne	403ee4 <feof@plt+0x1f44>  // b.any
  404014:	b	404140 <feof@plt+0x21a0>
  404018:	ldr	x0, [x26, #40]
  40401c:	bl	401cd0 <atoi@plt>
  404020:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404024:	str	w0, [x8, #3936]
  404028:	b	403ee4 <feof@plt+0x1f44>
  40402c:	ldr	x8, [x26, #40]
  404030:	str	x8, [x24, #4016]
  404034:	b	403ee4 <feof@plt+0x1f44>
  404038:	cmp	w0, #0x100
  40403c:	b.ne	403ee4 <feof@plt+0x1f44>  // b.any
  404040:	b	40412c <feof@plt+0x218c>
  404044:	mov	w8, #0x1                   	// #1
  404048:	adrp	x9, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40404c:	strb	w8, [x9, #3992]
  404050:	b	40405c <feof@plt+0x20bc>
  404054:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404058:	strb	wzr, [x8, #3992]
  40405c:	mov	x28, x25
  404060:	mov	x25, x24
  404064:	mov	x24, x27
  404068:	mov	x27, x22
  40406c:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1b94>
  404070:	add	x22, x22, #0x830
  404074:	b	403ee4 <feof@plt+0x1f44>
  404078:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  40407c:	ldr	w22, [x8, #708]
  404080:	cmp	w22, w19
  404084:	b.ge	4040d4 <feof@plt+0x2134>  // b.tcont
  404088:	sxtw	x8, w22
  40408c:	add	x23, x21, x8, lsl #3
  404090:	adrp	x24, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404094:	b	4040ac <feof@plt+0x210c>
  404098:	str	w22, [x24, #3976]
  40409c:	add	w22, w22, #0x1
  4040a0:	cmp	w19, w22
  4040a4:	add	x23, x23, #0x8
  4040a8:	b.eq	4040d4 <feof@plt+0x2134>  // b.none
  4040ac:	ldr	x21, [x23]
  4040b0:	mov	x1, x20
  4040b4:	mov	x0, x21
  4040b8:	bl	401e80 <strcmp@plt>
  4040bc:	cbz	w0, 404098 <feof@plt+0x20f8>
  4040c0:	ldrb	w8, [x21]
  4040c4:	cmp	w8, #0x2d
  4040c8:	b.eq	40409c <feof@plt+0x20fc>  // b.none
  4040cc:	mov	w19, w22
  4040d0:	b	4040dc <feof@plt+0x213c>
  4040d4:	mov	x0, x20
  4040d8:	bl	401de0 <_ZdaPv@plt>
  4040dc:	mov	w0, w19
  4040e0:	ldp	x20, x19, [sp, #80]
  4040e4:	ldp	x22, x21, [sp, #64]
  4040e8:	ldp	x24, x23, [sp, #48]
  4040ec:	ldp	x26, x25, [sp, #32]
  4040f0:	ldp	x28, x27, [sp, #16]
  4040f4:	ldp	x29, x30, [sp], #96
  4040f8:	ret
  4040fc:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404100:	ldr	x1, [x8, #3808]
  404104:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404108:	add	x0, x0, #0x881
  40410c:	bl	401f90 <printf@plt>
  404110:	mov	w0, wzr
  404114:	bl	401f30 <exit@plt>
  404118:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40411c:	ldr	x0, [x8, #3832]
  404120:	bl	4047cc <feof@plt+0x282c>
  404124:	mov	w0, #0x1                   	// #1
  404128:	bl	401f30 <exit@plt>
  40412c:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404130:	ldr	x0, [x8, #3824]
  404134:	bl	4047cc <feof@plt+0x282c>
  404138:	mov	w0, wzr
  40413c:	bl	401f30 <exit@plt>
  404140:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404144:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404148:	add	x1, x1, #0xfc8
  40414c:	add	x0, x0, #0x853
  404150:	mov	x2, x1
  404154:	mov	x3, x1
  404158:	bl	405214 <feof@plt+0x3274>
  40415c:	mov	w0, #0x1                   	// #1
  404160:	bl	401f30 <exit@plt>
  404164:	stp	x29, x30, [sp, #-16]!
  404168:	mov	x29, sp
  40416c:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  404170:	adrp	x9, 421000 <_Znam@GLIBCXX_3.4>
  404174:	ldr	w1, [x8, #676]
  404178:	ldr	w2, [x9, #680]
  40417c:	orr	w8, w2, w1
  404180:	cbz	w8, 40419c <feof@plt+0x21fc>
  404184:	cbz	w1, 4041ac <feof@plt+0x220c>
  404188:	cbz	w2, 4041bc <feof@plt+0x221c>
  40418c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404190:	add	x0, x0, #0xa16
  404194:	bl	402724 <feof@plt+0x784>
  404198:	b	4041c8 <feof@plt+0x2228>
  40419c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  4041a0:	add	x0, x0, #0x364
  4041a4:	bl	402724 <feof@plt+0x784>
  4041a8:	b	4041c8 <feof@plt+0x2228>
  4041ac:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4041b0:	add	x0, x0, #0xa29
  4041b4:	mov	w1, w2
  4041b8:	b	4041c4 <feof@plt+0x2224>
  4041bc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4041c0:	add	x0, x0, #0xa02
  4041c4:	bl	402724 <feof@plt+0x784>
  4041c8:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041cc:	str	x0, [x8, #3928]
  4041d0:	ldp	x29, x30, [sp], #16
  4041d4:	ret
  4041d8:	sub	sp, sp, #0x30
  4041dc:	stp	x29, x30, [sp, #16]
  4041e0:	str	x19, [sp, #32]
  4041e4:	add	x29, sp, #0x10
  4041e8:	adrp	x19, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041ec:	ldr	x0, [x19, #4024]
  4041f0:	cbz	x0, 404218 <feof@plt+0x2278>
  4041f4:	ldrb	w8, [x0]
  4041f8:	cbz	w8, 404218 <feof@plt+0x2278>
  4041fc:	mov	w1, #0x1ff                 	// #511
  404200:	bl	401e10 <mkdir@plt>
  404204:	cbz	w0, 404218 <feof@plt+0x2278>
  404208:	bl	401df0 <__errno_location@plt>
  40420c:	ldr	w8, [x0]
  404210:	cmp	w8, #0x11
  404214:	b.ne	404228 <feof@plt+0x2288>  // b.any
  404218:	ldr	x19, [sp, #32]
  40421c:	ldp	x29, x30, [sp, #16]
  404220:	add	sp, sp, #0x30
  404224:	ret
  404228:	ldr	x1, [x19, #4024]
  40422c:	mov	x0, sp
  404230:	bl	404f80 <feof@plt+0x2fe0>
  404234:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404238:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  40423c:	add	x2, x2, #0xfc8
  404240:	add	x0, x0, #0xa41
  404244:	mov	x1, sp
  404248:	mov	x3, x2
  40424c:	bl	405214 <feof@plt+0x3274>
  404250:	mov	w0, #0x1                   	// #1
  404254:	bl	401f30 <exit@plt>
  404258:	stp	x29, x30, [sp, #-48]!
  40425c:	str	x21, [sp, #16]
  404260:	stp	x20, x19, [sp, #32]
  404264:	mov	x29, sp
  404268:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40426c:	ldr	x19, [x21, #4024]
  404270:	cbz	x19, 404284 <feof@plt+0x22e4>
  404274:	mov	w1, #0x25                  	// #37
  404278:	mov	x0, x19
  40427c:	bl	401c00 <strchr@plt>
  404280:	cbnz	x0, 404398 <feof@plt+0x23f8>
  404284:	adrp	x20, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404288:	ldr	x0, [x20, #4016]
  40428c:	cbz	x0, 40429c <feof@plt+0x22fc>
  404290:	mov	w1, #0x25                  	// #37
  404294:	bl	401c00 <strchr@plt>
  404298:	cbnz	x0, 4043a4 <feof@plt+0x2404>
  40429c:	cbz	x19, 4042e4 <feof@plt+0x2344>
  4042a0:	mov	x0, x19
  4042a4:	bl	401b40 <strlen@plt>
  4042a8:	cbz	x0, 4042f0 <feof@plt+0x2350>
  4042ac:	add	x8, x0, x19
  4042b0:	ldurb	w8, [x8, #-1]
  4042b4:	cmp	w8, #0x2f
  4042b8:	b.eq	4042f0 <feof@plt+0x2350>  // b.none
  4042bc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4042c0:	add	x0, x0, #0xabc
  4042c4:	mov	x1, x19
  4042c8:	bl	402724 <feof@plt+0x784>
  4042cc:	str	x0, [x21, #4024]
  4042d0:	cbnz	x0, 4042f0 <feof@plt+0x2350>
  4042d4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4042d8:	add	x0, x0, #0x4fa
  4042dc:	bl	402464 <feof@plt+0x4c4>
  4042e0:	b	4042f0 <feof@plt+0x2350>
  4042e4:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x1b94>
  4042e8:	add	x8, x8, #0xa01
  4042ec:	str	x8, [x21, #4024]
  4042f0:	ldr	x2, [x20, #4016]
  4042f4:	ldr	x19, [x21, #4024]
  4042f8:	cbz	x2, 404310 <feof@plt+0x2370>
  4042fc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404300:	add	x0, x0, #0xacd
  404304:	mov	x1, x19
  404308:	bl	402724 <feof@plt+0x784>
  40430c:	b	404328 <feof@plt+0x2388>
  404310:	bl	401d10 <getpid@plt>
  404314:	mov	w2, w0
  404318:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  40431c:	add	x0, x0, #0xac0
  404320:	mov	x1, x19
  404324:	bl	402724 <feof@plt+0x784>
  404328:	adrp	x19, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40432c:	str	x0, [x19, #3984]
  404330:	cbnz	x0, 404340 <feof@plt+0x23a0>
  404334:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404338:	add	x0, x0, #0x4fa
  40433c:	bl	402464 <feof@plt+0x4c4>
  404340:	ldr	x0, [x19, #3984]
  404344:	bl	401b40 <strlen@plt>
  404348:	add	x0, x0, #0x4
  40434c:	bl	401eb0 <malloc@plt>
  404350:	str	x0, [x20, #4016]
  404354:	cbnz	x0, 404364 <feof@plt+0x23c4>
  404358:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  40435c:	add	x0, x0, #0x609
  404360:	bl	402464 <feof@plt+0x4c4>
  404364:	ldr	x0, [x20, #4016]
  404368:	ldr	x1, [x19, #3984]
  40436c:	bl	401c60 <strcpy@plt>
  404370:	ldr	x19, [x20, #4016]
  404374:	mov	x0, x19
  404378:	bl	401b40 <strlen@plt>
  40437c:	mov	w8, #0x252d                	// #9517
  404380:	movk	w8, #0x64, lsl #16
  404384:	str	w8, [x19, x0]
  404388:	ldp	x20, x19, [sp, #32]
  40438c:	ldr	x21, [sp, #16]
  404390:	ldp	x29, x30, [sp], #48
  404394:	ret
  404398:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  40439c:	add	x0, x0, #0xa5e
  4043a0:	b	4043ac <feof@plt+0x240c>
  4043a4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4043a8:	add	x0, x0, #0xa90
  4043ac:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043b0:	add	x1, x1, #0xfc8
  4043b4:	mov	x2, x1
  4043b8:	mov	x3, x1
  4043bc:	bl	405214 <feof@plt+0x3274>
  4043c0:	mov	w0, #0x1                   	// #1
  4043c4:	bl	401f30 <exit@plt>
  4043c8:	sub	sp, sp, #0x50
  4043cc:	stp	x29, x30, [sp, #32]
  4043d0:	stp	x22, x21, [sp, #48]
  4043d4:	stp	x20, x19, [sp, #64]
  4043d8:	add	x29, sp, #0x20
  4043dc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  4043e0:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043e4:	add	x1, x1, #0x814
  4043e8:	mov	x19, x0
  4043ec:	str	x0, [x21, #4056]
  4043f0:	bl	401e80 <strcmp@plt>
  4043f4:	adrp	x22, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043f8:	cbz	w0, 40445c <feof@plt+0x24bc>
  4043fc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  404400:	add	x1, x1, #0xc67
  404404:	mov	x0, x19
  404408:	bl	401e60 <fopen@plt>
  40440c:	mov	x20, x0
  404410:	cbnz	x0, 404460 <feof@plt+0x24c0>
  404414:	add	x0, sp, #0x10
  404418:	mov	x1, x19
  40441c:	bl	404f80 <feof@plt+0x2fe0>
  404420:	bl	401df0 <__errno_location@plt>
  404424:	ldr	w0, [x0]
  404428:	bl	401c50 <strerror@plt>
  40442c:	mov	x1, x0
  404430:	mov	x0, sp
  404434:	bl	404f80 <feof@plt+0x2fe0>
  404438:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  40443c:	adrp	x3, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404440:	add	x0, x0, #0xb0f
  404444:	add	x3, x3, #0xfc8
  404448:	add	x1, sp, #0x10
  40444c:	mov	x2, sp
  404450:	bl	405214 <feof@plt+0x3274>
  404454:	mov	w0, wzr
  404458:	b	40448c <feof@plt+0x24ec>
  40445c:	ldr	x20, [x22, #3816]
  404460:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404464:	add	x0, x0, #0xfa0
  404468:	mov	x1, x20
  40446c:	bl	4028a0 <feof@plt+0x900>
  404470:	ldr	x8, [x22, #3816]
  404474:	cmp	x20, x8
  404478:	b.eq	404484 <feof@plt+0x24e4>  // b.none
  40447c:	mov	x0, x20
  404480:	bl	401ba0 <fclose@plt>
  404484:	str	xzr, [x21, #4056]
  404488:	mov	w0, #0x1                   	// #1
  40448c:	ldp	x20, x19, [sp, #64]
  404490:	ldp	x22, x21, [sp, #48]
  404494:	ldp	x29, x30, [sp, #32]
  404498:	add	sp, sp, #0x50
  40449c:	ret
  4044a0:	stp	x29, x30, [sp, #-16]!
  4044a4:	mov	x29, sp
  4044a8:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4044ac:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4044b0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  4044b4:	add	x0, x0, #0xf38
  4044b8:	add	x1, x1, #0xad2
  4044bc:	add	x2, x2, #0x7bb
  4044c0:	mov	w3, #0x1                   	// #1
  4044c4:	bl	40bc70 <_ZdlPvm@@Base+0x1804>
  4044c8:	cbz	x0, 404554 <feof@plt+0x25b4>
  4044cc:	bl	401ba0 <fclose@plt>
  4044d0:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4044d4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4044d8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  4044dc:	add	x0, x0, #0xf30
  4044e0:	add	x1, x1, #0xae0
  4044e4:	add	x2, x2, #0xae7
  4044e8:	mov	w3, #0x1                   	// #1
  4044ec:	bl	40bc70 <_ZdlPvm@@Base+0x1804>
  4044f0:	cbz	x0, 404554 <feof@plt+0x25b4>
  4044f4:	bl	401ba0 <fclose@plt>
  4044f8:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4044fc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  404500:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  404504:	add	x0, x0, #0xf48
  404508:	add	x1, x1, #0xad2
  40450c:	add	x2, x2, #0x7bb
  404510:	mov	w3, #0x1                   	// #1
  404514:	bl	40bc70 <_ZdlPvm@@Base+0x1804>
  404518:	cbz	x0, 404554 <feof@plt+0x25b4>
  40451c:	bl	401ba0 <fclose@plt>
  404520:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404524:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  404528:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  40452c:	add	x0, x0, #0xf80
  404530:	add	x1, x1, #0xaea
  404534:	add	x2, x2, #0xaf4
  404538:	mov	w3, #0x1                   	// #1
  40453c:	bl	40bc70 <_ZdlPvm@@Base+0x1804>
  404540:	cbz	x0, 404554 <feof@plt+0x25b4>
  404544:	bl	401ba0 <fclose@plt>
  404548:	mov	w0, wzr
  40454c:	ldp	x29, x30, [sp], #16
  404550:	ret
  404554:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404558:	add	x0, x0, #0xad7
  40455c:	bl	402464 <feof@plt+0x4c4>
  404560:	mov	w0, #0xffffffff            	// #-1
  404564:	ldp	x29, x30, [sp], #16
  404568:	ret
  40456c:	sub	sp, sp, #0x70
  404570:	stp	x29, x30, [sp, #16]
  404574:	stp	x28, x27, [sp, #32]
  404578:	stp	x26, x25, [sp, #48]
  40457c:	stp	x24, x23, [sp, #64]
  404580:	stp	x22, x21, [sp, #80]
  404584:	stp	x20, x19, [sp, #96]
  404588:	add	x29, sp, #0x10
  40458c:	mov	x20, x0
  404590:	mov	w0, #0x28                  	// #40
  404594:	bl	40a3d0 <_Znwm@@Base>
  404598:	mov	x19, x0
  40459c:	mov	x1, x20
  4045a0:	bl	404848 <feof@plt+0x28a8>
  4045a4:	mov	x0, x19
  4045a8:	bl	404940 <feof@plt+0x29a0>
  4045ac:	mov	w1, w0
  4045b0:	mov	x0, x19
  4045b4:	bl	4049d4 <feof@plt+0x2a34>
  4045b8:	mvn	w8, w0
  4045bc:	tst	w8, #0xff
  4045c0:	b.eq	404718 <feof@plt+0x2778>  // b.none
  4045c4:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  4045c8:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4045cc:	add	x20, x20, #0xaf7
  4045d0:	add	x21, x21, #0xf68
  4045d4:	mov	w28, #0xff                  	// #255
  4045d8:	b	404614 <feof@plt+0x2674>
  4045dc:	mov	x0, x19
  4045e0:	bl	404940 <feof@plt+0x29a0>
  4045e4:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4045e8:	ldr	x1, [x8, #3832]
  4045ec:	and	w0, w0, #0xff
  4045f0:	bl	401d70 <fputc@plt>
  4045f4:	mov	x0, x19
  4045f8:	bl	404940 <feof@plt+0x29a0>
  4045fc:	mov	w1, w0
  404600:	mov	x0, x19
  404604:	bl	4049d4 <feof@plt+0x2a34>
  404608:	mvn	w8, w0
  40460c:	tst	w8, #0xff
  404610:	b.eq	404718 <feof@plt+0x2778>  // b.none
  404614:	mov	x0, x19
  404618:	mov	x1, x20
  40461c:	bl	404b54 <feof@plt+0x2bb4>
  404620:	cbz	w0, 4045dc <feof@plt+0x263c>
  404624:	mov	x0, x19
  404628:	bl	404ce8 <feof@plt+0x2d48>
  40462c:	mov	w22, w0
  404630:	mov	x0, x19
  404634:	bl	404ce8 <feof@plt+0x2d48>
  404638:	mov	w23, w0
  40463c:	mov	x0, x19
  404640:	bl	404ce8 <feof@plt+0x2d48>
  404644:	mov	w24, w0
  404648:	mov	x0, x19
  40464c:	bl	404ce8 <feof@plt+0x2d48>
  404650:	mov	w25, w0
  404654:	mov	x0, x19
  404658:	bl	404ce8 <feof@plt+0x2d48>
  40465c:	mov	w26, w0
  404660:	mov	x0, x19
  404664:	bl	404ce8 <feof@plt+0x2d48>
  404668:	mov	w27, w0
  40466c:	mov	x0, x19
  404670:	bl	404ea0 <feof@plt+0x2f00>
  404674:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  404678:	ldr	w6, [x8, #672]
  40467c:	str	x0, [sp]
  404680:	mov	x0, x21
  404684:	mov	w1, w23
  404688:	mov	w2, w24
  40468c:	mov	w3, w25
  404690:	mov	w4, w26
  404694:	mov	w5, w22
  404698:	mov	w7, w27
  40469c:	bl	403304 <feof@plt+0x1364>
  4046a0:	b	4046cc <feof@plt+0x272c>
  4046a4:	mov	x0, x19
  4046a8:	bl	404940 <feof@plt+0x29a0>
  4046ac:	mov	w1, w0
  4046b0:	mov	x0, x19
  4046b4:	bl	4049d4 <feof@plt+0x2a34>
  4046b8:	bics	wzr, w28, w0
  4046bc:	cset	w22, ne  // ne = any
  4046c0:	mov	x0, x19
  4046c4:	bl	404940 <feof@plt+0x29a0>
  4046c8:	tbz	w22, #0, 4046f4 <feof@plt+0x2754>
  4046cc:	mov	x0, x19
  4046d0:	bl	404940 <feof@plt+0x29a0>
  4046d4:	mov	w1, w0
  4046d8:	mov	x0, x19
  4046dc:	bl	4049d4 <feof@plt+0x2a34>
  4046e0:	and	w8, w0, #0xff
  4046e4:	cmp	w8, #0xa
  4046e8:	b.ne	4046a4 <feof@plt+0x2704>  // b.any
  4046ec:	mov	w22, wzr
  4046f0:	b	4046c0 <feof@plt+0x2720>
  4046f4:	mov	w1, w0
  4046f8:	mov	x0, x19
  4046fc:	bl	4049d4 <feof@plt+0x2a34>
  404700:	and	w8, w0, #0xff
  404704:	cmp	w8, #0xa
  404708:	b.ne	4045f4 <feof@plt+0x2654>  // b.any
  40470c:	mov	x0, x19
  404710:	bl	404940 <feof@plt+0x29a0>
  404714:	b	4045f4 <feof@plt+0x2654>
  404718:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40471c:	add	x0, x0, #0xf68
  404720:	bl	4033b4 <feof@plt+0x1414>
  404724:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404728:	ldrb	w8, [x8, #3904]
  40472c:	cmp	w8, #0x1
  404730:	b.eq	404764 <feof@plt+0x27c4>  // b.none
  404734:	mov	x0, x19
  404738:	bl	4048e0 <feof@plt+0x2940>
  40473c:	mov	x0, x19
  404740:	bl	40a454 <_ZdlPv@@Base>
  404744:	ldp	x20, x19, [sp, #96]
  404748:	ldp	x22, x21, [sp, #80]
  40474c:	ldp	x24, x23, [sp, #64]
  404750:	ldp	x26, x25, [sp, #48]
  404754:	ldp	x28, x27, [sp, #32]
  404758:	ldp	x29, x30, [sp, #16]
  40475c:	add	sp, sp, #0x70
  404760:	ret
  404764:	adrp	x20, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404768:	ldr	x3, [x20, #3832]
  40476c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404770:	add	x0, x0, #0xb09
  404774:	mov	w1, #0x5                   	// #5
  404778:	mov	w2, #0x1                   	// #1
  40477c:	bl	401f40 <fwrite@plt>
  404780:	ldr	x0, [x20, #3832]
  404784:	bl	401db0 <fflush@plt>
  404788:	b	404734 <feof@plt+0x2794>
  40478c:	mov	x20, x0
  404790:	mov	x0, x19
  404794:	bl	40a454 <_ZdlPv@@Base>
  404798:	mov	x0, x20
  40479c:	bl	401f50 <_Unwind_Resume@plt>
  4047a0:	stp	x29, x30, [sp, #-32]!
  4047a4:	str	x19, [sp, #16]
  4047a8:	mov	x29, sp
  4047ac:	mov	x19, x0
  4047b0:	bl	401b40 <strlen@plt>
  4047b4:	mov	x1, x0
  4047b8:	mov	x0, x19
  4047bc:	bl	402b24 <feof@plt+0xb84>
  4047c0:	ldr	x19, [sp, #16]
  4047c4:	ldp	x29, x30, [sp], #32
  4047c8:	ret
  4047cc:	stp	x29, x30, [sp, #-16]!
  4047d0:	mov	x3, x0
  4047d4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4047d8:	add	x0, x0, #0x8d8
  4047dc:	mov	w1, #0x129                 	// #297
  4047e0:	mov	w2, #0x1                   	// #1
  4047e4:	mov	x29, sp
  4047e8:	bl	401f40 <fwrite@plt>
  4047ec:	ldp	x29, x30, [sp], #16
  4047f0:	ret
  4047f4:	stp	x29, x30, [sp, #-32]!
  4047f8:	stp	x20, x19, [sp, #16]
  4047fc:	mov	x29, sp
  404800:	ldp	w8, w9, [x0, #8]
  404804:	mov	x19, x0
  404808:	mov	w20, w1
  40480c:	cmp	w8, w9
  404810:	b.lt	40481c <feof@plt+0x287c>  // b.tstop
  404814:	mov	x0, x19
  404818:	bl	40b204 <_ZdlPvm@@Base+0xd98>
  40481c:	ldrsw	x8, [x19, #8]
  404820:	ldr	x9, [x19]
  404824:	mov	x0, x19
  404828:	add	w10, w8, #0x1
  40482c:	str	w10, [x19, #8]
  404830:	strb	w20, [x9, x8]
  404834:	ldp	x20, x19, [sp, #16]
  404838:	ldp	x29, x30, [sp], #32
  40483c:	ret
  404840:	ldr	x0, [x0]
  404844:	ret
  404848:	stp	x29, x30, [sp, #-32]!
  40484c:	stp	x20, x19, [sp, #16]
  404850:	mov	x29, sp
  404854:	mov	x20, x0
  404858:	mov	w0, #0x1000                	// #4096
  40485c:	mov	x19, x1
  404860:	bl	401eb0 <malloc@plt>
  404864:	str	x0, [x20]
  404868:	cbnz	x0, 404878 <feof@plt+0x28d8>
  40486c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404870:	add	x0, x0, #0x609
  404874:	bl	402464 <feof@plt+0x4c4>
  404878:	mov	w8, #0x1                   	// #1
  40487c:	stp	xzr, xzr, [x20, #8]
  404880:	str	w8, [x20, #32]
  404884:	ldrb	w8, [x19]
  404888:	cbz	w8, 4048d4 <feof@plt+0x2934>
  40488c:	mov	w0, wzr
  404890:	bl	401e00 <dup@plt>
  404894:	str	w0, [x20, #36]
  404898:	tbz	w0, #31, 4048a8 <feof@plt+0x2908>
  40489c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4048a0:	add	x0, x0, #0xb23
  4048a4:	bl	402464 <feof@plt+0x4c4>
  4048a8:	mov	w0, wzr
  4048ac:	bl	401e70 <close@plt>
  4048b0:	mov	x0, x19
  4048b4:	mov	w1, wzr
  4048b8:	bl	401b80 <open@plt>
  4048bc:	cbz	w0, 4048d0 <feof@plt+0x2930>
  4048c0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4048c4:	add	x0, x0, #0xb2d
  4048c8:	bl	402464 <feof@plt+0x4c4>
  4048cc:	b	4048d4 <feof@plt+0x2934>
  4048d0:	str	x19, [x20, #24]
  4048d4:	ldp	x20, x19, [sp, #16]
  4048d8:	ldp	x29, x30, [sp], #32
  4048dc:	ret
  4048e0:	stp	x29, x30, [sp, #-32]!
  4048e4:	str	x19, [sp, #16]
  4048e8:	mov	x29, sp
  4048ec:	mov	x19, x0
  4048f0:	ldr	x0, [x0]
  4048f4:	cbz	x0, 4048fc <feof@plt+0x295c>
  4048f8:	bl	401be0 <free@plt>
  4048fc:	mov	w0, wzr
  404900:	bl	401e70 <close@plt>
  404904:	ldr	w0, [x19, #36]
  404908:	bl	401e00 <dup@plt>
  40490c:	tbz	w0, #31, 40491c <feof@plt+0x297c>
  404910:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404914:	add	x0, x0, #0xb46
  404918:	bl	402464 <feof@plt+0x4c4>
  40491c:	ldr	w0, [x19, #36]
  404920:	bl	401e70 <close@plt>
  404924:	ldr	x19, [sp, #16]
  404928:	ldp	x29, x30, [sp], #32
  40492c:	ret
  404930:	bl	404f4c <feof@plt+0x2fac>
  404934:	stp	x29, x30, [sp, #-16]!
  404938:	mov	x29, sp
  40493c:	bl	401f30 <exit@plt>
  404940:	sub	sp, sp, #0x30
  404944:	stp	x29, x30, [sp, #16]
  404948:	stp	x20, x19, [sp, #32]
  40494c:	add	x29, sp, #0x10
  404950:	ldrsw	x8, [x0, #8]
  404954:	mov	x19, x0
  404958:	cmp	w8, #0x1
  40495c:	b.lt	404974 <feof@plt+0x29d4>  // b.tstop
  404960:	ldr	x9, [x19]
  404964:	sub	x8, x8, #0x1
  404968:	str	w8, [x19, #8]
  40496c:	ldrb	w0, [x9, x8]
  404970:	b	4049c4 <feof@plt+0x2a24>
  404974:	sub	x1, x29, #0x4
  404978:	mov	w2, #0x1                   	// #1
  40497c:	mov	w0, wzr
  404980:	mov	w20, #0x1                   	// #1
  404984:	bl	401c40 <read@plt>
  404988:	cmp	x0, #0x1
  40498c:	b.ne	4049bc <feof@plt+0x2a1c>  // b.any
  404990:	ldr	w8, [x19, #16]
  404994:	cbz	w8, 4049a0 <feof@plt+0x2a00>
  404998:	ldurb	w0, [x29, #-4]
  40499c:	bl	401cc0 <putchar@plt>
  4049a0:	ldurb	w0, [x29, #-4]
  4049a4:	cmp	w0, #0xa
  4049a8:	b.ne	4049c4 <feof@plt+0x2a24>  // b.any
  4049ac:	ldr	w8, [x19, #32]
  4049b0:	add	w8, w8, #0x1
  4049b4:	str	w8, [x19, #32]
  4049b8:	b	4049c4 <feof@plt+0x2a24>
  4049bc:	mov	w0, #0xff                  	// #255
  4049c0:	str	w20, [x19, #20]
  4049c4:	ldp	x20, x19, [sp, #32]
  4049c8:	ldp	x29, x30, [sp, #16]
  4049cc:	add	sp, sp, #0x30
  4049d0:	ret
  4049d4:	stp	x29, x30, [sp, #-32]!
  4049d8:	stp	x20, x19, [sp, #16]
  4049dc:	ldrsw	x8, [x0, #8]
  4049e0:	mov	w19, w1
  4049e4:	mov	x29, sp
  4049e8:	cmp	w8, #0xfff
  4049ec:	b.gt	404a14 <feof@plt+0x2a74>
  4049f0:	ldr	x9, [x0]
  4049f4:	strb	w19, [x9, x8]
  4049f8:	ldr	w8, [x0, #8]
  4049fc:	add	w8, w8, #0x1
  404a00:	str	w8, [x0, #8]
  404a04:	mov	w0, w19
  404a08:	ldp	x20, x19, [sp, #16]
  404a0c:	ldp	x29, x30, [sp], #32
  404a10:	ret
  404a14:	adrp	x20, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a18:	ldr	x0, [x20, #3832]
  404a1c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  404a20:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  404a24:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1b94>
  404a28:	add	x1, x1, #0xb54
  404a2c:	add	x2, x2, #0xb64
  404a30:	add	x4, x4, #0xb82
  404a34:	mov	w3, #0x93                  	// #147
  404a38:	bl	401b50 <fprintf@plt>
  404a3c:	cbz	w0, 404a04 <feof@plt+0x2a64>
  404a40:	ldr	x0, [x20, #3832]
  404a44:	bl	401db0 <fflush@plt>
  404a48:	cbz	w0, 404a04 <feof@plt+0x2a64>
  404a4c:	mov	w0, #0x1                   	// #1
  404a50:	bl	404934 <feof@plt+0x2994>
  404a54:	stp	x29, x30, [sp, #-32]!
  404a58:	str	x19, [sp, #16]
  404a5c:	mov	x29, sp
  404a60:	mov	x19, x0
  404a64:	bl	404940 <feof@plt+0x29a0>
  404a68:	mov	w1, w0
  404a6c:	mov	x0, x19
  404a70:	bl	4049d4 <feof@plt+0x2a34>
  404a74:	and	w8, w0, #0xff
  404a78:	cmp	w8, #0xa
  404a7c:	b.eq	404a98 <feof@plt+0x2af8>  // b.none
  404a80:	ldr	w8, [x19, #20]
  404a84:	cbnz	w8, 404a98 <feof@plt+0x2af8>
  404a88:	mov	x0, x19
  404a8c:	bl	404940 <feof@plt+0x29a0>
  404a90:	mov	x0, x19
  404a94:	b	404a64 <feof@plt+0x2ac4>
  404a98:	ldr	x19, [sp, #16]
  404a9c:	ldp	x29, x30, [sp], #32
  404aa0:	ret
  404aa4:	stp	x29, x30, [sp, #-32]!
  404aa8:	str	x19, [sp, #16]
  404aac:	mov	x29, sp
  404ab0:	mov	x19, x0
  404ab4:	mov	x0, x19
  404ab8:	bl	404940 <feof@plt+0x29a0>
  404abc:	mov	w1, w0
  404ac0:	mov	x0, x19
  404ac4:	bl	4049d4 <feof@plt+0x2a34>
  404ac8:	bl	404b24 <feof@plt+0x2b84>
  404acc:	cbnz	w0, 404af0 <feof@plt+0x2b50>
  404ad0:	mov	x0, x19
  404ad4:	bl	404940 <feof@plt+0x29a0>
  404ad8:	mov	w1, w0
  404adc:	mov	x0, x19
  404ae0:	bl	4049d4 <feof@plt+0x2a34>
  404ae4:	and	w8, w0, #0xff
  404ae8:	cmp	w8, #0x23
  404aec:	b.ne	404b18 <feof@plt+0x2b78>  // b.any
  404af0:	ldr	w8, [x19, #20]
  404af4:	cbnz	w8, 404b18 <feof@plt+0x2b78>
  404af8:	mov	x0, x19
  404afc:	bl	404940 <feof@plt+0x29a0>
  404b00:	and	w8, w0, #0xff
  404b04:	cmp	w8, #0x23
  404b08:	b.ne	404ab4 <feof@plt+0x2b14>  // b.any
  404b0c:	mov	x0, x19
  404b10:	bl	404a54 <feof@plt+0x2ab4>
  404b14:	b	404ab4 <feof@plt+0x2b14>
  404b18:	ldr	x19, [sp, #16]
  404b1c:	ldp	x29, x30, [sp], #32
  404b20:	ret
  404b24:	and	w9, w0, #0xff
  404b28:	mov	w8, w0
  404b2c:	cmp	w9, #0x9
  404b30:	mov	w0, #0x1                   	// #1
  404b34:	b.eq	404b40 <feof@plt+0x2ba0>  // b.none
  404b38:	cmp	w9, #0x20
  404b3c:	b.ne	404b44 <feof@plt+0x2ba4>  // b.any
  404b40:	ret
  404b44:	and	w8, w8, #0xff
  404b48:	cmp	w8, #0xa
  404b4c:	cset	w0, eq  // eq = none
  404b50:	ret
  404b54:	stp	x29, x30, [sp, #-96]!
  404b58:	str	x27, [sp, #16]
  404b5c:	stp	x26, x25, [sp, #32]
  404b60:	stp	x24, x23, [sp, #48]
  404b64:	stp	x22, x21, [sp, #64]
  404b68:	stp	x20, x19, [sp, #80]
  404b6c:	mov	x29, sp
  404b70:	mov	x19, x0
  404b74:	mov	x0, x1
  404b78:	mov	x20, x1
  404b7c:	bl	401b40 <strlen@plt>
  404b80:	mov	x21, x0
  404b84:	cmp	w21, #0x1
  404b88:	b.lt	404c20 <feof@plt+0x2c80>  // b.tstop
  404b8c:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1b94>
  404b90:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1b94>
  404b94:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1b94>
  404b98:	mov	x25, xzr
  404b9c:	and	x26, x21, #0xffffffff
  404ba0:	adrp	x27, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ba4:	add	x22, x22, #0xb54
  404ba8:	add	x23, x23, #0xb64
  404bac:	add	x24, x24, #0xbc3
  404bb0:	mov	x0, x19
  404bb4:	bl	404940 <feof@plt+0x29a0>
  404bb8:	mov	w1, w0
  404bbc:	mov	x0, x19
  404bc0:	bl	4049d4 <feof@plt+0x2a34>
  404bc4:	ldrb	w8, [x20, x25]
  404bc8:	cmp	w8, w0, uxtb
  404bcc:	b.ne	404c24 <feof@plt+0x2c84>  // b.any
  404bd0:	mov	x0, x19
  404bd4:	bl	404940 <feof@plt+0x29a0>
  404bd8:	ldrb	w8, [x20, x25]
  404bdc:	cmp	w8, w0, uxtb
  404be0:	b.ne	404bf4 <feof@plt+0x2c54>  // b.any
  404be4:	add	x25, x25, #0x1
  404be8:	cmp	x26, x25
  404bec:	b.ne	404bb0 <feof@plt+0x2c10>  // b.any
  404bf0:	b	404c34 <feof@plt+0x2c94>
  404bf4:	ldr	x0, [x27, #3832]
  404bf8:	mov	w3, #0xc9                  	// #201
  404bfc:	mov	x1, x22
  404c00:	mov	x2, x23
  404c04:	mov	x4, x24
  404c08:	bl	401b50 <fprintf@plt>
  404c0c:	cbz	w0, 404be4 <feof@plt+0x2c44>
  404c10:	ldr	x0, [x27, #3832]
  404c14:	bl	401db0 <fflush@plt>
  404c18:	cbz	w0, 404be4 <feof@plt+0x2c44>
  404c1c:	b	404cc0 <feof@plt+0x2d20>
  404c20:	mov	w25, wzr
  404c24:	cmp	w25, w21
  404c28:	b.ne	404c40 <feof@plt+0x2ca0>  // b.any
  404c2c:	mov	w0, #0x1                   	// #1
  404c30:	b	404ccc <feof@plt+0x2d2c>
  404c34:	mov	w25, w21
  404c38:	cmp	w25, w21
  404c3c:	b.eq	404c2c <feof@plt+0x2c8c>  // b.none
  404c40:	cmp	w25, #0x1
  404c44:	b.lt	404cc8 <feof@plt+0x2d28>  // b.tstop
  404c48:	sub	x24, x20, #0x1
  404c4c:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  404c50:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1b94>
  404c54:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1b94>
  404c58:	mov	w23, w25
  404c5c:	adrp	x25, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404c60:	add	x20, x20, #0xb54
  404c64:	add	x21, x21, #0xb64
  404c68:	add	x22, x22, #0xbc3
  404c6c:	b	404c80 <feof@plt+0x2ce0>
  404c70:	sub	x23, x23, #0x1
  404c74:	add	x8, x23, #0x1
  404c78:	cmp	x8, #0x1
  404c7c:	b.le	404cc8 <feof@plt+0x2d28>
  404c80:	ldrb	w1, [x24, x23]
  404c84:	mov	x0, x19
  404c88:	bl	4049d4 <feof@plt+0x2a34>
  404c8c:	ldrb	w8, [x24, x23]
  404c90:	cmp	w8, w0, uxtb
  404c94:	b.eq	404c70 <feof@plt+0x2cd0>  // b.none
  404c98:	ldr	x0, [x25, #3832]
  404c9c:	mov	w3, #0xd3                  	// #211
  404ca0:	mov	x1, x20
  404ca4:	mov	x2, x21
  404ca8:	mov	x4, x22
  404cac:	bl	401b50 <fprintf@plt>
  404cb0:	cbz	w0, 404c70 <feof@plt+0x2cd0>
  404cb4:	ldr	x0, [x25, #3832]
  404cb8:	bl	401db0 <fflush@plt>
  404cbc:	cbz	w0, 404c70 <feof@plt+0x2cd0>
  404cc0:	mov	w0, #0x1                   	// #1
  404cc4:	bl	404934 <feof@plt+0x2994>
  404cc8:	mov	w0, wzr
  404ccc:	ldp	x20, x19, [sp, #80]
  404cd0:	ldp	x22, x21, [sp, #64]
  404cd4:	ldp	x24, x23, [sp, #48]
  404cd8:	ldp	x26, x25, [sp, #32]
  404cdc:	ldr	x27, [sp, #16]
  404ce0:	ldp	x29, x30, [sp], #96
  404ce4:	ret
  404ce8:	stp	x29, x30, [sp, #-64]!
  404cec:	str	x23, [sp, #16]
  404cf0:	stp	x22, x21, [sp, #32]
  404cf4:	stp	x20, x19, [sp, #48]
  404cf8:	mov	x29, sp
  404cfc:	mov	x19, x0
  404d00:	bl	404940 <feof@plt+0x29a0>
  404d04:	mov	w20, w0
  404d08:	bl	404b24 <feof@plt+0x2b84>
  404d0c:	cbz	w0, 404d18 <feof@plt+0x2d78>
  404d10:	mov	x0, x19
  404d14:	b	404d00 <feof@plt+0x2d60>
  404d18:	and	w8, w20, #0xff
  404d1c:	cmp	w8, #0x2d
  404d20:	b.ne	404d38 <feof@plt+0x2d98>  // b.any
  404d24:	mov	x0, x19
  404d28:	bl	404940 <feof@plt+0x29a0>
  404d2c:	mov	w20, w0
  404d30:	mov	w21, #0xffffffff            	// #-1
  404d34:	b	404d3c <feof@plt+0x2d9c>
  404d38:	mov	w21, #0x1                   	// #1
  404d3c:	mov	w0, w20
  404d40:	bl	404df0 <feof@plt+0x2e50>
  404d44:	mov	w22, wzr
  404d48:	cbz	w0, 404d80 <feof@plt+0x2de0>
  404d4c:	mov	w23, #0xa                   	// #10
  404d50:	sub	w9, w20, #0x30
  404d54:	and	w8, w20, #0xff
  404d58:	and	w9, w9, #0xff
  404d5c:	sub	w8, w8, #0x30
  404d60:	cmp	w9, #0xa
  404d64:	csel	w8, w8, wzr, cc  // cc = lo, ul, last
  404d68:	mov	x0, x19
  404d6c:	madd	w22, w22, w23, w8
  404d70:	bl	404940 <feof@plt+0x29a0>
  404d74:	mov	w20, w0
  404d78:	bl	404df0 <feof@plt+0x2e50>
  404d7c:	cbnz	w0, 404d50 <feof@plt+0x2db0>
  404d80:	mov	x0, x19
  404d84:	mov	w1, w20
  404d88:	bl	4049d4 <feof@plt+0x2a34>
  404d8c:	and	w8, w20, #0xff
  404d90:	cmp	w8, w0, uxtb
  404d94:	b.ne	404db0 <feof@plt+0x2e10>  // b.any
  404d98:	mul	w0, w22, w21
  404d9c:	ldp	x20, x19, [sp, #48]
  404da0:	ldp	x22, x21, [sp, #32]
  404da4:	ldr	x23, [sp, #16]
  404da8:	ldp	x29, x30, [sp], #64
  404dac:	ret
  404db0:	adrp	x19, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404db4:	ldr	x0, [x19, #3832]
  404db8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  404dbc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  404dc0:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1b94>
  404dc4:	add	x1, x1, #0xb54
  404dc8:	add	x2, x2, #0xb64
  404dcc:	add	x4, x4, #0xbc3
  404dd0:	mov	w3, #0x10c                 	// #268
  404dd4:	bl	401b50 <fprintf@plt>
  404dd8:	cbz	w0, 404d98 <feof@plt+0x2df8>
  404ddc:	ldr	x0, [x19, #3832]
  404de0:	bl	401db0 <fflush@plt>
  404de4:	cbz	w0, 404d98 <feof@plt+0x2df8>
  404de8:	mov	w0, #0x1                   	// #1
  404dec:	bl	404934 <feof@plt+0x2994>
  404df0:	sub	w8, w0, #0x30
  404df4:	and	w8, w8, #0xff
  404df8:	cmp	w8, #0xa
  404dfc:	cset	w0, cc  // cc = lo, ul, last
  404e00:	ret
  404e04:	stp	x29, x30, [sp, #-32]!
  404e08:	stp	x20, x19, [sp, #16]
  404e0c:	mov	x29, sp
  404e10:	mov	x20, x0
  404e14:	bl	404ce8 <feof@plt+0x2d48>
  404e18:	mov	w19, w0
  404e1c:	mov	x0, x20
  404e20:	bl	404940 <feof@plt+0x29a0>
  404e24:	and	w8, w0, #0xff
  404e28:	cmp	w8, #0x2e
  404e2c:	b.ne	404e48 <feof@plt+0x2ea8>  // b.any
  404e30:	mov	x0, x20
  404e34:	bl	404ce8 <feof@plt+0x2d48>
  404e38:	mov	w1, w0
  404e3c:	mov	w0, w19
  404e40:	bl	404e64 <feof@plt+0x2ec4>
  404e44:	b	404e58 <feof@plt+0x2eb8>
  404e48:	mov	w1, w0
  404e4c:	mov	x0, x20
  404e50:	bl	4049d4 <feof@plt+0x2a34>
  404e54:	scvtf	d0, w19
  404e58:	ldp	x20, x19, [sp, #16]
  404e5c:	ldp	x29, x30, [sp], #32
  404e60:	ret
  404e64:	cmp	w1, #0xb
  404e68:	b.lt	404e88 <feof@plt+0x2ee8>  // b.tstop
  404e6c:	mov	w8, #0xa                   	// #10
  404e70:	add	w8, w8, w8, lsl #2
  404e74:	lsl	w8, w8, #1
  404e78:	cmp	w8, w1
  404e7c:	b.lt	404e70 <feof@plt+0x2ed0>  // b.tstop
  404e80:	scvtf	d0, w8
  404e84:	b	404e8c <feof@plt+0x2eec>
  404e88:	fmov	d0, #1.000000000000000000e+01
  404e8c:	scvtf	d2, w1
  404e90:	scvtf	d1, w0
  404e94:	fdiv	d0, d2, d0
  404e98:	fadd	d0, d0, d1
  404e9c:	ret
  404ea0:	stp	x29, x30, [sp, #-64]!
  404ea4:	str	x28, [sp, #16]
  404ea8:	stp	x22, x21, [sp, #32]
  404eac:	stp	x20, x19, [sp, #48]
  404eb0:	mov	x29, sp
  404eb4:	sub	sp, sp, #0x1, lsl #12
  404eb8:	mov	x19, x0
  404ebc:	bl	404940 <feof@plt+0x29a0>
  404ec0:	mov	w20, w0
  404ec4:	bl	404b24 <feof@plt+0x2b84>
  404ec8:	cbz	w0, 404ed4 <feof@plt+0x2f34>
  404ecc:	mov	x0, x19
  404ed0:	b	404ebc <feof@plt+0x2f1c>
  404ed4:	mov	x21, xzr
  404ed8:	mov	x22, sp
  404edc:	mov	w0, w20
  404ee0:	bl	404b24 <feof@plt+0x2b84>
  404ee4:	cbnz	w0, 404f14 <feof@plt+0x2f74>
  404ee8:	ldr	w8, [x19, #20]
  404eec:	cbnz	w8, 404f14 <feof@plt+0x2f74>
  404ef0:	mov	x0, x19
  404ef4:	strb	w20, [x22, x21]
  404ef8:	add	x21, x21, #0x1
  404efc:	bl	404940 <feof@plt+0x29a0>
  404f00:	cmp	x21, #0x1, lsl #12
  404f04:	mov	w20, w0
  404f08:	b.ne	404edc <feof@plt+0x2f3c>  // b.any
  404f0c:	mov	x0, xzr
  404f10:	b	404f34 <feof@plt+0x2f94>
  404f14:	mov	x8, sp
  404f18:	mov	x0, sp
  404f1c:	strb	wzr, [x8, x21]
  404f20:	bl	401b40 <strlen@plt>
  404f24:	add	x0, x0, #0x1
  404f28:	bl	401eb0 <malloc@plt>
  404f2c:	mov	x1, sp
  404f30:	bl	401c60 <strcpy@plt>
  404f34:	add	sp, sp, #0x1, lsl #12
  404f38:	ldp	x20, x19, [sp, #48]
  404f3c:	ldp	x22, x21, [sp, #32]
  404f40:	ldr	x28, [sp, #16]
  404f44:	ldp	x29, x30, [sp], #64
  404f48:	ret
  404f4c:	str	x30, [sp, #-16]!
  404f50:	bl	401b60 <__cxa_begin_catch@plt>
  404f54:	bl	401b20 <_ZSt9terminatev@plt>
  404f58:	stp	x29, x30, [sp, #-16]!
  404f5c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  404f60:	add	x0, x0, #0xbd1
  404f64:	mov	x29, sp
  404f68:	bl	401ef0 <getenv@plt>
  404f6c:	cbz	x0, 404f78 <feof@plt+0x2fd8>
  404f70:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  404f74:	str	x0, [x8, #688]
  404f78:	ldp	x29, x30, [sp], #16
  404f7c:	ret
  404f80:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x1b94>
  404f84:	mov	w8, #0x1                   	// #1
  404f88:	add	x9, x9, #0xbf6
  404f8c:	cmp	x1, #0x0
  404f90:	str	w8, [x0]
  404f94:	csel	x8, x9, x1, eq  // eq = none
  404f98:	str	x8, [x0, #8]
  404f9c:	ret
  404fa0:	str	wzr, [x0]
  404fa4:	ret
  404fa8:	mov	w8, #0x3                   	// #3
  404fac:	str	w8, [x0]
  404fb0:	str	w1, [x0, #8]
  404fb4:	ret
  404fb8:	mov	w8, #0x4                   	// #4
  404fbc:	str	w8, [x0]
  404fc0:	str	w1, [x0, #8]
  404fc4:	ret
  404fc8:	mov	w8, #0x2                   	// #2
  404fcc:	str	w8, [x0]
  404fd0:	strb	w1, [x0, #8]
  404fd4:	ret
  404fd8:	mov	w8, #0x2                   	// #2
  404fdc:	str	w8, [x0]
  404fe0:	strb	w1, [x0, #8]
  404fe4:	ret
  404fe8:	mov	w8, #0x5                   	// #5
  404fec:	str	w8, [x0]
  404ff0:	str	d0, [x0, #8]
  404ff4:	ret
  404ff8:	ldr	w8, [x0]
  404ffc:	cmp	w8, #0x0
  405000:	cset	w0, eq  // eq = none
  405004:	ret
  405008:	stp	x29, x30, [sp, #-16]!
  40500c:	mov	x29, sp
  405010:	ldr	w8, [x0]
  405014:	sub	w8, w8, #0x1
  405018:	cmp	w8, #0x4
  40501c:	b.hi	40509c <feof@plt+0x30fc>  // b.pmore
  405020:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x1b94>
  405024:	add	x9, x9, #0xbe2
  405028:	adr	x10, 405038 <feof@plt+0x3098>
  40502c:	ldrb	w11, [x9, x8]
  405030:	add	x10, x10, x11, lsl #2
  405034:	br	x10
  405038:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40503c:	ldrb	w0, [x0, #8]
  405040:	ldr	x1, [x8, #3832]
  405044:	bl	401b70 <putc@plt>
  405048:	ldp	x29, x30, [sp], #16
  40504c:	ret
  405050:	ldr	x0, [x0, #8]
  405054:	b	40506c <feof@plt+0x30cc>
  405058:	ldr	w0, [x0, #8]
  40505c:	bl	409758 <feof@plt+0x77b8>
  405060:	b	40506c <feof@plt+0x30cc>
  405064:	ldr	w0, [x0, #8]
  405068:	bl	4097f4 <feof@plt+0x7854>
  40506c:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405070:	ldr	x1, [x8, #3832]
  405074:	bl	401ab0 <fputs@plt>
  405078:	ldp	x29, x30, [sp], #16
  40507c:	ret
  405080:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405084:	ldr	x8, [x8, #3832]
  405088:	ldr	d0, [x0, #8]
  40508c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  405090:	add	x1, x1, #0xbfd
  405094:	mov	x0, x8
  405098:	bl	401b50 <fprintf@plt>
  40509c:	ldp	x29, x30, [sp], #16
  4050a0:	ret
  4050a4:	stp	x29, x30, [sp, #-80]!
  4050a8:	stp	x26, x25, [sp, #16]
  4050ac:	stp	x24, x23, [sp, #32]
  4050b0:	stp	x22, x21, [sp, #48]
  4050b4:	stp	x20, x19, [sp, #64]
  4050b8:	mov	x29, sp
  4050bc:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1b94>
  4050c0:	cmp	x0, #0x0
  4050c4:	add	x22, x22, #0xc00
  4050c8:	mov	x20, x2
  4050cc:	mov	x21, x1
  4050d0:	mov	x23, x0
  4050d4:	cset	w0, ne  // ne = any
  4050d8:	mov	w1, #0x62                  	// #98
  4050dc:	mov	x2, x22
  4050e0:	mov	x19, x3
  4050e4:	bl	4051f0 <feof@plt+0x3250>
  4050e8:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1b94>
  4050ec:	add	x24, x24, #0xbe7
  4050f0:	adrp	x25, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4050f4:	b	40511c <feof@plt+0x317c>
  4050f8:	mov	x0, x19
  4050fc:	bl	404ff8 <feof@plt+0x3058>
  405100:	cmp	w0, #0x0
  405104:	cset	w0, eq  // eq = none
  405108:	mov	w1, #0x74                  	// #116
  40510c:	mov	x2, x22
  405110:	bl	4051f0 <feof@plt+0x3250>
  405114:	mov	x0, x19
  405118:	bl	405008 <feof@plt+0x3068>
  40511c:	mov	x26, x23
  405120:	ldrb	w0, [x26], #1
  405124:	cmp	w0, #0x25
  405128:	b.eq	405140 <feof@plt+0x31a0>  // b.none
  40512c:	cbz	w0, 4051d8 <feof@plt+0x3238>
  405130:	ldr	x1, [x25, #3832]
  405134:	bl	401b70 <putc@plt>
  405138:	mov	x23, x26
  40513c:	b	40511c <feof@plt+0x317c>
  405140:	ldrb	w8, [x23, #1]
  405144:	add	x23, x23, #0x2
  405148:	sub	w8, w8, #0x25
  40514c:	cmp	w8, #0xe
  405150:	b.hi	40518c <feof@plt+0x31ec>  // b.pmore
  405154:	adr	x9, 4050f8 <feof@plt+0x3158>
  405158:	ldrb	w10, [x24, x8]
  40515c:	add	x9, x9, x10, lsl #2
  405160:	br	x9
  405164:	mov	x0, x21
  405168:	bl	404ff8 <feof@plt+0x3058>
  40516c:	cmp	w0, #0x0
  405170:	cset	w0, eq  // eq = none
  405174:	mov	w1, #0x6c                  	// #108
  405178:	mov	x2, x22
  40517c:	bl	4051f0 <feof@plt+0x3250>
  405180:	mov	x0, x21
  405184:	bl	405008 <feof@plt+0x3068>
  405188:	b	40511c <feof@plt+0x317c>
  40518c:	mov	w1, #0x78                  	// #120
  405190:	mov	w0, wzr
  405194:	mov	x2, x22
  405198:	bl	4051f0 <feof@plt+0x3250>
  40519c:	b	40511c <feof@plt+0x317c>
  4051a0:	mov	x0, x20
  4051a4:	bl	404ff8 <feof@plt+0x3058>
  4051a8:	cmp	w0, #0x0
  4051ac:	cset	w0, eq  // eq = none
  4051b0:	mov	w1, #0x70                  	// #112
  4051b4:	mov	x2, x22
  4051b8:	bl	4051f0 <feof@plt+0x3250>
  4051bc:	mov	x0, x20
  4051c0:	bl	405008 <feof@plt+0x3068>
  4051c4:	b	40511c <feof@plt+0x317c>
  4051c8:	ldr	x1, [x25, #3832]
  4051cc:	mov	w0, #0x25                  	// #37
  4051d0:	bl	401d70 <fputc@plt>
  4051d4:	b	40511c <feof@plt+0x317c>
  4051d8:	ldp	x20, x19, [sp, #64]
  4051dc:	ldp	x22, x21, [sp, #48]
  4051e0:	ldp	x24, x23, [sp, #32]
  4051e4:	ldp	x26, x25, [sp, #16]
  4051e8:	ldp	x29, x30, [sp], #80
  4051ec:	ret
  4051f0:	cbz	w0, 4051f8 <feof@plt+0x3258>
  4051f4:	ret
  4051f8:	stp	x29, x30, [sp, #-16]!
  4051fc:	mov	x29, sp
  405200:	mov	w0, w1
  405204:	mov	x1, x2
  405208:	bl	40bf0c <_ZdlPvm@@Base+0x1aa0>
  40520c:	ldp	x29, x30, [sp], #16
  405210:	ret
  405214:	stp	x29, x30, [sp, #-16]!
  405218:	mov	x29, sp
  40521c:	mov	x4, x3
  405220:	mov	x3, x2
  405224:	mov	x2, x1
  405228:	mov	x1, x0
  40522c:	mov	w0, #0x1                   	// #1
  405230:	bl	40523c <feof@plt+0x329c>
  405234:	ldp	x29, x30, [sp], #16
  405238:	ret
  40523c:	stp	x29, x30, [sp, #-16]!
  405240:	mov	x29, sp
  405244:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405248:	adrp	x9, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40524c:	adrp	x10, 423000 <stderr@@GLIBC_2.17+0x108>
  405250:	ldr	x8, [x8, #4056]
  405254:	mov	x7, x4
  405258:	mov	x5, x2
  40525c:	mov	x4, x1
  405260:	ldr	x1, [x9, #4064]
  405264:	ldr	w2, [x10, #220]
  405268:	mov	x6, x3
  40526c:	mov	w3, w0
  405270:	mov	x0, x8
  405274:	bl	405300 <feof@plt+0x3360>
  405278:	ldp	x29, x30, [sp], #16
  40527c:	ret
  405280:	stp	x29, x30, [sp, #-16]!
  405284:	mov	x29, sp
  405288:	mov	x4, x3
  40528c:	mov	x3, x2
  405290:	mov	x2, x1
  405294:	mov	x1, x0
  405298:	mov	w0, wzr
  40529c:	bl	40523c <feof@plt+0x329c>
  4052a0:	ldp	x29, x30, [sp], #16
  4052a4:	ret
  4052a8:	stp	x29, x30, [sp, #-16]!
  4052ac:	mov	x29, sp
  4052b0:	mov	x4, x3
  4052b4:	mov	x3, x2
  4052b8:	mov	x2, x1
  4052bc:	mov	x1, x0
  4052c0:	mov	w0, #0x2                   	// #2
  4052c4:	bl	40523c <feof@plt+0x329c>
  4052c8:	ldp	x29, x30, [sp], #16
  4052cc:	ret
  4052d0:	stp	x29, x30, [sp, #-16]!
  4052d4:	mov	x29, sp
  4052d8:	mov	x7, x5
  4052dc:	mov	x6, x4
  4052e0:	mov	x5, x3
  4052e4:	mov	x4, x2
  4052e8:	mov	w2, w1
  4052ec:	mov	w3, #0x1                   	// #1
  4052f0:	mov	x1, xzr
  4052f4:	bl	405300 <feof@plt+0x3360>
  4052f8:	ldp	x29, x30, [sp], #16
  4052fc:	ret
  405300:	stp	x29, x30, [sp, #-96]!
  405304:	str	x27, [sp, #16]
  405308:	stp	x26, x25, [sp, #32]
  40530c:	stp	x24, x23, [sp, #48]
  405310:	stp	x22, x21, [sp, #64]
  405314:	stp	x20, x19, [sp, #80]
  405318:	mov	x29, sp
  40531c:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  405320:	mov	w24, w2
  405324:	ldr	x2, [x8, #1256]
  405328:	mov	x20, x7
  40532c:	mov	x21, x6
  405330:	mov	x22, x5
  405334:	mov	x23, x4
  405338:	mov	w19, w3
  40533c:	mov	x25, x1
  405340:	mov	x26, x0
  405344:	adrp	x27, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405348:	cbnz	x2, 405358 <feof@plt+0x33b8>
  40534c:	mov	w8, wzr
  405350:	cbnz	x26, 405370 <feof@plt+0x33d0>
  405354:	b	4053cc <feof@plt+0x342c>
  405358:	ldr	x0, [x27, #3832]
  40535c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  405360:	add	x1, x1, #0xc1d
  405364:	bl	401b50 <fprintf@plt>
  405368:	mov	w8, #0x1                   	// #1
  40536c:	cbz	x26, 4053cc <feof@plt+0x342c>
  405370:	tbnz	w24, #31, 4053cc <feof@plt+0x342c>
  405374:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  405378:	add	x1, x1, #0x814
  40537c:	mov	x0, x26
  405380:	bl	401e80 <strcmp@plt>
  405384:	mov	w8, w0
  405388:	ldr	x0, [x27, #3832]
  40538c:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x1b94>
  405390:	add	x9, x9, #0xc21
  405394:	cmp	w8, #0x0
  405398:	csel	x2, x9, x26, eq  // eq = none
  40539c:	cbnz	x25, 4053b4 <feof@plt+0x3414>
  4053a0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4053a4:	add	x1, x1, #0xc3e
  4053a8:	mov	w3, w24
  4053ac:	bl	401b50 <fprintf@plt>
  4053b0:	b	4053c8 <feof@plt+0x3428>
  4053b4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4053b8:	add	x1, x1, #0xc32
  4053bc:	mov	x3, x25
  4053c0:	mov	w4, w24
  4053c4:	bl	401b50 <fprintf@plt>
  4053c8:	mov	w8, #0x1                   	// #1
  4053cc:	cbz	w8, 4053dc <feof@plt+0x343c>
  4053d0:	ldr	x1, [x27, #3832]
  4053d4:	mov	w0, #0x20                  	// #32
  4053d8:	bl	401d70 <fputc@plt>
  4053dc:	cbz	w19, 4053fc <feof@plt+0x345c>
  4053e0:	cmp	w19, #0x2
  4053e4:	b.ne	405420 <feof@plt+0x3480>  // b.any
  4053e8:	ldr	x3, [x27, #3832]
  4053ec:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4053f0:	add	x0, x0, #0xc45
  4053f4:	mov	w1, #0xc                   	// #12
  4053f8:	b	40540c <feof@plt+0x346c>
  4053fc:	ldr	x3, [x27, #3832]
  405400:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  405404:	add	x0, x0, #0xc52
  405408:	mov	w1, #0x8                   	// #8
  40540c:	mov	w2, #0x1                   	// #1
  405410:	bl	401f40 <fwrite@plt>
  405414:	ldr	x1, [x27, #3832]
  405418:	mov	w0, #0x20                  	// #32
  40541c:	bl	401d70 <fputc@plt>
  405420:	mov	x0, x23
  405424:	mov	x1, x22
  405428:	mov	x2, x21
  40542c:	mov	x3, x20
  405430:	bl	4050a4 <feof@plt+0x3104>
  405434:	ldr	x1, [x27, #3832]
  405438:	mov	w0, #0xa                   	// #10
  40543c:	bl	401d70 <fputc@plt>
  405440:	ldr	x0, [x27, #3832]
  405444:	bl	401db0 <fflush@plt>
  405448:	cmp	w19, #0x2
  40544c:	b.ne	405454 <feof@plt+0x34b4>  // b.any
  405450:	bl	4054d0 <feof@plt+0x3530>
  405454:	ldp	x20, x19, [sp, #80]
  405458:	ldp	x22, x21, [sp, #64]
  40545c:	ldp	x24, x23, [sp, #48]
  405460:	ldp	x26, x25, [sp, #32]
  405464:	ldr	x27, [sp, #16]
  405468:	ldp	x29, x30, [sp], #96
  40546c:	ret
  405470:	stp	x29, x30, [sp, #-16]!
  405474:	mov	x29, sp
  405478:	mov	x7, x5
  40547c:	mov	x6, x4
  405480:	mov	x5, x3
  405484:	mov	x4, x2
  405488:	mov	w2, w1
  40548c:	mov	x1, xzr
  405490:	mov	w3, wzr
  405494:	bl	405300 <feof@plt+0x3360>
  405498:	ldp	x29, x30, [sp], #16
  40549c:	ret
  4054a0:	stp	x29, x30, [sp, #-16]!
  4054a4:	mov	x29, sp
  4054a8:	mov	x7, x5
  4054ac:	mov	x6, x4
  4054b0:	mov	x5, x3
  4054b4:	mov	x4, x2
  4054b8:	mov	w2, w1
  4054bc:	mov	w3, #0x2                   	// #2
  4054c0:	mov	x1, xzr
  4054c4:	bl	405300 <feof@plt+0x3360>
  4054c8:	ldp	x29, x30, [sp], #16
  4054cc:	ret
  4054d0:	stp	x29, x30, [sp, #-16]!
  4054d4:	mov	w0, #0x3                   	// #3
  4054d8:	mov	x29, sp
  4054dc:	bl	401f30 <exit@plt>
  4054e0:	mov	w8, #0x1                   	// #1
  4054e4:	stp	x1, x2, [x0]
  4054e8:	stp	xzr, x8, [x0, #16]
  4054ec:	str	xzr, [x0, #32]
  4054f0:	ret
  4054f4:	stp	x29, x30, [sp, #-32]!
  4054f8:	str	x19, [sp, #16]
  4054fc:	mov	x29, sp
  405500:	mov	x19, x0
  405504:	ldr	x0, [x0, #32]
  405508:	cbz	x0, 405510 <feof@plt+0x3570>
  40550c:	bl	401de0 <_ZdaPv@plt>
  405510:	ldr	x0, [x19, #8]
  405514:	bl	401be0 <free@plt>
  405518:	ldr	x0, [x19]
  40551c:	cbz	x0, 405524 <feof@plt+0x3584>
  405520:	bl	401ba0 <fclose@plt>
  405524:	ldr	x19, [sp, #16]
  405528:	ldp	x29, x30, [sp], #32
  40552c:	ret
  405530:	sub	sp, sp, #0x70
  405534:	stp	x29, x30, [sp, #16]
  405538:	str	x27, [sp, #32]
  40553c:	stp	x26, x25, [sp, #48]
  405540:	stp	x24, x23, [sp, #64]
  405544:	stp	x22, x21, [sp, #80]
  405548:	stp	x20, x19, [sp, #96]
  40554c:	add	x29, sp, #0x10
  405550:	ldr	x8, [x0]
  405554:	cbz	x8, 4056b0 <feof@plt+0x3710>
  405558:	ldr	x8, [x0, #32]
  40555c:	mov	x19, x0
  405560:	cbnz	x8, 405578 <feof@plt+0x35d8>
  405564:	mov	w0, #0x80                  	// #128
  405568:	mov	w20, #0x80                  	// #128
  40556c:	bl	401aa0 <_Znam@plt>
  405570:	str	x0, [x19, #32]
  405574:	str	w20, [x19, #20]
  405578:	adrp	x20, 424000 <stderr@@GLIBC_2.17+0x1108>
  40557c:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1b94>
  405580:	adrp	x22, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405584:	mov	w23, wzr
  405588:	add	x20, x20, #0xa24
  40558c:	add	x21, x21, #0xd78
  405590:	add	x22, x22, #0xfc8
  405594:	ldr	x0, [x19]
  405598:	bl	401d30 <getc@plt>
  40559c:	cmn	w0, #0x1
  4055a0:	b.eq	4055d8 <feof@plt+0x3638>  // b.none
  4055a4:	mov	w24, w0
  4055a8:	bl	40841c <feof@plt+0x647c>
  4055ac:	cbz	w0, 4055e0 <feof@plt+0x3640>
  4055b0:	mov	x0, sp
  4055b4:	mov	w1, w24
  4055b8:	bl	404fa8 <feof@plt+0x3008>
  4055bc:	mov	x2, sp
  4055c0:	mov	x0, x19
  4055c4:	mov	x1, x21
  4055c8:	mov	x3, x22
  4055cc:	mov	x4, x22
  4055d0:	bl	4056d8 <feof@plt+0x3738>
  4055d4:	b	405644 <feof@plt+0x36a4>
  4055d8:	mov	w8, wzr
  4055dc:	b	405648 <feof@plt+0x36a8>
  4055e0:	ldrsw	x26, [x19, #20]
  4055e4:	add	w27, w23, #0x1
  4055e8:	cmp	w27, w26
  4055ec:	b.lt	405624 <feof@plt+0x3684>  // b.tstop
  4055f0:	ldr	x25, [x19, #32]
  4055f4:	lsl	x0, x26, #1
  4055f8:	bl	401aa0 <_Znam@plt>
  4055fc:	mov	x1, x25
  405600:	mov	x2, x26
  405604:	str	x0, [x19, #32]
  405608:	bl	401ac0 <memcpy@plt>
  40560c:	cbz	x25, 405618 <feof@plt+0x3678>
  405610:	mov	x0, x25
  405614:	bl	401de0 <_ZdaPv@plt>
  405618:	ldr	w8, [x19, #20]
  40561c:	lsl	w8, w8, #1
  405620:	str	w8, [x19, #20]
  405624:	ldr	x8, [x19, #32]
  405628:	cmp	w24, #0xa
  40562c:	strb	w24, [x8, w23, sxtw]
  405630:	b.ne	405640 <feof@plt+0x36a0>  // b.any
  405634:	mov	w8, wzr
  405638:	mov	w23, w27
  40563c:	b	405648 <feof@plt+0x36a8>
  405640:	mov	w23, w27
  405644:	mov	w8, #0x1                   	// #1
  405648:	tbnz	w8, #0, 405594 <feof@plt+0x35f4>
  40564c:	cbz	w23, 4056a0 <feof@plt+0x3700>
  405650:	ldr	x8, [x19, #32]
  405654:	strb	wzr, [x8, w23, sxtw]
  405658:	ldr	w8, [x19, #16]
  40565c:	ldr	x23, [x19, #32]
  405660:	add	w8, w8, #0x1
  405664:	str	w8, [x19, #16]
  405668:	ldrb	w1, [x23], #1
  40566c:	mov	x0, x20
  405670:	bl	408440 <feof@plt+0x64a0>
  405674:	cbnz	w0, 405668 <feof@plt+0x36c8>
  405678:	ldurb	w8, [x23, #-1]
  40567c:	cbz	w8, 405694 <feof@plt+0x36f4>
  405680:	cmp	w8, #0x23
  405684:	mov	w23, #0x1                   	// #1
  405688:	b.ne	405698 <feof@plt+0x36f8>  // b.any
  40568c:	ldr	w8, [x19, #24]
  405690:	cbz	w8, 405698 <feof@plt+0x36f8>
  405694:	mov	w23, wzr
  405698:	cbnz	w23, 4056a8 <feof@plt+0x3708>
  40569c:	b	405594 <feof@plt+0x35f4>
  4056a0:	mov	w23, #0x2                   	// #2
  4056a4:	cbz	w23, 405594 <feof@plt+0x35f4>
  4056a8:	cmp	w23, #0x1
  4056ac:	b.eq	4056b4 <feof@plt+0x3714>  // b.none
  4056b0:	mov	w23, wzr
  4056b4:	mov	w0, w23
  4056b8:	ldp	x20, x19, [sp, #96]
  4056bc:	ldp	x22, x21, [sp, #80]
  4056c0:	ldp	x24, x23, [sp, #64]
  4056c4:	ldp	x26, x25, [sp, #48]
  4056c8:	ldr	x27, [sp, #32]
  4056cc:	ldp	x29, x30, [sp, #16]
  4056d0:	add	sp, sp, #0x70
  4056d4:	ret
  4056d8:	stp	x29, x30, [sp, #-16]!
  4056dc:	mov	x29, sp
  4056e0:	ldr	w8, [x0, #28]
  4056e4:	cbz	w8, 4056f0 <feof@plt+0x3750>
  4056e8:	ldp	x29, x30, [sp], #16
  4056ec:	ret
  4056f0:	ldr	x8, [x0, #8]
  4056f4:	mov	x5, x4
  4056f8:	mov	x4, x3
  4056fc:	mov	x3, x2
  405700:	mov	x2, x1
  405704:	ldr	w1, [x0, #16]
  405708:	mov	x0, x8
  40570c:	bl	4052d0 <feof@plt+0x3330>
  405710:	ldp	x29, x30, [sp], #16
  405714:	ret
  405718:	sub	sp, sp, #0x30
  40571c:	stp	x29, x30, [sp, #16]
  405720:	stp	x20, x19, [sp, #32]
  405724:	add	x29, sp, #0x10
  405728:	bl	40a210 <feof@plt+0x8270>
  40572c:	cbz	x0, 405860 <feof@plt+0x38c0>
  405730:	ldrb	w8, [x0]
  405734:	mov	x20, x0
  405738:	cmp	w8, #0x63
  40573c:	b.ne	4057d8 <feof@plt+0x3838>  // b.any
  405740:	ldrb	w8, [x20, #1]
  405744:	cmp	w8, #0x68
  405748:	b.ne	4057d8 <feof@plt+0x3838>  // b.any
  40574c:	ldrb	w8, [x20, #2]
  405750:	cmp	w8, #0x61
  405754:	b.ne	4057d8 <feof@plt+0x3838>  // b.any
  405758:	ldrb	w8, [x20, #3]
  40575c:	cmp	w8, #0x72
  405760:	b.ne	4057d8 <feof@plt+0x3838>  // b.any
  405764:	ldrb	w9, [x20, #4]
  405768:	sub	w19, w9, #0x30
  40576c:	cmp	w19, #0x9
  405770:	b.hi	4057d8 <feof@plt+0x3838>  // b.pmore
  405774:	ldrb	w8, [x20, #5]
  405778:	cbz	w8, 4057d4 <feof@plt+0x3834>
  40577c:	cmp	w9, #0x31
  405780:	b.cc	4057d0 <feof@plt+0x3830>  // b.lo, b.ul, b.last
  405784:	sub	w9, w8, #0x30
  405788:	and	w9, w9, #0xff
  40578c:	cmp	w9, #0x9
  405790:	b.hi	4057d0 <feof@plt+0x3830>  // b.pmore
  405794:	ldrb	w9, [x20, #6]
  405798:	mov	w10, #0xa                   	// #10
  40579c:	madd	w8, w19, w10, w8
  4057a0:	sub	w19, w8, #0x30
  4057a4:	cbz	w9, 405878 <feof@plt+0x38d8>
  4057a8:	sub	w8, w9, #0x30
  4057ac:	cmp	w8, #0x9
  4057b0:	b.hi	4057d0 <feof@plt+0x3830>  // b.pmore
  4057b4:	mov	w8, #0xa                   	// #10
  4057b8:	madd	w8, w19, w8, w9
  4057bc:	sub	w19, w8, #0x30
  4057c0:	cmp	w19, #0x7f
  4057c4:	b.gt	4057d0 <feof@plt+0x3830>
  4057c8:	ldrb	w8, [x20, #7]
  4057cc:	cbz	w8, 4057d4 <feof@plt+0x3834>
  4057d0:	mov	w8, #0x1                   	// #1
  4057d4:	cbz	w8, 405864 <feof@plt+0x38c4>
  4057d8:	mov	x0, x20
  4057dc:	bl	40bddc <_ZdlPvm@@Base+0x1970>
  4057e0:	cbz	x0, 4057fc <feof@plt+0x385c>
  4057e4:	add	x0, x20, #0x1
  4057e8:	add	x1, sp, #0x8
  4057ec:	mov	w2, #0x10                  	// #16
  4057f0:	bl	401bd0 <strtol@plt>
  4057f4:	mov	x19, x0
  4057f8:	b	405864 <feof@plt+0x38c4>
  4057fc:	mov	w8, #0x5c                  	// #92
  405800:	strb	wzr, [sp, #6]
  405804:	strh	w8, [sp, #4]
  405808:	ldrb	w8, [x20, #1]
  40580c:	cbnz	w8, 40581c <feof@plt+0x387c>
  405810:	ldrb	w8, [x20]
  405814:	add	x20, sp, #0x4
  405818:	strb	w8, [sp, #5]
  40581c:	mov	x0, x20
  405820:	bl	409730 <feof@plt+0x7790>
  405824:	cbz	x0, 405838 <feof@plt+0x3898>
  405828:	mov	w1, #0x5f                  	// #95
  40582c:	mov	x20, x0
  405830:	bl	401c00 <strchr@plt>
  405834:	cbz	x0, 405844 <feof@plt+0x38a4>
  405838:	mov	w8, #0x1                   	// #1
  40583c:	cbnz	w8, 405860 <feof@plt+0x38c0>
  405840:	b	405864 <feof@plt+0x38c4>
  405844:	add	x1, sp, #0x8
  405848:	mov	w2, #0x10                  	// #16
  40584c:	mov	x0, x20
  405850:	bl	401bd0 <strtol@plt>
  405854:	mov	x19, x0
  405858:	mov	w8, wzr
  40585c:	cbz	w8, 405864 <feof@plt+0x38c4>
  405860:	mov	w19, #0xffffffff            	// #-1
  405864:	mov	w0, w19
  405868:	ldp	x20, x19, [sp, #32]
  40586c:	ldp	x29, x30, [sp, #16]
  405870:	add	sp, sp, #0x30
  405874:	ret
  405878:	mov	w8, wzr
  40587c:	cbnz	w8, 4057d8 <feof@plt+0x3838>
  405880:	b	405864 <feof@plt+0x38c4>
  405884:	stp	x29, x30, [sp, #-32]!
  405888:	stp	x20, x19, [sp, #16]
  40588c:	mov	x29, sp
  405890:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x1b94>
  405894:	add	x8, x8, #0xca8
  405898:	mov	x20, x0
  40589c:	str	wzr, [x0, #8]
  4058a0:	str	xzr, [x0, #64]
  4058a4:	str	wzr, [x0, #72]
  4058a8:	stp	xzr, xzr, [x0, #16]
  4058ac:	stp	xzr, xzr, [x0, #88]
  4058b0:	str	x8, [x0]
  4058b4:	str	xzr, [x0, #80]
  4058b8:	mov	x0, x1
  4058bc:	mov	x19, x1
  4058c0:	bl	401b40 <strlen@plt>
  4058c4:	add	x0, x0, #0x1
  4058c8:	bl	401aa0 <_Znam@plt>
  4058cc:	mov	x1, x19
  4058d0:	str	x0, [x20, #32]
  4058d4:	bl	401c60 <strcpy@plt>
  4058d8:	stp	xzr, xzr, [x20, #40]
  4058dc:	str	wzr, [x20, #56]
  4058e0:	ldp	x20, x19, [sp, #16]
  4058e4:	ldp	x29, x30, [sp], #32
  4058e8:	ret
  4058ec:	stp	x29, x30, [sp, #-48]!
  4058f0:	stp	x20, x19, [sp, #32]
  4058f4:	ldr	w8, [x0, #88]
  4058f8:	mov	x19, x0
  4058fc:	ldr	x0, [x0, #80]
  405900:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x1b94>
  405904:	add	x9, x9, #0xca8
  405908:	cmp	w8, #0x1
  40590c:	str	x21, [sp, #16]
  405910:	mov	x29, sp
  405914:	str	x9, [x19]
  405918:	b.lt	405950 <feof@plt+0x39b0>  // b.tstop
  40591c:	mov	x20, xzr
  405920:	mov	w21, #0x20                  	// #32
  405924:	b	405940 <feof@plt+0x39a0>
  405928:	ldrsw	x8, [x19, #88]
  40592c:	ldr	x0, [x19, #80]
  405930:	add	x20, x20, #0x1
  405934:	add	x21, x21, #0x28
  405938:	cmp	x20, x8
  40593c:	b.ge	405950 <feof@plt+0x39b0>  // b.tcont
  405940:	ldr	x0, [x0, x21]
  405944:	cbz	x0, 405928 <feof@plt+0x3988>
  405948:	bl	401de0 <_ZdaPv@plt>
  40594c:	b	405928 <feof@plt+0x3988>
  405950:	cbz	x0, 405958 <feof@plt+0x39b8>
  405954:	bl	401de0 <_ZdaPv@plt>
  405958:	ldr	x0, [x19, #64]
  40595c:	cbz	x0, 405964 <feof@plt+0x39c4>
  405960:	bl	401de0 <_ZdaPv@plt>
  405964:	ldr	x8, [x19, #16]
  405968:	cbz	x8, 4059ac <feof@plt+0x3a0c>
  40596c:	ldr	x0, [x19, #16]
  405970:	mov	x20, xzr
  405974:	b	405988 <feof@plt+0x39e8>
  405978:	ldr	x0, [x19, #16]
  40597c:	add	x20, x20, #0x1
  405980:	cmp	x20, #0x1f7
  405984:	b.eq	4059a4 <feof@plt+0x3a04>  // b.none
  405988:	ldr	x0, [x0, x20, lsl #3]
  40598c:	cbz	x0, 405978 <feof@plt+0x39d8>
  405990:	ldr	x21, [x0, #24]
  405994:	bl	40a454 <_ZdlPv@@Base>
  405998:	mov	x0, x21
  40599c:	cbnz	x21, 405990 <feof@plt+0x39f0>
  4059a0:	b	405978 <feof@plt+0x39d8>
  4059a4:	cbz	x0, 4059ac <feof@plt+0x3a0c>
  4059a8:	bl	401de0 <_ZdaPv@plt>
  4059ac:	ldr	x0, [x19, #32]
  4059b0:	cbz	x0, 4059b8 <feof@plt+0x3a18>
  4059b4:	bl	401de0 <_ZdaPv@plt>
  4059b8:	ldr	x0, [x19, #40]
  4059bc:	cbz	x0, 4059e0 <feof@plt+0x3a40>
  4059c0:	bl	401de0 <_ZdaPv@plt>
  4059c4:	b	4059e0 <feof@plt+0x3a40>
  4059c8:	ldr	x8, [x20]
  4059cc:	mov	x0, x20
  4059d0:	str	x8, [x19, #96]
  4059d4:	bl	405cd0 <feof@plt+0x3d30>
  4059d8:	mov	x0, x20
  4059dc:	bl	40a454 <_ZdlPv@@Base>
  4059e0:	ldr	x20, [x19, #96]
  4059e4:	cbnz	x20, 4059c8 <feof@plt+0x3a28>
  4059e8:	ldp	x20, x19, [sp, #32]
  4059ec:	ldr	x21, [sp, #16]
  4059f0:	ldp	x29, x30, [sp], #48
  4059f4:	ret
  4059f8:	stp	x29, x30, [sp, #-32]!
  4059fc:	str	x19, [sp, #16]
  405a00:	mov	x29, sp
  405a04:	mov	x19, x0
  405a08:	bl	4058ec <feof@plt+0x394c>
  405a0c:	mov	x0, x19
  405a10:	bl	40a454 <_ZdlPv@@Base>
  405a14:	ldr	x19, [sp, #16]
  405a18:	ldp	x29, x30, [sp], #32
  405a1c:	ret
  405a20:	stp	x29, x30, [sp, #-32]!
  405a24:	str	x19, [sp, #16]
  405a28:	mov	x29, sp
  405a2c:	and	w8, w1, #0xff
  405a30:	sub	w8, w8, #0x50
  405a34:	cmp	w8, #0x20
  405a38:	mov	x19, x0
  405a3c:	b.hi	405a6c <feof@plt+0x3acc>  // b.pmore
  405a40:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x1b94>
  405a44:	add	x9, x9, #0xc70
  405a48:	adr	x10, 405a5c <feof@plt+0x3abc>
  405a4c:	ldrb	w11, [x9, x8]
  405a50:	add	x10, x10, x11, lsl #2
  405a54:	fmov	d0, #1.000000000000000000e+00
  405a58:	br	x10
  405a5c:	fmov	d0, #6.000000000000000000e+00
  405a60:	fcmp	d0, #0.0
  405a64:	b.ne	405aa0 <feof@plt+0x3b00>  // b.any
  405a68:	b	405ac4 <feof@plt+0x3b24>
  405a6c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  405a70:	add	x2, x2, #0xd9a
  405a74:	mov	w1, #0x11f                 	// #287
  405a78:	mov	w0, wzr
  405a7c:	bl	4051f0 <feof@plt+0x3250>
  405a80:	fmov	d0, xzr
  405a84:	fcmp	d0, #0.0
  405a88:	b.ne	405aa0 <feof@plt+0x3b00>  // b.any
  405a8c:	b	405ac4 <feof@plt+0x3b24>
  405a90:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x1b94>
  405a94:	ldr	d0, [x8, #3168]
  405a98:	fcmp	d0, #0.0
  405a9c:	b.eq	405ac4 <feof@plt+0x3b24>  // b.none
  405aa0:	ldr	d1, [x19]
  405aa4:	mov	w0, #0x1                   	// #1
  405aa8:	fdiv	d0, d1, d0
  405aac:	str	d0, [x19]
  405ab0:	b	405ac8 <feof@plt+0x3b28>
  405ab4:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  405ab8:	fmov	d0, x8
  405abc:	fcmp	d0, #0.0
  405ac0:	b.ne	405aa0 <feof@plt+0x3b00>  // b.any
  405ac4:	mov	w0, wzr
  405ac8:	ldr	x19, [sp, #16]
  405acc:	ldp	x29, x30, [sp], #32
  405ad0:	ret
  405ad4:	str	d8, [sp, #-48]!
  405ad8:	stp	x29, x30, [sp, #16]
  405adc:	stp	x20, x19, [sp, #32]
  405ae0:	mov	x29, sp
  405ae4:	mov	w19, w3
  405ae8:	mov	x20, x0
  405aec:	bl	405b40 <feof@plt+0x3ba0>
  405af0:	ldr	d0, [x20, #48]
  405af4:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x1b94>
  405af8:	ldr	d1, [x8, #3176]
  405afc:	scvtf	d2, w19
  405b00:	mov	x8, #0x800000000000        	// #140737488355328
  405b04:	fadd	d0, d0, d2
  405b08:	movk	x8, #0x4066, lsl #48
  405b0c:	fmul	d0, d0, d1
  405b10:	fmov	d1, x8
  405b14:	fdiv	d0, d0, d1
  405b18:	scvtf	d8, w0
  405b1c:	bl	401f20 <tan@plt>
  405b20:	ldp	x20, x19, [sp, #32]
  405b24:	ldp	x29, x30, [sp, #16]
  405b28:	fmul	d0, d0, d8
  405b2c:	fmov	d1, #5.000000000000000000e-01
  405b30:	fadd	d0, d0, d1
  405b34:	fcvtzs	w0, d0
  405b38:	ldr	d8, [sp], #48
  405b3c:	ret
  405b40:	stp	x29, x30, [sp, #-48]!
  405b44:	str	x21, [sp, #16]
  405b48:	stp	x20, x19, [sp, #32]
  405b4c:	mov	x29, sp
  405b50:	mov	x20, x0
  405b54:	mov	x0, x1
  405b58:	mov	w19, w2
  405b5c:	bl	40844c <feof@plt+0x64ac>
  405b60:	mvn	w8, w0
  405b64:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  405b68:	mov	w21, w0
  405b6c:	lsr	w0, w8, #31
  405b70:	add	x2, x2, #0xd9a
  405b74:	mov	w1, #0x190                 	// #400
  405b78:	bl	4051f0 <feof@plt+0x3250>
  405b7c:	ldr	w8, [x20, #72]
  405b80:	cmp	w21, w8
  405b84:	b.ge	405bb4 <feof@plt+0x3c14>  // b.tcont
  405b88:	ldr	x8, [x20, #64]
  405b8c:	ldrsw	x8, [x8, w21, sxtw #2]
  405b90:	tbnz	w8, #31, 405bb4 <feof@plt+0x3c14>
  405b94:	ldr	x9, [x20, #80]
  405b98:	mov	w10, #0x28                  	// #40
  405b9c:	mov	x0, x20
  405ba0:	mov	w2, w19
  405ba4:	madd	x8, x8, x10, x9
  405ba8:	ldr	w1, [x8, #12]
  405bac:	bl	40845c <feof@plt+0x64bc>
  405bb0:	b	405bc4 <feof@plt+0x3c24>
  405bb4:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  405bb8:	ldr	w8, [x8, #48]
  405bbc:	cbz	w8, 405bd4 <feof@plt+0x3c34>
  405bc0:	mov	w0, wzr
  405bc4:	ldp	x20, x19, [sp, #32]
  405bc8:	ldr	x21, [sp, #16]
  405bcc:	ldp	x29, x30, [sp], #48
  405bd0:	ret
  405bd4:	bl	401ee0 <abort@plt>
  405bd8:	stp	x29, x30, [sp, #-48]!
  405bdc:	str	x21, [sp, #16]
  405be0:	stp	x20, x19, [sp, #32]
  405be4:	mov	x29, sp
  405be8:	mov	x20, x0
  405bec:	mov	x0, x1
  405bf0:	mov	x19, x1
  405bf4:	bl	40844c <feof@plt+0x64ac>
  405bf8:	mvn	w8, w0
  405bfc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  405c00:	mov	w21, w0
  405c04:	lsr	w0, w8, #31
  405c08:	add	x2, x2, #0xd9a
  405c0c:	mov	w1, #0x132                 	// #306
  405c10:	bl	4051f0 <feof@plt+0x3250>
  405c14:	ldr	w8, [x20, #72]
  405c18:	cmp	w21, w8
  405c1c:	b.ge	405c2c <feof@plt+0x3c8c>  // b.tcont
  405c20:	ldr	x8, [x20, #64]
  405c24:	ldr	w8, [x8, w21, sxtw #2]
  405c28:	tbz	w8, #31, 405c50 <feof@plt+0x3cb0>
  405c2c:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  405c30:	ldr	w8, [x8, #48]
  405c34:	cbz	w8, 405c58 <feof@plt+0x3cb8>
  405c38:	mov	x0, x19
  405c3c:	bl	405718 <feof@plt+0x3778>
  405c40:	tbz	w0, #31, 405c50 <feof@plt+0x3cb0>
  405c44:	mov	x0, x19
  405c48:	bl	408454 <feof@plt+0x64b4>
  405c4c:	tbnz	w0, #31, 405c58 <feof@plt+0x3cb8>
  405c50:	mov	w0, #0x1                   	// #1
  405c54:	b	405c5c <feof@plt+0x3cbc>
  405c58:	mov	w0, wzr
  405c5c:	ldp	x20, x19, [sp, #32]
  405c60:	ldr	x21, [sp, #16]
  405c64:	ldp	x29, x30, [sp], #48
  405c68:	ret
  405c6c:	ldr	w0, [x0, #28]
  405c70:	ret
  405c74:	stp	x29, x30, [sp, #-32]!
  405c78:	stp	x20, x19, [sp, #16]
  405c7c:	mov	x29, sp
  405c80:	mov	w19, w2
  405c84:	sxtw	x8, w19
  405c88:	sbfiz	x9, x19, #2, #32
  405c8c:	cmp	xzr, x8, lsr #62
  405c90:	mov	x20, x0
  405c94:	str	x3, [x0]
  405c98:	str	w1, [x0, #8]
  405c9c:	csinv	x0, x9, xzr, eq  // eq = none
  405ca0:	bl	401aa0 <_Znam@plt>
  405ca4:	cmp	w19, #0x1
  405ca8:	str	x0, [x20, #16]
  405cac:	b.lt	405cc4 <feof@plt+0x3d24>  // b.tstop
  405cb0:	ldr	x0, [x20, #16]
  405cb4:	mov	w8, w19
  405cb8:	lsl	x2, x8, #2
  405cbc:	mov	w1, #0xff                  	// #255
  405cc0:	bl	401bf0 <memset@plt>
  405cc4:	ldp	x20, x19, [sp, #16]
  405cc8:	ldp	x29, x30, [sp], #32
  405ccc:	ret
  405cd0:	stp	x29, x30, [sp, #-16]!
  405cd4:	ldr	x0, [x0, #16]
  405cd8:	mov	x29, sp
  405cdc:	cbz	x0, 405ce4 <feof@plt+0x3d44>
  405ce0:	bl	401de0 <_ZdaPv@plt>
  405ce4:	ldp	x29, x30, [sp], #16
  405ce8:	ret
  405cec:	stp	x29, x30, [sp, #-80]!
  405cf0:	str	x25, [sp, #16]
  405cf4:	stp	x24, x23, [sp, #32]
  405cf8:	stp	x22, x21, [sp, #48]
  405cfc:	stp	x20, x19, [sp, #64]
  405d00:	mov	x29, sp
  405d04:	mov	x20, x0
  405d08:	mov	x0, x1
  405d0c:	mov	w19, w2
  405d10:	mov	x22, x1
  405d14:	bl	40844c <feof@plt+0x64ac>
  405d18:	mvn	w8, w0
  405d1c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  405d20:	mov	w23, w0
  405d24:	lsr	w0, w8, #31
  405d28:	add	x2, x2, #0xd9a
  405d2c:	mov	w1, #0x158                 	// #344
  405d30:	bl	4051f0 <feof@plt+0x3250>
  405d34:	ldr	w8, [x20, #56]
  405d38:	mov	w21, w19
  405d3c:	cbz	w8, 405da0 <feof@plt+0x3e00>
  405d40:	mov	w9, #0xfe0b                	// #65035
  405d44:	movk	w9, #0x7fff, lsl #16
  405d48:	sdiv	w9, w9, w8
  405d4c:	cmp	w9, w19
  405d50:	b.ge	405d80 <feof@plt+0x3de0>  // b.tcont
  405d54:	scvtf	d1, w8
  405d58:	mov	x8, #0x400000000000        	// #70368744177664
  405d5c:	scvtf	d0, w19
  405d60:	movk	x8, #0x408f, lsl #48
  405d64:	fmul	d0, d0, d1
  405d68:	fmov	d1, x8
  405d6c:	fdiv	d0, d0, d1
  405d70:	fmov	d1, #5.000000000000000000e-01
  405d74:	fadd	d0, d0, d1
  405d78:	fcvtzs	w21, d0
  405d7c:	b	405da0 <feof@plt+0x3e00>
  405d80:	mul	w8, w8, w19
  405d84:	mov	w9, #0x4dd3                	// #19923
  405d88:	movk	w9, #0x1062, lsl #16
  405d8c:	add	w8, w8, #0x1f4
  405d90:	smull	x8, w8, w9
  405d94:	lsr	x9, x8, #63
  405d98:	asr	x8, x8, #38
  405d9c:	add	w21, w8, w9
  405da0:	ldr	w8, [x20, #72]
  405da4:	cmp	w23, w8
  405da8:	b.ge	405e10 <feof@plt+0x3e70>  // b.tcont
  405dac:	ldr	x8, [x20, #64]
  405db0:	ldrsw	x24, [x8, w23, sxtw #2]
  405db4:	tbnz	w24, #31, 405e10 <feof@plt+0x3e70>
  405db8:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  405dbc:	ldr	w8, [x8, #4]
  405dc0:	cmp	w21, w8
  405dc4:	b.eq	405eb4 <feof@plt+0x3f14>  // b.none
  405dc8:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  405dcc:	ldr	w8, [x8, #40]
  405dd0:	cbnz	w8, 405eb4 <feof@plt+0x3f14>
  405dd4:	mov	x25, x20
  405dd8:	ldr	x22, [x25, #96]!
  405ddc:	cbz	x22, 405ec8 <feof@plt+0x3f28>
  405de0:	ldr	w8, [x22, #8]
  405de4:	cmp	w8, w21
  405de8:	b.eq	405ee8 <feof@plt+0x3f48>  // b.none
  405dec:	ldr	x8, [x25]
  405df0:	cmp	x8, #0x0
  405df4:	cset	w9, eq  // eq = none
  405df8:	cbz	x8, 405e94 <feof@plt+0x3ef4>
  405dfc:	ldr	w10, [x8, #8]
  405e00:	cmp	w10, w21
  405e04:	b.ne	405e70 <feof@plt+0x3ed0>  // b.any
  405e08:	mov	x10, x25
  405e0c:	b	405e90 <feof@plt+0x3ef0>
  405e10:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  405e14:	ldr	w8, [x8, #48]
  405e18:	cbz	w8, 405f54 <feof@plt+0x3fb4>
  405e1c:	mov	x0, x20
  405e20:	mov	x1, x22
  405e24:	bl	405f70 <feof@plt+0x3fd0>
  405e28:	bl	401e50 <wcwidth@plt>
  405e2c:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  405e30:	ldr	w9, [x9, #4]
  405e34:	add	w8, w0, w0, lsl #1
  405e38:	lsl	w8, w8, #3
  405e3c:	cmp	w0, #0x1
  405e40:	mov	w10, #0x18                  	// #24
  405e44:	csel	w1, w8, w10, gt
  405e48:	cmp	w21, w9
  405e4c:	b.eq	405f20 <feof@plt+0x3f80>  // b.none
  405e50:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  405e54:	ldr	w8, [x8, #40]
  405e58:	cbnz	w8, 405f20 <feof@plt+0x3f80>
  405e5c:	mov	x0, x20
  405e60:	mov	w2, w19
  405e64:	bl	40845c <feof@plt+0x64bc>
  405e68:	mov	w1, w0
  405e6c:	b	405f20 <feof@plt+0x3f80>
  405e70:	mov	x10, x8
  405e74:	ldr	x8, [x8]
  405e78:	cmp	x8, #0x0
  405e7c:	cset	w9, eq  // eq = none
  405e80:	cbz	x8, 405e94 <feof@plt+0x3ef4>
  405e84:	ldr	w11, [x8, #8]
  405e88:	cmp	w11, w21
  405e8c:	b.ne	405e70 <feof@plt+0x3ed0>  // b.any
  405e90:	tbz	w9, #0, 405f3c <feof@plt+0x3f9c>
  405e94:	mov	w0, #0x18                  	// #24
  405e98:	bl	40a3d0 <_Znwm@@Base>
  405e9c:	ldr	w2, [x20, #92]
  405ea0:	mov	x23, x0
  405ea4:	mov	w1, w21
  405ea8:	mov	x3, x22
  405eac:	bl	405c74 <feof@plt+0x3cd4>
  405eb0:	b	405ee4 <feof@plt+0x3f44>
  405eb4:	ldr	x8, [x20, #80]
  405eb8:	mov	w9, #0x28                  	// #40
  405ebc:	madd	x8, x24, x9, x8
  405ec0:	add	x21, x8, #0x8
  405ec4:	b	405f1c <feof@plt+0x3f7c>
  405ec8:	mov	w0, #0x18                  	// #24
  405ecc:	bl	40a3d0 <_Znwm@@Base>
  405ed0:	ldr	w2, [x20, #92]
  405ed4:	mov	x23, x0
  405ed8:	mov	w1, w21
  405edc:	mov	x3, xzr
  405ee0:	bl	405c74 <feof@plt+0x3cd4>
  405ee4:	str	x23, [x25]
  405ee8:	ldr	x8, [x25]
  405eec:	ldr	x8, [x8, #16]
  405ef0:	add	x21, x8, x24, lsl #2
  405ef4:	ldr	w8, [x21]
  405ef8:	tbz	w8, #31, 405f1c <feof@plt+0x3f7c>
  405efc:	ldr	x8, [x20, #80]
  405f00:	mov	w9, #0x28                  	// #40
  405f04:	mov	x0, x20
  405f08:	mov	w2, w19
  405f0c:	madd	x8, x24, x9, x8
  405f10:	ldr	w1, [x8, #8]
  405f14:	bl	40845c <feof@plt+0x64bc>
  405f18:	str	w0, [x21]
  405f1c:	ldr	w1, [x21]
  405f20:	ldp	x20, x19, [sp, #64]
  405f24:	ldp	x22, x21, [sp, #48]
  405f28:	ldp	x24, x23, [sp, #32]
  405f2c:	ldr	x25, [sp, #16]
  405f30:	mov	w0, w1
  405f34:	ldp	x29, x30, [sp], #80
  405f38:	ret
  405f3c:	ldr	x9, [x8]
  405f40:	str	x9, [x10]
  405f44:	ldr	x9, [x25]
  405f48:	str	x9, [x8]
  405f4c:	str	x8, [x25]
  405f50:	b	405ee8 <feof@plt+0x3f48>
  405f54:	bl	401ee0 <abort@plt>
  405f58:	b	405f5c <feof@plt+0x3fbc>
  405f5c:	mov	x19, x0
  405f60:	mov	x0, x23
  405f64:	bl	40a454 <_ZdlPv@@Base>
  405f68:	mov	x0, x19
  405f6c:	bl	401f50 <_Unwind_Resume@plt>
  405f70:	stp	x29, x30, [sp, #-48]!
  405f74:	str	x21, [sp, #16]
  405f78:	stp	x20, x19, [sp, #32]
  405f7c:	mov	x29, sp
  405f80:	mov	x20, x0
  405f84:	mov	x0, x1
  405f88:	mov	x19, x1
  405f8c:	bl	40844c <feof@plt+0x64ac>
  405f90:	mvn	w8, w0
  405f94:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  405f98:	mov	w21, w0
  405f9c:	lsr	w0, w8, #31
  405fa0:	add	x2, x2, #0xd9a
  405fa4:	mov	w1, #0x224                 	// #548
  405fa8:	bl	4051f0 <feof@plt+0x3250>
  405fac:	ldr	w8, [x20, #72]
  405fb0:	cmp	w21, w8
  405fb4:	b.ge	405fd8 <feof@plt+0x4038>  // b.tcont
  405fb8:	ldr	x8, [x20, #64]
  405fbc:	ldrsw	x8, [x8, w21, sxtw #2]
  405fc0:	tbnz	w8, #31, 405fd8 <feof@plt+0x4038>
  405fc4:	ldr	x9, [x20, #80]
  405fc8:	mov	w10, #0x28                  	// #40
  405fcc:	madd	x8, x8, x10, x9
  405fd0:	ldr	w0, [x8, #4]
  405fd4:	b	405ff8 <feof@plt+0x4058>
  405fd8:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  405fdc:	ldr	w8, [x8, #48]
  405fe0:	cbz	w8, 406018 <feof@plt+0x4078>
  405fe4:	mov	x0, x19
  405fe8:	bl	405718 <feof@plt+0x3778>
  405fec:	tbnz	w0, #31, 406008 <feof@plt+0x4068>
  405ff0:	mov	w8, wzr
  405ff4:	cbnz	w8, 406018 <feof@plt+0x4078>
  405ff8:	ldp	x20, x19, [sp, #32]
  405ffc:	ldr	x21, [sp, #16]
  406000:	ldp	x29, x30, [sp], #48
  406004:	ret
  406008:	mov	x0, x19
  40600c:	bl	408454 <feof@plt+0x64b4>
  406010:	lsr	w8, w0, #31
  406014:	cbz	w8, 405ff8 <feof@plt+0x4058>
  406018:	bl	401ee0 <abort@plt>
  40601c:	stp	x29, x30, [sp, #-48]!
  406020:	str	x21, [sp, #16]
  406024:	stp	x20, x19, [sp, #32]
  406028:	mov	x29, sp
  40602c:	mov	x20, x0
  406030:	mov	x0, x1
  406034:	mov	w19, w2
  406038:	bl	40844c <feof@plt+0x64ac>
  40603c:	mvn	w8, w0
  406040:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  406044:	mov	w21, w0
  406048:	lsr	w0, w8, #31
  40604c:	add	x2, x2, #0xd9a
  406050:	mov	w1, #0x19f                 	// #415
  406054:	bl	4051f0 <feof@plt+0x3250>
  406058:	ldr	w8, [x20, #72]
  40605c:	cmp	w21, w8
  406060:	b.ge	406090 <feof@plt+0x40f0>  // b.tcont
  406064:	ldr	x8, [x20, #64]
  406068:	ldrsw	x8, [x8, w21, sxtw #2]
  40606c:	tbnz	w8, #31, 406090 <feof@plt+0x40f0>
  406070:	ldr	x9, [x20, #80]
  406074:	mov	w10, #0x28                  	// #40
  406078:	mov	x0, x20
  40607c:	mov	w2, w19
  406080:	madd	x8, x8, x10, x9
  406084:	ldr	w1, [x8, #16]
  406088:	bl	40845c <feof@plt+0x64bc>
  40608c:	b	4060a0 <feof@plt+0x4100>
  406090:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  406094:	ldr	w8, [x8, #48]
  406098:	cbz	w8, 4060b0 <feof@plt+0x4110>
  40609c:	mov	w0, wzr
  4060a0:	ldp	x20, x19, [sp, #32]
  4060a4:	ldr	x21, [sp, #16]
  4060a8:	ldp	x29, x30, [sp], #48
  4060ac:	ret
  4060b0:	bl	401ee0 <abort@plt>
  4060b4:	stp	x29, x30, [sp, #-48]!
  4060b8:	str	x21, [sp, #16]
  4060bc:	stp	x20, x19, [sp, #32]
  4060c0:	mov	x29, sp
  4060c4:	mov	x20, x0
  4060c8:	mov	x0, x1
  4060cc:	mov	w19, w2
  4060d0:	bl	40844c <feof@plt+0x64ac>
  4060d4:	mvn	w8, w0
  4060d8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  4060dc:	mov	w21, w0
  4060e0:	lsr	w0, w8, #31
  4060e4:	add	x2, x2, #0xd9a
  4060e8:	mov	w1, #0x1ae                 	// #430
  4060ec:	bl	4051f0 <feof@plt+0x3250>
  4060f0:	ldr	w8, [x20, #72]
  4060f4:	cmp	w21, w8
  4060f8:	b.ge	406128 <feof@plt+0x4188>  // b.tcont
  4060fc:	ldr	x8, [x20, #64]
  406100:	ldrsw	x8, [x8, w21, sxtw #2]
  406104:	tbnz	w8, #31, 406128 <feof@plt+0x4188>
  406108:	ldr	x9, [x20, #80]
  40610c:	mov	w10, #0x28                  	// #40
  406110:	mov	x0, x20
  406114:	mov	w2, w19
  406118:	madd	x8, x8, x10, x9
  40611c:	ldr	w1, [x8, #24]
  406120:	bl	40845c <feof@plt+0x64bc>
  406124:	b	406138 <feof@plt+0x4198>
  406128:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  40612c:	ldr	w8, [x8, #48]
  406130:	cbz	w8, 406148 <feof@plt+0x41a8>
  406134:	mov	w0, wzr
  406138:	ldp	x20, x19, [sp, #32]
  40613c:	ldr	x21, [sp, #16]
  406140:	ldp	x29, x30, [sp], #48
  406144:	ret
  406148:	bl	401ee0 <abort@plt>
  40614c:	stp	x29, x30, [sp, #-48]!
  406150:	str	x21, [sp, #16]
  406154:	stp	x20, x19, [sp, #32]
  406158:	mov	x29, sp
  40615c:	mov	x20, x0
  406160:	mov	x0, x1
  406164:	mov	w19, w2
  406168:	bl	40844c <feof@plt+0x64ac>
  40616c:	mvn	w8, w0
  406170:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  406174:	mov	w21, w0
  406178:	lsr	w0, w8, #31
  40617c:	add	x2, x2, #0xd9a
  406180:	mov	w1, #0x1bd                 	// #445
  406184:	bl	4051f0 <feof@plt+0x3250>
  406188:	ldr	w8, [x20, #72]
  40618c:	cmp	w21, w8
  406190:	b.ge	4061c0 <feof@plt+0x4220>  // b.tcont
  406194:	ldr	x8, [x20, #64]
  406198:	ldrsw	x8, [x8, w21, sxtw #2]
  40619c:	tbnz	w8, #31, 4061c0 <feof@plt+0x4220>
  4061a0:	ldr	x9, [x20, #80]
  4061a4:	mov	w10, #0x28                  	// #40
  4061a8:	mov	x0, x20
  4061ac:	mov	w2, w19
  4061b0:	madd	x8, x8, x10, x9
  4061b4:	ldr	w1, [x8, #20]
  4061b8:	bl	40845c <feof@plt+0x64bc>
  4061bc:	b	4061d0 <feof@plt+0x4230>
  4061c0:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  4061c4:	ldr	w8, [x8, #48]
  4061c8:	cbz	w8, 4061e0 <feof@plt+0x4240>
  4061cc:	mov	w0, wzr
  4061d0:	ldp	x20, x19, [sp, #32]
  4061d4:	ldr	x21, [sp, #16]
  4061d8:	ldp	x29, x30, [sp], #48
  4061dc:	ret
  4061e0:	bl	401ee0 <abort@plt>
  4061e4:	stp	x29, x30, [sp, #-48]!
  4061e8:	str	x21, [sp, #16]
  4061ec:	stp	x20, x19, [sp, #32]
  4061f0:	mov	x29, sp
  4061f4:	mov	x20, x0
  4061f8:	mov	x0, x1
  4061fc:	mov	w19, w2
  406200:	bl	40844c <feof@plt+0x64ac>
  406204:	mvn	w8, w0
  406208:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  40620c:	mov	w21, w0
  406210:	lsr	w0, w8, #31
  406214:	add	x2, x2, #0xd9a
  406218:	mov	w1, #0x1cc                 	// #460
  40621c:	bl	4051f0 <feof@plt+0x3250>
  406220:	ldr	w8, [x20, #72]
  406224:	cmp	w21, w8
  406228:	b.ge	406258 <feof@plt+0x42b8>  // b.tcont
  40622c:	ldr	x8, [x20, #64]
  406230:	ldrsw	x8, [x8, w21, sxtw #2]
  406234:	tbnz	w8, #31, 406258 <feof@plt+0x42b8>
  406238:	ldr	x9, [x20, #80]
  40623c:	mov	w10, #0x28                  	// #40
  406240:	mov	x0, x20
  406244:	mov	w2, w19
  406248:	madd	x8, x8, x10, x9
  40624c:	ldr	w1, [x8, #28]
  406250:	bl	40845c <feof@plt+0x64bc>
  406254:	b	406268 <feof@plt+0x42c8>
  406258:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  40625c:	ldr	w8, [x8, #48]
  406260:	cbz	w8, 406278 <feof@plt+0x42d8>
  406264:	mov	w0, wzr
  406268:	ldp	x20, x19, [sp, #32]
  40626c:	ldr	x21, [sp, #16]
  406270:	ldp	x29, x30, [sp], #48
  406274:	ret
  406278:	bl	401ee0 <abort@plt>
  40627c:	stp	x29, x30, [sp, #-32]!
  406280:	stp	x20, x19, [sp, #16]
  406284:	mov	x29, sp
  406288:	mvn	w8, w1
  40628c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  406290:	mov	w19, w1
  406294:	mov	x20, x0
  406298:	lsr	w0, w8, #31
  40629c:	add	x2, x2, #0xd9a
  4062a0:	mov	w1, #0x1da                 	// #474
  4062a4:	bl	4051f0 <feof@plt+0x3250>
  4062a8:	cmp	w19, #0x3e8
  4062ac:	csel	w8, wzr, w19, eq  // eq = none
  4062b0:	str	w8, [x20, #56]
  4062b4:	ldp	x20, x19, [sp, #16]
  4062b8:	ldp	x29, x30, [sp], #32
  4062bc:	ret
  4062c0:	ldr	w0, [x0, #56]
  4062c4:	ret
  4062c8:	stp	x29, x30, [sp, #-16]!
  4062cc:	mov	x29, sp
  4062d0:	ldr	w8, [x0, #24]
  4062d4:	mov	w2, w1
  4062d8:	mov	w1, w8
  4062dc:	bl	40845c <feof@plt+0x64bc>
  4062e0:	ldp	x29, x30, [sp], #16
  4062e4:	ret
  4062e8:	stp	x1, x2, [x0]
  4062ec:	str	w3, [x0, #16]
  4062f0:	str	x4, [x0, #24]
  4062f4:	ret
  4062f8:	stp	x29, x30, [sp, #-64]!
  4062fc:	stp	x24, x23, [sp, #16]
  406300:	stp	x22, x21, [sp, #32]
  406304:	stp	x20, x19, [sp, #48]
  406308:	mov	x29, sp
  40630c:	ldr	x8, [x0, #16]
  406310:	mov	w19, w3
  406314:	mov	x20, x2
  406318:	mov	x22, x0
  40631c:	mov	x21, x1
  406320:	cbnz	x8, 406348 <feof@plt+0x43a8>
  406324:	mov	w0, #0xfb8                 	// #4024
  406328:	bl	401aa0 <_Znam@plt>
  40632c:	mov	x8, xzr
  406330:	str	x0, [x22, #16]
  406334:	ldr	x9, [x22, #16]
  406338:	str	xzr, [x9, x8]
  40633c:	add	x8, x8, #0x8
  406340:	cmp	x8, #0xfb8
  406344:	b.ne	406334 <feof@plt+0x4394>  // b.any
  406348:	ldr	x23, [x22, #16]
  40634c:	mov	x0, x21
  406350:	mov	x1, x20
  406354:	bl	4084a8 <feof@plt+0x6508>
  406358:	sbfiz	x24, x0, #3, #32
  40635c:	mov	w0, #0x20                  	// #32
  406360:	bl	40a3d0 <_Znwm@@Base>
  406364:	ldr	x4, [x23, x24]
  406368:	mov	x1, x21
  40636c:	mov	x2, x20
  406370:	mov	w3, w19
  406374:	mov	x22, x0
  406378:	bl	4062e8 <feof@plt+0x4348>
  40637c:	str	x22, [x23, x24]
  406380:	ldp	x20, x19, [sp, #48]
  406384:	ldp	x22, x21, [sp, #32]
  406388:	ldp	x24, x23, [sp, #16]
  40638c:	ldp	x29, x30, [sp], #64
  406390:	ret
  406394:	stp	x29, x30, [sp, #-64]!
  406398:	str	x23, [sp, #16]
  40639c:	stp	x22, x21, [sp, #32]
  4063a0:	stp	x20, x19, [sp, #48]
  4063a4:	mov	x29, sp
  4063a8:	ldr	x23, [x0, #16]
  4063ac:	cbz	x23, 4063dc <feof@plt+0x443c>
  4063b0:	mov	x20, x0
  4063b4:	mov	x22, x1
  4063b8:	mov	x0, x1
  4063bc:	mov	x1, x2
  4063c0:	mov	w19, w3
  4063c4:	mov	x21, x2
  4063c8:	bl	4084a8 <feof@plt+0x6508>
  4063cc:	ldr	x8, [x23, w0, sxtw #3]
  4063d0:	cbnz	x8, 4063fc <feof@plt+0x445c>
  4063d4:	mov	w8, #0x1                   	// #1
  4063d8:	cbz	w8, 4063e0 <feof@plt+0x4440>
  4063dc:	mov	w0, wzr
  4063e0:	ldp	x20, x19, [sp, #48]
  4063e4:	ldp	x22, x21, [sp, #32]
  4063e8:	ldr	x23, [sp, #16]
  4063ec:	ldp	x29, x30, [sp], #64
  4063f0:	ret
  4063f4:	ldr	x8, [x8, #24]
  4063f8:	cbz	x8, 4063d4 <feof@plt+0x4434>
  4063fc:	ldr	x9, [x8]
  406400:	cmp	x9, x22
  406404:	b.ne	4063f4 <feof@plt+0x4454>  // b.any
  406408:	ldr	x9, [x8, #8]
  40640c:	cmp	x9, x21
  406410:	b.ne	4063f4 <feof@plt+0x4454>  // b.any
  406414:	ldr	w1, [x8, #16]
  406418:	mov	x0, x20
  40641c:	mov	w2, w19
  406420:	bl	40845c <feof@plt+0x64bc>
  406424:	mov	w8, wzr
  406428:	cbnz	w8, 4063dc <feof@plt+0x443c>
  40642c:	b	4063e0 <feof@plt+0x4440>
  406430:	ldr	w8, [x0, #8]
  406434:	and	w0, w8, w1
  406438:	ret
  40643c:	stp	x29, x30, [sp, #-32]!
  406440:	stp	x20, x19, [sp, #16]
  406444:	mov	x29, sp
  406448:	mov	x19, x0
  40644c:	mov	x0, x1
  406450:	bl	40844c <feof@plt+0x64ac>
  406454:	mvn	w8, w0
  406458:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  40645c:	mov	w20, w0
  406460:	lsr	w0, w8, #31
  406464:	add	x2, x2, #0xd9a
  406468:	mov	w1, #0x215                 	// #533
  40646c:	bl	4051f0 <feof@plt+0x3250>
  406470:	ldr	w8, [x19, #72]
  406474:	cmp	w20, w8
  406478:	b.ge	40649c <feof@plt+0x44fc>  // b.tcont
  40647c:	ldr	x8, [x19, #64]
  406480:	ldrsw	x8, [x8, w20, sxtw #2]
  406484:	tbnz	w8, #31, 40649c <feof@plt+0x44fc>
  406488:	ldr	x9, [x19, #80]
  40648c:	mov	w10, #0x28                  	// #40
  406490:	mul	x8, x8, x10
  406494:	ldrb	w0, [x9, x8]
  406498:	b	4064ac <feof@plt+0x450c>
  40649c:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  4064a0:	ldr	w8, [x8, #48]
  4064a4:	cbz	w8, 4064b8 <feof@plt+0x4518>
  4064a8:	mov	w0, wzr
  4064ac:	ldp	x20, x19, [sp, #16]
  4064b0:	ldp	x29, x30, [sp], #32
  4064b4:	ret
  4064b8:	bl	401ee0 <abort@plt>
  4064bc:	ldr	x0, [x0, #32]
  4064c0:	ret
  4064c4:	ldr	x0, [x0, #40]
  4064c8:	ret
  4064cc:	stp	x29, x30, [sp, #-32]!
  4064d0:	stp	x20, x19, [sp, #16]
  4064d4:	mov	x29, sp
  4064d8:	mov	x19, x0
  4064dc:	mov	x0, x1
  4064e0:	bl	40844c <feof@plt+0x64ac>
  4064e4:	mvn	w8, w0
  4064e8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  4064ec:	mov	w20, w0
  4064f0:	lsr	w0, w8, #31
  4064f4:	add	x2, x2, #0xd9a
  4064f8:	mov	w1, #0x245                 	// #581
  4064fc:	bl	4051f0 <feof@plt+0x3250>
  406500:	ldr	w8, [x19, #72]
  406504:	cmp	w20, w8
  406508:	b.ge	40652c <feof@plt+0x458c>  // b.tcont
  40650c:	ldr	x8, [x19, #64]
  406510:	ldrsw	x8, [x8, w20, sxtw #2]
  406514:	tbnz	w8, #31, 40652c <feof@plt+0x458c>
  406518:	ldr	x9, [x19, #80]
  40651c:	mov	w10, #0x28                  	// #40
  406520:	madd	x8, x8, x10, x9
  406524:	ldr	x0, [x8, #32]
  406528:	b	40653c <feof@plt+0x459c>
  40652c:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  406530:	ldr	w8, [x8, #48]
  406534:	cbz	w8, 406548 <feof@plt+0x45a8>
  406538:	mov	x0, xzr
  40653c:	ldp	x20, x19, [sp, #16]
  406540:	ldp	x29, x30, [sp], #32
  406544:	ret
  406548:	bl	401ee0 <abort@plt>
  40654c:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  406550:	ldr	x0, [x8, #56]
  406554:	ret
  406558:	stp	x29, x30, [sp, #-48]!
  40655c:	str	x21, [sp, #16]
  406560:	stp	x20, x19, [sp, #32]
  406564:	mov	x29, sp
  406568:	ldrsw	x21, [x0, #72]
  40656c:	mov	x19, x0
  406570:	cbz	w21, 4065e8 <feof@plt+0x4648>
  406574:	lsl	w8, w21, #1
  406578:	add	w9, w1, #0xa
  40657c:	cmp	w8, w1
  406580:	csel	w8, w8, w9, gt
  406584:	ldr	x20, [x19, #64]
  406588:	sxtw	x9, w8
  40658c:	str	w8, [x19, #72]
  406590:	sbfiz	x8, x8, #2, #32
  406594:	cmp	xzr, x9, lsr #62
  406598:	csinv	x0, x8, xzr, eq  // eq = none
  40659c:	bl	401aa0 <_Znam@plt>
  4065a0:	lsl	x2, x21, #2
  4065a4:	mov	x1, x20
  4065a8:	str	x0, [x19, #64]
  4065ac:	bl	401ac0 <memcpy@plt>
  4065b0:	ldr	w8, [x19, #72]
  4065b4:	cmp	w21, w8
  4065b8:	b.ge	4065d8 <feof@plt+0x4638>  // b.tcont
  4065bc:	ldr	x8, [x19, #64]
  4065c0:	mov	w9, #0xffffffff            	// #-1
  4065c4:	str	w9, [x8, x21, lsl #2]
  4065c8:	ldrsw	x10, [x19, #72]
  4065cc:	add	x21, x21, #0x1
  4065d0:	cmp	x21, x10
  4065d4:	b.lt	4065c4 <feof@plt+0x4624>  // b.tstop
  4065d8:	cbz	x20, 406640 <feof@plt+0x46a0>
  4065dc:	mov	x0, x20
  4065e0:	bl	401de0 <_ZdaPv@plt>
  4065e4:	b	406640 <feof@plt+0x46a0>
  4065e8:	add	w8, w1, #0xa
  4065ec:	cmp	w1, #0x80
  4065f0:	mov	w9, #0x80                  	// #128
  4065f4:	csel	w8, w9, w8, lt  // lt = tstop
  4065f8:	sxtw	x9, w8
  4065fc:	str	w8, [x19, #72]
  406600:	sbfiz	x8, x8, #2, #32
  406604:	cmp	xzr, x9, lsr #62
  406608:	csinv	x0, x8, xzr, eq  // eq = none
  40660c:	bl	401aa0 <_Znam@plt>
  406610:	ldr	w8, [x19, #72]
  406614:	str	x0, [x19, #64]
  406618:	cmp	w8, #0x1
  40661c:	b.lt	406640 <feof@plt+0x46a0>  // b.tstop
  406620:	ldr	x9, [x19, #64]
  406624:	mov	x8, xzr
  406628:	mov	w10, #0xffffffff            	// #-1
  40662c:	str	w10, [x9, x8, lsl #2]
  406630:	ldrsw	x11, [x19, #72]
  406634:	add	x8, x8, #0x1
  406638:	cmp	x8, x11
  40663c:	b.lt	40662c <feof@plt+0x468c>  // b.tstop
  406640:	ldp	x20, x19, [sp, #32]
  406644:	ldr	x21, [sp, #16]
  406648:	ldp	x29, x30, [sp], #48
  40664c:	ret
  406650:	stp	x29, x30, [sp, #-48]!
  406654:	str	x21, [sp, #16]
  406658:	stp	x20, x19, [sp, #32]
  40665c:	mov	x29, sp
  406660:	ldr	x20, [x0, #80]
  406664:	mov	x19, x0
  406668:	cbz	x20, 4066b0 <feof@plt+0x4710>
  40666c:	ldrsw	x8, [x19, #92]
  406670:	mov	w9, #0x28                  	// #40
  406674:	lsl	x10, x8, #1
  406678:	add	x21, x8, x8, lsl #2
  40667c:	umulh	x8, x10, x9
  406680:	lsl	x9, x21, #4
  406684:	cmp	xzr, x8
  406688:	csinv	x0, x9, xzr, eq  // eq = none
  40668c:	str	w10, [x19, #92]
  406690:	bl	401aa0 <_Znam@plt>
  406694:	lsl	x2, x21, #3
  406698:	mov	x1, x20
  40669c:	str	x0, [x19, #80]
  4066a0:	bl	401ac0 <memcpy@plt>
  4066a4:	mov	x0, x20
  4066a8:	bl	401de0 <_ZdaPv@plt>
  4066ac:	b	4066c4 <feof@plt+0x4724>
  4066b0:	mov	w8, #0x10                  	// #16
  4066b4:	mov	w0, #0x280                 	// #640
  4066b8:	str	w8, [x19, #92]
  4066bc:	bl	401aa0 <_Znam@plt>
  4066c0:	str	x0, [x19, #80]
  4066c4:	ldp	x20, x19, [sp, #32]
  4066c8:	ldr	x21, [sp, #16]
  4066cc:	ldp	x29, x30, [sp], #48
  4066d0:	ret
  4066d4:	stp	x29, x30, [sp, #-48]!
  4066d8:	stp	x22, x21, [sp, #16]
  4066dc:	stp	x20, x19, [sp, #32]
  4066e0:	mov	x29, sp
  4066e4:	ldrsw	x8, [x0, #72]
  4066e8:	mov	x19, x0
  4066ec:	mov	x10, #0xffffffff00000000    	// #-4294967296
  4066f0:	lsl	x12, x8, #32
  4066f4:	mov	x11, x8
  4066f8:	mov	x22, x11
  4066fc:	subs	x11, x11, #0x1
  406700:	mov	x9, x12
  406704:	b.lt	40671c <feof@plt+0x477c>  // b.tstop
  406708:	ldr	x12, [x19, #64]
  40670c:	add	x12, x12, x22, lsl #2
  406710:	ldur	w13, [x12, #-4]
  406714:	add	x12, x9, x10
  406718:	tbnz	w13, #31, 4066f8 <feof@plt+0x4758>
  40671c:	cmp	w8, w22
  406720:	b.le	40675c <feof@plt+0x47bc>
  406724:	ldr	x20, [x19, #64]
  406728:	asr	x8, x9, #32
  40672c:	cmp	xzr, x8, lsr #62
  406730:	asr	x21, x9, #30
  406734:	csinv	x0, x21, xzr, eq  // eq = none
  406738:	bl	401aa0 <_Znam@plt>
  40673c:	mov	x1, x20
  406740:	mov	x2, x21
  406744:	str	x0, [x19, #64]
  406748:	bl	401ac0 <memcpy@plt>
  40674c:	cbz	x20, 406758 <feof@plt+0x47b8>
  406750:	mov	x0, x20
  406754:	bl	401de0 <_ZdaPv@plt>
  406758:	str	w22, [x19, #72]
  40675c:	ldp	w8, w9, [x19, #88]
  406760:	sxtw	x8, w8
  406764:	cmp	w8, w9
  406768:	b.ge	4067b0 <feof@plt+0x4810>  // b.tcont
  40676c:	mov	w9, #0x28                  	// #40
  406770:	ldr	x20, [x19, #80]
  406774:	add	x10, x8, x8, lsl #2
  406778:	umulh	x8, x8, x9
  40677c:	cmp	xzr, x8
  406780:	lsl	x21, x10, #3
  406784:	csinv	x0, x21, xzr, eq  // eq = none
  406788:	bl	401aa0 <_Znam@plt>
  40678c:	mov	x1, x20
  406790:	mov	x2, x21
  406794:	str	x0, [x19, #80]
  406798:	bl	401ac0 <memcpy@plt>
  40679c:	cbz	x20, 4067a8 <feof@plt+0x4808>
  4067a0:	mov	x0, x20
  4067a4:	bl	401de0 <_ZdaPv@plt>
  4067a8:	ldr	w8, [x19, #88]
  4067ac:	str	w8, [x19, #92]
  4067b0:	ldp	x20, x19, [sp, #32]
  4067b4:	ldp	x22, x21, [sp, #16]
  4067b8:	ldp	x29, x30, [sp], #48
  4067bc:	ret
  4067c0:	stp	x29, x30, [sp, #-48]!
  4067c4:	str	x21, [sp, #16]
  4067c8:	stp	x20, x19, [sp, #32]
  4067cc:	mov	x29, sp
  4067d0:	mov	x20, x0
  4067d4:	mov	x0, x1
  4067d8:	mov	x19, x2
  4067dc:	bl	40844c <feof@plt+0x64ac>
  4067e0:	mvn	w8, w0
  4067e4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  4067e8:	mov	w21, w0
  4067ec:	lsr	w0, w8, #31
  4067f0:	add	x2, x2, #0xd9a
  4067f4:	mov	w1, #0x296                 	// #662
  4067f8:	bl	4051f0 <feof@plt+0x3250>
  4067fc:	ldr	w8, [x20, #72]
  406800:	cmp	w21, w8
  406804:	b.lt	406814 <feof@plt+0x4874>  // b.tstop
  406808:	mov	x0, x20
  40680c:	mov	w1, w21
  406810:	bl	406558 <feof@plt+0x45b8>
  406814:	ldr	w8, [x20, #72]
  406818:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  40681c:	add	x2, x2, #0xd9a
  406820:	mov	w1, #0x299                 	// #665
  406824:	cmp	w21, w8
  406828:	cset	w0, lt  // lt = tstop
  40682c:	bl	4051f0 <feof@plt+0x3250>
  406830:	ldp	w8, w9, [x20, #88]
  406834:	add	w8, w8, #0x1
  406838:	cmp	w8, w9
  40683c:	b.lt	406848 <feof@plt+0x48a8>  // b.tstop
  406840:	mov	x0, x20
  406844:	bl	406650 <feof@plt+0x46b0>
  406848:	ldp	w8, w9, [x20, #88]
  40684c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  406850:	add	x2, x2, #0xd9a
  406854:	mov	w1, #0x29c                 	// #668
  406858:	add	w8, w8, #0x1
  40685c:	cmp	w8, w9
  406860:	cset	w0, lt  // lt = tstop
  406864:	bl	4051f0 <feof@plt+0x3250>
  406868:	ldr	w8, [x20, #88]
  40686c:	ldr	x9, [x20, #64]
  406870:	mov	w11, #0x28                  	// #40
  406874:	str	w8, [x9, w21, sxtw #2]
  406878:	ldrsw	x8, [x20, #88]
  40687c:	ldr	x9, [x20, #80]
  406880:	add	w10, w8, #0x1
  406884:	str	w10, [x20, #88]
  406888:	ldr	x10, [x19, #32]
  40688c:	ldp	q0, q1, [x19]
  406890:	madd	x8, x8, x11, x9
  406894:	str	x10, [x8, #32]
  406898:	stp	q0, q1, [x8]
  40689c:	ldp	x20, x19, [sp, #32]
  4068a0:	ldr	x21, [sp, #16]
  4068a4:	ldp	x29, x30, [sp], #48
  4068a8:	ret
  4068ac:	stp	x29, x30, [sp, #-48]!
  4068b0:	str	x21, [sp, #16]
  4068b4:	stp	x20, x19, [sp, #32]
  4068b8:	mov	x29, sp
  4068bc:	mov	x19, x0
  4068c0:	mov	x0, x1
  4068c4:	mov	x21, x2
  4068c8:	bl	40844c <feof@plt+0x64ac>
  4068cc:	mov	w20, w0
  4068d0:	mov	x0, x21
  4068d4:	bl	40844c <feof@plt+0x64ac>
  4068d8:	mov	w21, w0
  4068dc:	orr	w8, w0, w20
  4068e0:	tbnz	w8, #31, 4068f4 <feof@plt+0x4954>
  4068e4:	ldr	w8, [x19, #72]
  4068e8:	cmp	w21, w8
  4068ec:	cset	w0, lt  // lt = tstop
  4068f0:	b	4068f8 <feof@plt+0x4958>
  4068f4:	mov	w0, wzr
  4068f8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  4068fc:	add	x2, x2, #0xd9a
  406900:	mov	w1, #0x2a5                 	// #677
  406904:	bl	4051f0 <feof@plt+0x3250>
  406908:	ldr	w8, [x19, #72]
  40690c:	cmp	w20, w8
  406910:	b.lt	406920 <feof@plt+0x4980>  // b.tstop
  406914:	mov	x0, x19
  406918:	mov	w1, w20
  40691c:	bl	406558 <feof@plt+0x45b8>
  406920:	ldr	x8, [x19, #64]
  406924:	ldr	w9, [x8, w21, sxtw #2]
  406928:	ldr	x21, [sp, #16]
  40692c:	str	w9, [x8, w20, sxtw #2]
  406930:	ldp	x20, x19, [sp, #32]
  406934:	ldp	x29, x30, [sp], #48
  406938:	ret
  40693c:	stp	x29, x30, [sp, #-48]!
  406940:	stp	x22, x21, [sp, #16]
  406944:	stp	x20, x19, [sp, #32]
  406948:	mov	x29, sp
  40694c:	mov	x22, x0
  406950:	mov	w0, #0x68                  	// #104
  406954:	mov	w20, w2
  406958:	mov	x21, x1
  40695c:	bl	40a3d0 <_Znwm@@Base>
  406960:	mov	x19, x0
  406964:	mov	x1, x22
  406968:	bl	405884 <feof@plt+0x38e4>
  40696c:	mov	x0, x19
  406970:	mov	x1, x21
  406974:	mov	w2, w20
  406978:	bl	4069bc <feof@plt+0x4a1c>
  40697c:	cbnz	w0, 406994 <feof@plt+0x49f4>
  406980:	ldr	x8, [x19]
  406984:	mov	x0, x19
  406988:	ldr	x8, [x8, #8]
  40698c:	blr	x8
  406990:	mov	x19, xzr
  406994:	mov	x0, x19
  406998:	ldp	x20, x19, [sp, #32]
  40699c:	ldp	x22, x21, [sp, #16]
  4069a0:	ldp	x29, x30, [sp], #48
  4069a4:	ret
  4069a8:	mov	x20, x0
  4069ac:	mov	x0, x19
  4069b0:	bl	40a454 <_ZdlPv@@Base>
  4069b4:	mov	x0, x20
  4069b8:	bl	401f50 <_Unwind_Resume@plt>
  4069bc:	sub	sp, sp, #0x120
  4069c0:	stp	x29, x30, [sp, #192]
  4069c4:	stp	x28, x27, [sp, #208]
  4069c8:	stp	x26, x25, [sp, #224]
  4069cc:	stp	x24, x23, [sp, #240]
  4069d0:	stp	x22, x21, [sp, #256]
  4069d4:	stp	x20, x19, [sp, #272]
  4069d8:	add	x29, sp, #0xc0
  4069dc:	ldr	x20, [x0, #32]
  4069e0:	mov	x21, x1
  4069e4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4069e8:	mov	x19, x0
  4069ec:	add	x1, x1, #0x7d5
  4069f0:	mov	x0, x20
  4069f4:	mov	w27, w2
  4069f8:	bl	401e80 <strcmp@plt>
  4069fc:	cbz	w0, 406cf0 <feof@plt+0x4d50>
  406a00:	sub	x1, x29, #0x10
  406a04:	mov	x0, x20
  406a08:	bl	408524 <feof@plt+0x6584>
  406a0c:	cbz	x0, 406d10 <feof@plt+0x4d70>
  406a10:	ldur	x2, [x29, #-16]
  406a14:	mov	x1, x0
  406a18:	sub	x0, x29, #0x38
  406a1c:	bl	4054e0 <feof@plt+0x3540>
  406a20:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  406a24:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1b94>
  406a28:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1b94>
  406a2c:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1b94>
  406a30:	adrp	x28, 40d000 <_ZdlPvm@@Base+0x2b94>
  406a34:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x1b94>
  406a38:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1b94>
  406a3c:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1b94>
  406a40:	mov	w8, #0x1                   	// #1
  406a44:	add	x20, x20, #0xe13
  406a48:	add	x22, x22, #0xdf4
  406a4c:	add	x23, x23, #0xe18
  406a50:	add	x25, x25, #0xe49
  406a54:	add	x28, x28, #0xd2e
  406a58:	add	x26, x26, #0x7c1
  406a5c:	add	x24, x24, #0xe7f
  406a60:	add	x21, x21, #0xe83
  406a64:	stp	w8, w27, [x29, #-32]
  406a68:	str	w27, [sp, #12]
  406a6c:	sub	x0, x29, #0x38
  406a70:	bl	405530 <feof@plt+0x3590>
  406a74:	cbz	w0, 406d24 <feof@plt+0x4d84>
  406a78:	ldur	x0, [x29, #-24]
  406a7c:	mov	x1, x20
  406a80:	bl	401c70 <strtok@plt>
  406a84:	mov	x1, x22
  406a88:	mov	x27, x0
  406a8c:	bl	401e80 <strcmp@plt>
  406a90:	cbz	w0, 406a6c <feof@plt+0x4acc>
  406a94:	mov	x0, x27
  406a98:	mov	x1, x23
  406a9c:	bl	401e80 <strcmp@plt>
  406aa0:	cbz	w0, 406b50 <feof@plt+0x4bb0>
  406aa4:	mov	x0, x27
  406aa8:	mov	x1, x25
  406aac:	bl	401e80 <strcmp@plt>
  406ab0:	cbz	w0, 406b8c <feof@plt+0x4bec>
  406ab4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406ab8:	mov	x0, x27
  406abc:	add	x1, x1, #0xe74
  406ac0:	bl	401e80 <strcmp@plt>
  406ac4:	cbz	w0, 406bf0 <feof@plt+0x4c50>
  406ac8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406acc:	mov	x0, x27
  406ad0:	add	x1, x1, #0xea1
  406ad4:	bl	401e80 <strcmp@plt>
  406ad8:	cbz	w0, 406cb4 <feof@plt+0x4d14>
  406adc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  406ae0:	mov	x0, x27
  406ae4:	add	x1, x1, #0x265
  406ae8:	bl	401e80 <strcmp@plt>
  406aec:	cbz	w0, 406ce4 <feof@plt+0x4d44>
  406af0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406af4:	mov	x0, x27
  406af8:	add	x1, x1, #0xed7
  406afc:	bl	401e80 <strcmp@plt>
  406b00:	cbz	w0, 406d28 <feof@plt+0x4d88>
  406b04:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406b08:	mov	x0, x27
  406b0c:	add	x1, x1, #0xee1
  406b10:	bl	401e80 <strcmp@plt>
  406b14:	cbz	w0, 406d28 <feof@plt+0x4d88>
  406b18:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406b1c:	mov	x0, xzr
  406b20:	add	x1, x1, #0xa00
  406b24:	bl	401c70 <strtok@plt>
  406b28:	bl	407718 <feof@plt+0x5778>
  406b2c:	ldr	x8, [x19]
  406b30:	ldur	x3, [x29, #-48]
  406b34:	ldur	w4, [x29, #-40]
  406b38:	mov	x2, x0
  406b3c:	ldr	x8, [x8, #16]
  406b40:	mov	x0, x19
  406b44:	mov	x1, x27
  406b48:	blr	x8
  406b4c:	b	406a6c <feof@plt+0x4acc>
  406b50:	mov	x0, xzr
  406b54:	mov	x1, x20
  406b58:	bl	401c70 <strtok@plt>
  406b5c:	cbz	x0, 4072d8 <feof@plt+0x5338>
  406b60:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406b64:	add	x2, sp, #0x60
  406b68:	add	x1, x1, #0xf84
  406b6c:	bl	401d90 <__isoc99_sscanf@plt>
  406b70:	cmp	w0, #0x1
  406b74:	b.ne	4072d8 <feof@plt+0x5338>  // b.any
  406b78:	ldr	w8, [sp, #96]
  406b7c:	cmp	w8, #0x0
  406b80:	b.le	4072d8 <feof@plt+0x5338>
  406b84:	str	w8, [x19, #24]
  406b88:	b	406a6c <feof@plt+0x4acc>
  406b8c:	mov	x0, xzr
  406b90:	mov	x1, x20
  406b94:	bl	401c70 <strtok@plt>
  406b98:	mov	x27, x0
  406b9c:	cbz	x0, 4072fc <feof@plt+0x535c>
  406ba0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406ba4:	add	x2, sp, #0x50
  406ba8:	mov	x0, x27
  406bac:	add	x1, x1, #0xe4f
  406bb0:	bl	401d90 <__isoc99_sscanf@plt>
  406bb4:	ldr	d0, [sp, #80]
  406bb8:	mov	x8, #0x800000000000        	// #140737488355328
  406bbc:	movk	x8, #0xc056, lsl #48
  406bc0:	fmov	d1, x8
  406bc4:	fcmp	d0, d1
  406bc8:	b.ls	4072fc <feof@plt+0x535c>  // b.plast
  406bcc:	cmp	w0, #0x1
  406bd0:	b.ne	4072fc <feof@plt+0x535c>  // b.any
  406bd4:	mov	x8, #0x800000000000        	// #140737488355328
  406bd8:	movk	x8, #0x4056, lsl #48
  406bdc:	fmov	d1, x8
  406be0:	fcmp	d0, d1
  406be4:	b.ge	4072fc <feof@plt+0x535c>  // b.tcont
  406be8:	str	d0, [x19, #48]
  406bec:	b	406a6c <feof@plt+0x4acc>
  406bf0:	mov	x0, xzr
  406bf4:	mov	x1, x20
  406bf8:	bl	401c70 <strtok@plt>
  406bfc:	cbz	x0, 406a6c <feof@plt+0x4acc>
  406c00:	mov	x27, x0
  406c04:	b	406c2c <feof@plt+0x4c8c>
  406c08:	mov	w8, #0x1                   	// #1
  406c0c:	ldr	w9, [x19, #8]
  406c10:	mov	x0, xzr
  406c14:	mov	x1, x20
  406c18:	orr	w8, w9, w8
  406c1c:	str	w8, [x19, #8]
  406c20:	bl	401c70 <strtok@plt>
  406c24:	mov	x27, x0
  406c28:	cbz	x0, 406a6c <feof@plt+0x4acc>
  406c2c:	mov	x0, x27
  406c30:	mov	x1, x28
  406c34:	bl	401e80 <strcmp@plt>
  406c38:	cbz	w0, 406a6c <feof@plt+0x4acc>
  406c3c:	mov	x0, x27
  406c40:	mov	x1, x26
  406c44:	bl	401e80 <strcmp@plt>
  406c48:	cbz	w0, 406c08 <feof@plt+0x4c68>
  406c4c:	mov	x0, x27
  406c50:	mov	x1, x24
  406c54:	bl	401e80 <strcmp@plt>
  406c58:	cbz	w0, 406c9c <feof@plt+0x4cfc>
  406c5c:	mov	x0, x27
  406c60:	mov	x1, x21
  406c64:	bl	401e80 <strcmp@plt>
  406c68:	cbz	w0, 406ca4 <feof@plt+0x4d04>
  406c6c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406c70:	mov	x0, x27
  406c74:	add	x1, x1, #0xe7e
  406c78:	bl	401e80 <strcmp@plt>
  406c7c:	cbz	w0, 406cac <feof@plt+0x4d0c>
  406c80:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406c84:	mov	x0, x27
  406c88:	add	x1, x1, #0xe82
  406c8c:	bl	401e80 <strcmp@plt>
  406c90:	cbnz	w0, 4073dc <feof@plt+0x543c>
  406c94:	mov	w8, #0x10                  	// #16
  406c98:	b	406c0c <feof@plt+0x4c6c>
  406c9c:	mov	w8, #0x2                   	// #2
  406ca0:	b	406c0c <feof@plt+0x4c6c>
  406ca4:	mov	w8, #0x4                   	// #4
  406ca8:	b	406c0c <feof@plt+0x4c6c>
  406cac:	mov	w8, #0x8                   	// #8
  406cb0:	b	406c0c <feof@plt+0x4c6c>
  406cb4:	mov	x0, xzr
  406cb8:	mov	x1, x20
  406cbc:	bl	401c70 <strtok@plt>
  406cc0:	cbz	x0, 40745c <feof@plt+0x54bc>
  406cc4:	mov	x27, x0
  406cc8:	bl	401b40 <strlen@plt>
  406ccc:	add	x0, x0, #0x1
  406cd0:	bl	401aa0 <_Znam@plt>
  406cd4:	mov	x1, x27
  406cd8:	str	x0, [x19, #40]
  406cdc:	bl	401c60 <strcpy@plt>
  406ce0:	b	406a6c <feof@plt+0x4acc>
  406ce4:	mov	w8, #0x1                   	// #1
  406ce8:	str	w8, [x19, #28]
  406cec:	b	406a6c <feof@plt+0x4acc>
  406cf0:	cbnz	x21, 406d14 <feof@plt+0x4d74>
  406cf4:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406cf8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  406cfc:	add	x1, x1, #0xfc8
  406d00:	add	x0, x0, #0xdd4
  406d04:	mov	x2, x1
  406d08:	mov	x3, x1
  406d0c:	b	4072cc <feof@plt+0x532c>
  406d10:	cbz	x21, 4072a8 <feof@plt+0x5308>
  406d14:	mov	w20, wzr
  406d18:	mov	w8, #0x1                   	// #1
  406d1c:	str	w8, [x21]
  406d20:	b	407488 <feof@plt+0x54e8>
  406d24:	mov	x27, xzr
  406d28:	adrp	x21, 423000 <stderr@@GLIBC_2.17+0x108>
  406d2c:	cbz	x27, 407298 <feof@plt+0x52f8>
  406d30:	add	x8, sp, #0x60
  406d34:	add	x9, x8, #0x10
  406d38:	str	x9, [sp, #40]
  406d3c:	add	x9, x8, #0x14
  406d40:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1b94>
  406d44:	adrp	x25, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d48:	str	x9, [sp, #32]
  406d4c:	add	x9, x8, #0x18
  406d50:	mov	w26, wzr
  406d54:	add	x23, x23, #0xe13
  406d58:	add	x25, x25, #0xfc8
  406d5c:	add	x24, x8, #0xc
  406d60:	str	x9, [sp, #24]
  406d64:	add	x9, x8, #0x1c
  406d68:	add	x20, x8, #0x8
  406d6c:	stur	wzr, [x29, #-32]
  406d70:	str	x9, [sp, #16]
  406d74:	b	406d88 <feof@plt+0x4de8>
  406d78:	mov	w8, wzr
  406d7c:	mov	w26, #0x1                   	// #1
  406d80:	cbnz	w8, 407368 <feof@plt+0x53c8>
  406d84:	cbz	x27, 40735c <feof@plt+0x53bc>
  406d88:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406d8c:	mov	x0, x27
  406d90:	add	x1, x1, #0xed7
  406d94:	bl	401e80 <strcmp@plt>
  406d98:	cbz	w0, 407134 <feof@plt+0x5194>
  406d9c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406da0:	mov	x0, x27
  406da4:	add	x1, x1, #0xee1
  406da8:	bl	401e80 <strcmp@plt>
  406dac:	cbnz	w0, 40740c <feof@plt+0x546c>
  406db0:	ldr	w8, [sp, #12]
  406db4:	cbnz	w8, 407350 <feof@plt+0x53b0>
  406db8:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x1b94>
  406dbc:	mov	x22, xzr
  406dc0:	add	x26, x26, #0xf4b
  406dc4:	sub	x0, x29, #0x38
  406dc8:	bl	405530 <feof@plt+0x3590>
  406dcc:	cbz	w0, 407248 <feof@plt+0x52a8>
  406dd0:	ldur	x0, [x29, #-24]
  406dd4:	mov	x1, x23
  406dd8:	bl	401c70 <strtok@plt>
  406ddc:	cbz	x0, 406e30 <feof@plt+0x4e90>
  406de0:	mov	x21, x0
  406de4:	mov	x0, xzr
  406de8:	mov	x1, x23
  406dec:	bl	401c70 <strtok@plt>
  406df0:	cbz	x0, 406e38 <feof@plt+0x4e98>
  406df4:	ldrb	w8, [x0]
  406df8:	cmp	w8, #0x22
  406dfc:	b.ne	406e44 <feof@plt+0x4ea4>  // b.any
  406e00:	cbz	x22, 406ecc <feof@plt+0x4f2c>
  406e04:	mov	x0, x21
  406e08:	mov	x1, x26
  406e0c:	bl	401e80 <strcmp@plt>
  406e10:	cbz	w0, 406f20 <feof@plt+0x4f80>
  406e14:	mov	x0, x21
  406e18:	bl	40a19c <feof@plt+0x81fc>
  406e1c:	mov	x1, x0
  406e20:	mov	x0, x19
  406e24:	mov	x2, x22
  406e28:	bl	4068ac <feof@plt+0x490c>
  406e2c:	b	406f74 <feof@plt+0x4fd4>
  406e30:	mov	w8, #0xb                   	// #11
  406e34:	b	406f78 <feof@plt+0x4fd8>
  406e38:	mov	w8, #0xa                   	// #10
  406e3c:	mov	x27, x21
  406e40:	b	406f78 <feof@plt+0x4fd8>
  406e44:	ldp	x6, x4, [sp, #32]
  406e48:	ldp	x7, x5, [sp, #16]
  406e4c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406e50:	add	x1, x1, #0xf75
  406e54:	mov	x2, x20
  406e58:	mov	x3, x24
  406e5c:	stp	xzr, xzr, [x24]
  406e60:	str	wzr, [x24, #16]
  406e64:	bl	401d90 <__isoc99_sscanf@plt>
  406e68:	cmp	w0, #0x0
  406e6c:	b.le	406ef4 <feof@plt+0x4f54>
  406e70:	mov	x0, xzr
  406e74:	mov	x1, x23
  406e78:	bl	401c70 <strtok@plt>
  406e7c:	cbz	x0, 406f44 <feof@plt+0x4fa4>
  406e80:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406e84:	add	x2, sp, #0x4c
  406e88:	add	x1, x1, #0xf84
  406e8c:	bl	401d90 <__isoc99_sscanf@plt>
  406e90:	cmp	w0, #0x1
  406e94:	b.ne	406f88 <feof@plt+0x4fe8>  // b.any
  406e98:	ldr	w1, [sp, #76]
  406e9c:	cmp	w1, #0x100
  406ea0:	b.cc	406fbc <feof@plt+0x501c>  // b.lo, b.ul, b.last
  406ea4:	add	x0, sp, #0x50
  406ea8:	bl	404fa8 <feof@plt+0x3008>
  406eac:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406eb0:	sub	x0, x29, #0x38
  406eb4:	add	x2, sp, #0x50
  406eb8:	add	x1, x1, #0xfd6
  406ebc:	mov	x3, x25
  406ec0:	mov	x4, x25
  406ec4:	bl	4056d8 <feof@plt+0x3738>
  406ec8:	b	406fb0 <feof@plt+0x5010>
  406ecc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406ed0:	sub	x0, x29, #0x38
  406ed4:	add	x1, x1, #0xf2a
  406ed8:	mov	x2, x25
  406edc:	mov	x3, x25
  406ee0:	mov	x4, x25
  406ee4:	bl	4056d8 <feof@plt+0x3738>
  406ee8:	mov	x22, xzr
  406eec:	mov	w8, #0x1                   	// #1
  406ef0:	b	406f78 <feof@plt+0x4fd8>
  406ef4:	add	x0, sp, #0x50
  406ef8:	mov	x1, x21
  406efc:	bl	404f80 <feof@plt+0x2fe0>
  406f00:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406f04:	sub	x0, x29, #0x38
  406f08:	add	x2, sp, #0x50
  406f0c:	add	x1, x1, #0xf87
  406f10:	mov	x3, x25
  406f14:	mov	x4, x25
  406f18:	bl	4056d8 <feof@plt+0x3738>
  406f1c:	b	406f6c <feof@plt+0x4fcc>
  406f20:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406f24:	sub	x0, x29, #0x38
  406f28:	add	x1, x1, #0xf4f
  406f2c:	mov	x2, x25
  406f30:	mov	x3, x25
  406f34:	mov	x4, x25
  406f38:	bl	4056d8 <feof@plt+0x3738>
  406f3c:	mov	w8, #0x1                   	// #1
  406f40:	b	406f78 <feof@plt+0x4fd8>
  406f44:	add	x0, sp, #0x50
  406f48:	mov	x1, x21
  406f4c:	bl	404f80 <feof@plt+0x2fe0>
  406f50:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406f54:	sub	x0, x29, #0x38
  406f58:	add	x2, sp, #0x50
  406f5c:	add	x1, x1, #0xf9a
  406f60:	mov	x3, x25
  406f64:	mov	x4, x25
  406f68:	bl	4056d8 <feof@plt+0x3738>
  406f6c:	mov	w8, #0x1                   	// #1
  406f70:	cbnz	w8, 406f78 <feof@plt+0x4fd8>
  406f74:	mov	w8, wzr
  406f78:	cbz	w8, 406dc4 <feof@plt+0x4e24>
  406f7c:	cmp	w8, #0xb
  406f80:	b.eq	406dc4 <feof@plt+0x4e24>  // b.none
  406f84:	b	407250 <feof@plt+0x52b0>
  406f88:	add	x0, sp, #0x50
  406f8c:	mov	x1, x21
  406f90:	bl	404f80 <feof@plt+0x2fe0>
  406f94:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  406f98:	sub	x0, x29, #0x38
  406f9c:	add	x2, sp, #0x50
  406fa0:	add	x1, x1, #0xfba
  406fa4:	mov	x3, x25
  406fa8:	mov	x4, x25
  406fac:	bl	4056d8 <feof@plt+0x3738>
  406fb0:	mov	w8, #0x1                   	// #1
  406fb4:	cbnz	w8, 406f78 <feof@plt+0x4fd8>
  406fb8:	b	406f74 <feof@plt+0x4fd4>
  406fbc:	strb	w1, [sp, #96]
  406fc0:	mov	x0, xzr
  406fc4:	mov	x1, x23
  406fc8:	bl	401c70 <strtok@plt>
  406fcc:	cbz	x0, 40702c <feof@plt+0x508c>
  406fd0:	add	x1, sp, #0x40
  406fd4:	mov	w2, wzr
  406fd8:	mov	x28, x0
  406fdc:	bl	401bd0 <strtol@plt>
  406fe0:	str	w0, [sp, #100]
  406fe4:	cbnz	w0, 407058 <feof@plt+0x50b8>
  406fe8:	ldr	x8, [sp, #64]
  406fec:	cmp	x8, x28
  406ff0:	b.ne	407058 <feof@plt+0x50b8>  // b.any
  406ff4:	add	x0, sp, #0x50
  406ff8:	mov	x1, x28
  406ffc:	bl	404f80 <feof@plt+0x2fe0>
  407000:	add	x0, sp, #0x30
  407004:	mov	x1, x21
  407008:	bl	404f80 <feof@plt+0x2fe0>
  40700c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407010:	sub	x0, x29, #0x38
  407014:	add	x2, sp, #0x50
  407018:	add	x3, sp, #0x30
  40701c:	add	x1, x1, #0xd
  407020:	mov	x4, x25
  407024:	bl	4056d8 <feof@plt+0x3738>
  407028:	b	406fb0 <feof@plt+0x5010>
  40702c:	add	x0, sp, #0x50
  407030:	mov	x1, x21
  407034:	bl	404f80 <feof@plt+0x2fe0>
  407038:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  40703c:	sub	x0, x29, #0x38
  407040:	add	x2, sp, #0x50
  407044:	add	x1, x1, #0xff7
  407048:	mov	x3, x25
  40704c:	mov	x4, x25
  407050:	bl	4056d8 <feof@plt+0x3738>
  407054:	b	406fb0 <feof@plt+0x5010>
  407058:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  40705c:	ldr	w8, [x8, #48]
  407060:	cbz	w8, 40707c <feof@plt+0x50dc>
  407064:	bl	401e50 <wcwidth@plt>
  407068:	cmp	w0, #0x2
  40706c:	b.lt	40707c <feof@plt+0x50dc>  // b.tstop
  407070:	ldr	w8, [sp, #104]
  407074:	mul	w8, w8, w0
  407078:	str	w8, [sp, #104]
  40707c:	mov	x0, xzr
  407080:	mov	x1, x23
  407084:	bl	401c70 <strtok@plt>
  407088:	cbz	x0, 4070c0 <feof@plt+0x5120>
  40708c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407090:	add	x1, x1, #0xf4c
  407094:	mov	x22, x0
  407098:	bl	401e80 <strcmp@plt>
  40709c:	cbz	w0, 4070c0 <feof@plt+0x5120>
  4070a0:	mov	x0, x22
  4070a4:	bl	401b40 <strlen@plt>
  4070a8:	add	x0, x0, #0x1
  4070ac:	bl	401aa0 <_Znam@plt>
  4070b0:	mov	x1, x22
  4070b4:	bl	401c60 <strcpy@plt>
  4070b8:	str	x0, [sp, #128]
  4070bc:	b	4070c4 <feof@plt+0x5124>
  4070c0:	str	xzr, [sp, #128]
  4070c4:	mov	x0, x21
  4070c8:	mov	x1, x26
  4070cc:	bl	401e80 <strcmp@plt>
  4070d0:	cbz	w0, 40710c <feof@plt+0x516c>
  4070d4:	mov	x0, x21
  4070d8:	bl	40a19c <feof@plt+0x81fc>
  4070dc:	mov	x22, x0
  4070e0:	add	x2, sp, #0x60
  4070e4:	mov	x0, x19
  4070e8:	mov	x1, x22
  4070ec:	bl	4067c0 <feof@plt+0x4820>
  4070f0:	ldr	w0, [sp, #100]
  4070f4:	bl	40a17c <feof@plt+0x81dc>
  4070f8:	mov	x1, x0
  4070fc:	mov	x0, x19
  407100:	mov	x2, x22
  407104:	bl	4068ac <feof@plt+0x490c>
  407108:	b	407128 <feof@plt+0x5188>
  40710c:	ldr	w0, [sp, #100]
  407110:	bl	40a17c <feof@plt+0x81dc>
  407114:	mov	x22, x0
  407118:	add	x2, sp, #0x60
  40711c:	mov	x0, x19
  407120:	mov	x1, x22
  407124:	bl	4067c0 <feof@plt+0x4820>
  407128:	mov	w8, wzr
  40712c:	cbnz	w8, 406f78 <feof@plt+0x4fd8>
  407130:	b	406f74 <feof@plt+0x4fd4>
  407134:	ldr	w8, [sp, #12]
  407138:	cbz	w8, 407150 <feof@plt+0x51b0>
  40713c:	b	407350 <feof@plt+0x53b0>
  407140:	mov	w8, #0x9                   	// #9
  407144:	cbz	w8, 407150 <feof@plt+0x51b0>
  407148:	cmp	w8, #0x9
  40714c:	b.ne	40728c <feof@plt+0x52ec>  // b.any
  407150:	sub	x0, x29, #0x38
  407154:	bl	405530 <feof@plt+0x3590>
  407158:	cbz	w0, 407280 <feof@plt+0x52e0>
  40715c:	ldur	x0, [x29, #-24]
  407160:	mov	x1, x23
  407164:	bl	401c70 <strtok@plt>
  407168:	cbz	x0, 407140 <feof@plt+0x51a0>
  40716c:	mov	x21, x0
  407170:	mov	x0, xzr
  407174:	mov	x1, x23
  407178:	bl	401c70 <strtok@plt>
  40717c:	cbz	x0, 4071e4 <feof@plt+0x5244>
  407180:	mov	x22, x0
  407184:	mov	x0, xzr
  407188:	mov	x1, x23
  40718c:	bl	401c70 <strtok@plt>
  407190:	cbz	x0, 4071f4 <feof@plt+0x5254>
  407194:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407198:	add	x2, sp, #0x50
  40719c:	add	x1, x1, #0xf84
  4071a0:	mov	x28, x0
  4071a4:	bl	401d90 <__isoc99_sscanf@plt>
  4071a8:	cmp	w0, #0x1
  4071ac:	b.ne	407214 <feof@plt+0x5274>  // b.any
  4071b0:	mov	x0, x21
  4071b4:	bl	40a19c <feof@plt+0x81fc>
  4071b8:	mov	x21, x0
  4071bc:	mov	x0, x22
  4071c0:	bl	40a19c <feof@plt+0x81fc>
  4071c4:	ldr	w3, [sp, #80]
  4071c8:	mov	x2, x0
  4071cc:	mov	x0, x19
  4071d0:	mov	x1, x21
  4071d4:	bl	4062f8 <feof@plt+0x4358>
  4071d8:	mov	w8, wzr
  4071dc:	cbnz	w8, 407148 <feof@plt+0x51a8>
  4071e0:	b	407150 <feof@plt+0x51b0>
  4071e4:	mov	w8, #0x8                   	// #8
  4071e8:	mov	x27, x21
  4071ec:	cbnz	w8, 407148 <feof@plt+0x51a8>
  4071f0:	b	407150 <feof@plt+0x51b0>
  4071f4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4071f8:	sub	x0, x29, #0x38
  4071fc:	add	x1, x1, #0xf01
  407200:	mov	x2, x25
  407204:	mov	x3, x25
  407208:	mov	x4, x25
  40720c:	bl	4056d8 <feof@plt+0x3738>
  407210:	b	40723c <feof@plt+0x529c>
  407214:	add	x0, sp, #0x60
  407218:	mov	x1, x28
  40721c:	bl	404f80 <feof@plt+0x2fe0>
  407220:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407224:	sub	x0, x29, #0x38
  407228:	add	x2, sp, #0x60
  40722c:	add	x1, x1, #0xf15
  407230:	mov	x3, x25
  407234:	mov	x4, x25
  407238:	bl	4056d8 <feof@plt+0x3738>
  40723c:	mov	w8, #0x1                   	// #1
  407240:	cbnz	w8, 407148 <feof@plt+0x51a8>
  407244:	b	407150 <feof@plt+0x51b0>
  407248:	mov	x27, xzr
  40724c:	b	407258 <feof@plt+0x52b8>
  407250:	cmp	w8, #0xa
  407254:	b.ne	406d7c <feof@plt+0x4ddc>  // b.any
  407258:	cbnz	x22, 406d78 <feof@plt+0x4dd8>
  40725c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407260:	sub	x0, x29, #0x38
  407264:	add	x1, x1, #0x2e
  407268:	mov	x2, x25
  40726c:	mov	x3, x25
  407270:	mov	x4, x25
  407274:	bl	4056d8 <feof@plt+0x3738>
  407278:	mov	w8, #0x1                   	// #1
  40727c:	b	406d7c <feof@plt+0x4ddc>
  407280:	mov	x27, xzr
  407284:	cbnz	x27, 406d88 <feof@plt+0x4de8>
  407288:	b	40735c <feof@plt+0x53bc>
  40728c:	cmp	w8, #0x8
  407290:	b.ne	407368 <feof@plt+0x53c8>  // b.any
  407294:	b	406d84 <feof@plt+0x4de4>
  407298:	ldr	w8, [x21, #48]
  40729c:	cbz	w8, 40732c <feof@plt+0x538c>
  4072a0:	mov	w26, wzr
  4072a4:	b	407374 <feof@plt+0x53d4>
  4072a8:	ldr	x1, [x19, #32]
  4072ac:	sub	x0, x29, #0x38
  4072b0:	bl	404f80 <feof@plt+0x2fe0>
  4072b4:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4072b8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  4072bc:	add	x2, x2, #0xfc8
  4072c0:	add	x0, x0, #0xdf9
  4072c4:	sub	x1, x29, #0x38
  4072c8:	mov	x3, x2
  4072cc:	bl	405214 <feof@plt+0x3274>
  4072d0:	mov	w20, wzr
  4072d4:	b	407488 <feof@plt+0x54e8>
  4072d8:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4072dc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4072e0:	add	x2, x2, #0xfc8
  4072e4:	add	x1, x1, #0xe23
  4072e8:	sub	x0, x29, #0x38
  4072ec:	mov	x3, x2
  4072f0:	mov	x4, x2
  4072f4:	bl	4056d8 <feof@plt+0x3738>
  4072f8:	b	40747c <feof@plt+0x54dc>
  4072fc:	add	x0, sp, #0x60
  407300:	mov	x1, x27
  407304:	bl	404f80 <feof@plt+0x2fe0>
  407308:	adrp	x3, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40730c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407310:	add	x3, x3, #0xfc8
  407314:	add	x1, x1, #0xe53
  407318:	sub	x0, x29, #0x38
  40731c:	add	x2, sp, #0x60
  407320:	mov	x4, x3
  407324:	bl	4056d8 <feof@plt+0x3738>
  407328:	b	40747c <feof@plt+0x54dc>
  40732c:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407330:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407334:	add	x2, x2, #0xfc8
  407338:	add	x1, x1, #0xee9
  40733c:	sub	x0, x29, #0x38
  407340:	mov	x3, x2
  407344:	mov	x4, x2
  407348:	bl	4056d8 <feof@plt+0x3738>
  40734c:	b	40747c <feof@plt+0x54dc>
  407350:	mov	w8, #0x1                   	// #1
  407354:	mov	w20, #0x1                   	// #1
  407358:	b	40736c <feof@plt+0x53cc>
  40735c:	mov	x0, x19
  407360:	bl	4066d4 <feof@plt+0x4734>
  407364:	mov	w8, wzr
  407368:	mov	w20, wzr
  40736c:	adrp	x21, 423000 <stderr@@GLIBC_2.17+0x108>
  407370:	cbnz	w8, 407480 <feof@plt+0x54e0>
  407374:	ldr	w8, [x21, #48]
  407378:	orr	w8, w8, w26
  40737c:	cbz	w8, 4073b8 <feof@plt+0x5418>
  407380:	ldr	w8, [x19, #24]
  407384:	cbnz	w8, 407454 <feof@plt+0x54b4>
  407388:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  40738c:	adrp	x10, 421000 <_Znam@GLIBCXX_3.4>
  407390:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  407394:	ldr	w0, [x8, #4]
  407398:	ldr	w8, [x10, #704]
  40739c:	ldr	w3, [x19, #56]
  4073a0:	ldr	w1, [x9]
  4073a4:	mov	w9, #0xd8                  	// #216
  4073a8:	mul	w2, w8, w9
  4073ac:	cbz	w3, 40744c <feof@plt+0x54ac>
  4073b0:	bl	40779c <feof@plt+0x57fc>
  4073b4:	b	407450 <feof@plt+0x54b0>
  4073b8:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4073bc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  4073c0:	add	x2, x2, #0xfc8
  4073c4:	add	x1, x1, #0x94
  4073c8:	sub	x0, x29, #0x38
  4073cc:	mov	x3, x2
  4073d0:	mov	x4, x2
  4073d4:	bl	4056d8 <feof@plt+0x3738>
  4073d8:	b	40747c <feof@plt+0x54dc>
  4073dc:	add	x0, sp, #0x60
  4073e0:	mov	x1, x27
  4073e4:	bl	404f80 <feof@plt+0x2fe0>
  4073e8:	adrp	x3, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4073ec:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  4073f0:	add	x3, x3, #0xfc8
  4073f4:	add	x1, x1, #0xe86
  4073f8:	sub	x0, x29, #0x38
  4073fc:	add	x2, sp, #0x60
  407400:	mov	x4, x3
  407404:	bl	4056d8 <feof@plt+0x3738>
  407408:	b	40747c <feof@plt+0x54dc>
  40740c:	add	x0, sp, #0x60
  407410:	mov	x1, x27
  407414:	bl	404f80 <feof@plt+0x2fe0>
  407418:	adrp	x21, 423000 <stderr@@GLIBC_2.17+0x108>
  40741c:	adrp	x3, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407420:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407424:	add	x3, x3, #0xfc8
  407428:	add	x1, x1, #0x53
  40742c:	sub	x0, x29, #0x38
  407430:	add	x2, sp, #0x60
  407434:	mov	x4, x3
  407438:	bl	4056d8 <feof@plt+0x3738>
  40743c:	mov	w20, wzr
  407440:	mov	w8, #0x1                   	// #1
  407444:	cbnz	w8, 407480 <feof@plt+0x54e0>
  407448:	b	407374 <feof@plt+0x53d4>
  40744c:	bl	40784c <feof@plt+0x58ac>
  407450:	str	w0, [x19, #24]
  407454:	mov	w20, #0x1                   	// #1
  407458:	b	407480 <feof@plt+0x54e0>
  40745c:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407460:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407464:	add	x2, x2, #0xfc8
  407468:	add	x1, x1, #0xeae
  40746c:	sub	x0, x29, #0x38
  407470:	mov	x3, x2
  407474:	mov	x4, x2
  407478:	bl	4056d8 <feof@plt+0x3738>
  40747c:	mov	w20, wzr
  407480:	sub	x0, x29, #0x38
  407484:	bl	4054f4 <feof@plt+0x3554>
  407488:	mov	w0, w20
  40748c:	ldp	x20, x19, [sp, #272]
  407490:	ldp	x22, x21, [sp, #256]
  407494:	ldp	x24, x23, [sp, #240]
  407498:	ldp	x26, x25, [sp, #224]
  40749c:	ldp	x28, x27, [sp, #208]
  4074a0:	ldp	x29, x30, [sp, #192]
  4074a4:	add	sp, sp, #0x120
  4074a8:	ret
  4074ac:	b	407514 <feof@plt+0x5574>
  4074b0:	b	407514 <feof@plt+0x5574>
  4074b4:	b	407514 <feof@plt+0x5574>
  4074b8:	b	407514 <feof@plt+0x5574>
  4074bc:	b	407514 <feof@plt+0x5574>
  4074c0:	b	407514 <feof@plt+0x5574>
  4074c4:	b	407514 <feof@plt+0x5574>
  4074c8:	b	407514 <feof@plt+0x5574>
  4074cc:	b	407514 <feof@plt+0x5574>
  4074d0:	b	407514 <feof@plt+0x5574>
  4074d4:	b	407514 <feof@plt+0x5574>
  4074d8:	b	407514 <feof@plt+0x5574>
  4074dc:	b	407514 <feof@plt+0x5574>
  4074e0:	b	407514 <feof@plt+0x5574>
  4074e4:	b	407514 <feof@plt+0x5574>
  4074e8:	b	407514 <feof@plt+0x5574>
  4074ec:	b	407514 <feof@plt+0x5574>
  4074f0:	b	407514 <feof@plt+0x5574>
  4074f4:	b	407514 <feof@plt+0x5574>
  4074f8:	b	407514 <feof@plt+0x5574>
  4074fc:	b	407514 <feof@plt+0x5574>
  407500:	b	407514 <feof@plt+0x5574>
  407504:	b	407514 <feof@plt+0x5574>
  407508:	b	407514 <feof@plt+0x5574>
  40750c:	b	407514 <feof@plt+0x5574>
  407510:	b	407514 <feof@plt+0x5574>
  407514:	mov	x19, x0
  407518:	sub	x0, x29, #0x38
  40751c:	bl	4054f4 <feof@plt+0x3554>
  407520:	mov	x0, x19
  407524:	bl	401f50 <_Unwind_Resume@plt>
  407528:	sub	sp, sp, #0x180
  40752c:	stp	x29, x30, [sp, #288]
  407530:	stp	x28, x27, [sp, #304]
  407534:	stp	x26, x25, [sp, #320]
  407538:	stp	x24, x23, [sp, #336]
  40753c:	stp	x22, x21, [sp, #352]
  407540:	stp	x20, x19, [sp, #368]
  407544:	add	x29, sp, #0x120
  407548:	mov	x8, sp
  40754c:	adrp	x24, 424000 <stderr@@GLIBC_2.17+0x1108>
  407550:	adrp	x27, 424000 <stderr@@GLIBC_2.17+0x1108>
  407554:	mov	x20, x3
  407558:	mov	x21, x2
  40755c:	mov	x19, x1
  407560:	mov	x22, x0
  407564:	mov	w25, #0x1                   	// #1
  407568:	add	x24, x24, #0x824
  40756c:	add	x27, x27, #0x108
  407570:	sub	x28, x8, #0x1
  407574:	mov	x23, x0
  407578:	b	407588 <feof@plt+0x55e8>
  40757c:	mov	w0, wzr
  407580:	cmp	w0, #0x2
  407584:	b.ne	4076f0 <feof@plt+0x5750>  // b.any
  407588:	ldrb	w1, [x23]
  40758c:	mov	x0, x24
  407590:	bl	408440 <feof@plt+0x64a0>
  407594:	cbnz	w0, 407660 <feof@plt+0x56c0>
  407598:	mov	x26, xzr
  40759c:	ldr	x0, [x27, x26]
  4075a0:	mov	x1, x23
  4075a4:	bl	401f00 <strcasecmp@plt>
  4075a8:	cbz	w0, 407614 <feof@plt+0x5674>
  4075ac:	add	x26, x26, #0x18
  4075b0:	cmp	x26, #0x3d8
  4075b4:	b.ne	40759c <feof@plt+0x55fc>  // b.any
  4075b8:	cbz	w25, 40757c <feof@plt+0x55dc>
  4075bc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  4075c0:	mov	x0, x22
  4075c4:	add	x1, x1, #0xc67
  4075c8:	bl	401e60 <fopen@plt>
  4075cc:	cbz	x0, 407658 <feof@plt+0x56b8>
  4075d0:	mov	x26, x0
  4075d4:	mov	x0, sp
  4075d8:	mov	w1, #0xfe                  	// #254
  4075dc:	mov	x2, x26
  4075e0:	mov	x23, sp
  4075e4:	bl	401d80 <fgets_unlocked@plt>
  4075e8:	mov	x0, x26
  4075ec:	bl	401ba0 <fclose@plt>
  4075f0:	mov	x0, sp
  4075f4:	bl	401b40 <strlen@plt>
  4075f8:	ldrb	w8, [x28, x0]
  4075fc:	cmp	w8, #0xa
  407600:	b.ne	407650 <feof@plt+0x56b0>  // b.any
  407604:	mov	w25, wzr
  407608:	mov	x23, sp
  40760c:	strb	wzr, [x28, x0]
  407610:	b	407654 <feof@plt+0x56b4>
  407614:	cbz	x21, 407624 <feof@plt+0x5684>
  407618:	add	x8, x27, x26
  40761c:	ldr	x8, [x8, #8]
  407620:	str	x8, [x21]
  407624:	cbz	x20, 407634 <feof@plt+0x5694>
  407628:	add	x8, x27, x26
  40762c:	ldr	x8, [x8, #16]
  407630:	str	x8, [x20]
  407634:	cbz	x19, 407648 <feof@plt+0x56a8>
  407638:	ldr	x8, [x27, x26]
  40763c:	mov	w0, #0x1                   	// #1
  407640:	str	x8, [x19]
  407644:	b	407580 <feof@plt+0x55e0>
  407648:	mov	w0, #0x1                   	// #1
  40764c:	b	407580 <feof@plt+0x55e0>
  407650:	mov	w25, wzr
  407654:	mov	w0, #0x2                   	// #2
  407658:	cbnz	w0, 407580 <feof@plt+0x55e0>
  40765c:	b	40757c <feof@plt+0x55dc>
  407660:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407664:	add	x1, x1, #0xdb5
  407668:	sub	x2, x29, #0x10
  40766c:	sub	x3, x29, #0x1c
  407670:	sub	x4, x29, #0x18
  407674:	sub	x5, x29, #0x20
  407678:	mov	x0, x23
  40767c:	bl	401d90 <__isoc99_sscanf@plt>
  407680:	cmp	w0, #0x4
  407684:	mov	w0, wzr
  407688:	b.ne	4076f8 <feof@plt+0x5758>  // b.any
  40768c:	ldur	d0, [x29, #-16]
  407690:	fcmp	d0, #0.0
  407694:	b.le	4076f8 <feof@plt+0x5758>
  407698:	ldur	d0, [x29, #-24]
  40769c:	fcmp	d0, #0.0
  4076a0:	b.le	4076f8 <feof@plt+0x5758>
  4076a4:	ldurb	w1, [x29, #-28]
  4076a8:	sub	x0, x29, #0x10
  4076ac:	bl	405a20 <feof@plt+0x3a80>
  4076b0:	cbz	w0, 4076f8 <feof@plt+0x5758>
  4076b4:	ldurb	w1, [x29, #-32]
  4076b8:	sub	x0, x29, #0x18
  4076bc:	bl	405a20 <feof@plt+0x3a80>
  4076c0:	cbz	w0, 4076f8 <feof@plt+0x5758>
  4076c4:	cbz	x21, 4076d0 <feof@plt+0x5730>
  4076c8:	ldur	x8, [x29, #-16]
  4076cc:	str	x8, [x21]
  4076d0:	cbz	x20, 4076dc <feof@plt+0x573c>
  4076d4:	ldur	x8, [x29, #-24]
  4076d8:	str	x8, [x20]
  4076dc:	cbz	x19, 4076f4 <feof@plt+0x5754>
  4076e0:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x1b94>
  4076e4:	add	x8, x8, #0xdcd
  4076e8:	str	x8, [x19]
  4076ec:	b	4076f4 <feof@plt+0x5754>
  4076f0:	cbz	w0, 4076f8 <feof@plt+0x5758>
  4076f4:	mov	w0, #0x1                   	// #1
  4076f8:	ldp	x20, x19, [sp, #368]
  4076fc:	ldp	x22, x21, [sp, #352]
  407700:	ldp	x24, x23, [sp, #336]
  407704:	ldp	x26, x25, [sp, #320]
  407708:	ldp	x28, x27, [sp, #304]
  40770c:	ldp	x29, x30, [sp, #288]
  407710:	add	sp, sp, #0x180
  407714:	ret
  407718:	stp	x29, x30, [sp, #-48]!
  40771c:	stp	x22, x21, [sp, #16]
  407720:	stp	x20, x19, [sp, #32]
  407724:	mov	x29, sp
  407728:	cbz	x0, 407784 <feof@plt+0x57e4>
  40772c:	adrp	x20, 424000 <stderr@@GLIBC_2.17+0x1108>
  407730:	sub	x19, x0, #0x1
  407734:	add	x20, x20, #0xa24
  407738:	ldrb	w1, [x19, #1]!
  40773c:	mov	x0, x20
  407740:	bl	408440 <feof@plt+0x64a0>
  407744:	cbnz	w0, 407738 <feof@plt+0x5798>
  407748:	mov	x0, x19
  40774c:	bl	401b40 <strlen@plt>
  407750:	adrp	x20, 424000 <stderr@@GLIBC_2.17+0x1108>
  407754:	add	x22, x19, x0
  407758:	add	x20, x20, #0xa24
  40775c:	mov	x21, x22
  407760:	cmp	x22, x19
  407764:	b.ls	40777c <feof@plt+0x57dc>  // b.plast
  407768:	mov	x22, x21
  40776c:	ldrb	w1, [x22, #-1]!
  407770:	mov	x0, x20
  407774:	bl	408440 <feof@plt+0x64a0>
  407778:	cbnz	w0, 40775c <feof@plt+0x57bc>
  40777c:	strb	wzr, [x21]
  407780:	b	407788 <feof@plt+0x57e8>
  407784:	mov	x19, xzr
  407788:	mov	x0, x19
  40778c:	ldp	x20, x19, [sp, #32]
  407790:	ldp	x22, x21, [sp, #16]
  407794:	ldp	x29, x30, [sp], #48
  407798:	ret
  40779c:	stp	x29, x30, [sp, #-48]!
  4077a0:	stp	x22, x21, [sp, #16]
  4077a4:	stp	x20, x19, [sp, #32]
  4077a8:	mov	x29, sp
  4077ac:	cmp	w1, #0x0
  4077b0:	cset	w8, ge  // ge = tcont
  4077b4:	cmp	w2, #0x0
  4077b8:	cset	w9, gt
  4077bc:	cmp	w3, #0x0
  4077c0:	mov	w21, w2
  4077c4:	and	w8, w8, w9
  4077c8:	cset	w9, gt
  4077cc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  4077d0:	mov	w22, w1
  4077d4:	mov	w19, w0
  4077d8:	and	w0, w8, w9
  4077dc:	add	x2, x2, #0xd9a
  4077e0:	mov	w1, #0xfc                  	// #252
  4077e4:	mov	w20, w3
  4077e8:	bl	4051f0 <feof@plt+0x3250>
  4077ec:	cbz	w22, 407828 <feof@plt+0x5888>
  4077f0:	mov	x8, #0x400000000000        	// #70368744177664
  4077f4:	scvtf	d0, w19
  4077f8:	scvtf	d1, w22
  4077fc:	movk	x8, #0x408f, lsl #48
  407800:	scvtf	d2, w21
  407804:	scvtf	d3, w20
  407808:	fmul	d0, d0, d1
  40780c:	fmov	d1, x8
  407810:	fdiv	d0, d0, d2
  407814:	fdiv	d1, d3, d1
  407818:	fmul	d0, d0, d1
  40781c:	tbnz	w19, #31, 407830 <feof@plt+0x5890>
  407820:	fmov	d1, #5.000000000000000000e-01
  407824:	b	407834 <feof@plt+0x5894>
  407828:	mov	w0, wzr
  40782c:	b	40783c <feof@plt+0x589c>
  407830:	fmov	d1, #-5.000000000000000000e-01
  407834:	fadd	d0, d0, d1
  407838:	fcvtzs	w0, d0
  40783c:	ldp	x20, x19, [sp, #32]
  407840:	ldp	x22, x21, [sp, #16]
  407844:	ldp	x29, x30, [sp], #48
  407848:	ret
  40784c:	stp	x29, x30, [sp, #-48]!
  407850:	stp	x22, x21, [sp, #16]
  407854:	stp	x20, x19, [sp, #32]
  407858:	mov	x29, sp
  40785c:	cmp	w1, #0x0
  407860:	cset	w8, ge  // ge = tcont
  407864:	cmp	w2, #0x0
  407868:	mov	w19, w2
  40786c:	cset	w9, gt
  407870:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1b94>
  407874:	mov	w20, w1
  407878:	mov	w21, w0
  40787c:	and	w0, w8, w9
  407880:	add	x2, x2, #0xd9a
  407884:	mov	w1, #0xea                  	// #234
  407888:	cinc	w22, w19, lt  // lt = tstop
  40788c:	bl	4051f0 <feof@plt+0x3250>
  407890:	cbz	w20, 4078cc <feof@plt+0x592c>
  407894:	asr	w8, w22, #1
  407898:	tbnz	w21, #31, 4078d4 <feof@plt+0x5934>
  40789c:	mov	w9, #0x7fffffff            	// #2147483647
  4078a0:	sub	w9, w9, w8
  4078a4:	sdiv	w9, w9, w20
  4078a8:	cmp	w9, w21
  4078ac:	b.ge	407914 <feof@plt+0x5974>  // b.tcont
  4078b0:	scvtf	d0, w21
  4078b4:	scvtf	d1, w20
  4078b8:	scvtf	d2, w19
  4078bc:	fmul	d0, d0, d1
  4078c0:	fdiv	d0, d0, d2
  4078c4:	fmov	d1, #5.000000000000000000e-01
  4078c8:	b	407904 <feof@plt+0x5964>
  4078cc:	mov	w0, wzr
  4078d0:	b	40791c <feof@plt+0x597c>
  4078d4:	mov	w10, #0x80000000            	// #-2147483648
  4078d8:	sub	w10, w10, w8
  4078dc:	neg	w9, w21
  4078e0:	udiv	w10, w10, w20
  4078e4:	cmp	w10, w9
  4078e8:	b.cs	407910 <feof@plt+0x5970>  // b.hs, b.nlast
  4078ec:	scvtf	d0, w21
  4078f0:	scvtf	d1, w20
  4078f4:	scvtf	d2, w19
  4078f8:	fmul	d0, d0, d1
  4078fc:	fdiv	d0, d0, d2
  407900:	fmov	d1, #-5.000000000000000000e-01
  407904:	fadd	d0, d0, d1
  407908:	fcvtzs	w0, d0
  40790c:	b	40791c <feof@plt+0x597c>
  407910:	neg	w8, w8
  407914:	madd	w8, w20, w21, w8
  407918:	sdiv	w0, w8, w19
  40791c:	ldp	x20, x19, [sp, #32]
  407920:	ldp	x22, x21, [sp, #16]
  407924:	ldp	x29, x30, [sp], #48
  407928:	ret
  40792c:	sub	sp, sp, #0xc0
  407930:	str	d8, [sp, #80]
  407934:	stp	x29, x30, [sp, #96]
  407938:	stp	x28, x27, [sp, #112]
  40793c:	stp	x26, x25, [sp, #128]
  407940:	stp	x24, x23, [sp, #144]
  407944:	stp	x22, x21, [sp, #160]
  407948:	stp	x20, x19, [sp, #176]
  40794c:	add	x29, sp, #0x50
  407950:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  407954:	add	x0, x0, #0x7d5
  407958:	sub	x1, x29, #0x8
  40795c:	str	wzr, [x29, #12]
  407960:	bl	408524 <feof@plt+0x6584>
  407964:	cbz	x0, 4079b0 <feof@plt+0x5a10>
  407968:	ldur	x2, [x29, #-8]
  40796c:	mov	x1, x0
  407970:	add	x0, sp, #0x20
  407974:	bl	4054e0 <feof@plt+0x3540>
  407978:	adrp	x19, 40c000 <_ZdlPvm@@Base+0x1b94>
  40797c:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  407980:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407984:	mov	w9, #0x1                   	// #1
  407988:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  40798c:	add	x19, x19, #0xe13
  407990:	add	x20, x20, #0xcc0
  407994:	add	x21, x21, #0xfc8
  407998:	fmov	d8, #5.000000000000000000e-01
  40799c:	adrp	x25, 423000 <stderr@@GLIBC_2.17+0x108>
  4079a0:	adrp	x26, 423000 <stderr@@GLIBC_2.17+0x108>
  4079a4:	str	w9, [sp, #56]
  4079a8:	str	wzr, [x8]
  4079ac:	b	4079e8 <feof@plt+0x5a48>
  4079b0:	adrp	x1, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4079b4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  4079b8:	add	x1, x1, #0xfc8
  4079bc:	add	x0, x0, #0xae
  4079c0:	mov	x2, x1
  4079c4:	mov	x3, x1
  4079c8:	bl	405214 <feof@plt+0x3274>
  4079cc:	mov	w19, wzr
  4079d0:	b	408378 <feof@plt+0x63d8>
  4079d4:	mov	w8, #0x1                   	// #1
  4079d8:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  4079dc:	str	w8, [x9, #40]
  4079e0:	mov	w8, wzr
  4079e4:	cbnz	w8, 408208 <feof@plt+0x6268>
  4079e8:	add	x0, sp, #0x20
  4079ec:	bl	405530 <feof@plt+0x3590>
  4079f0:	cbz	w0, 408210 <feof@plt+0x6270>
  4079f4:	ldr	x0, [sp, #64]
  4079f8:	mov	x1, x19
  4079fc:	bl	401c70 <strtok@plt>
  407a00:	mov	x27, x0
  407a04:	mov	x24, xzr
  407a08:	mov	w23, wzr
  407a0c:	mov	x22, x20
  407a10:	ldr	x0, [x22], #16
  407a14:	mov	x1, x27
  407a18:	bl	401e80 <strcmp@plt>
  407a1c:	cmp	w0, #0x0
  407a20:	csinc	w23, w23, wzr, ne  // ne = any
  407a24:	cmp	x24, #0x8
  407a28:	b.hi	407a34 <feof@plt+0x5a94>  // b.pmore
  407a2c:	add	x24, x24, #0x1
  407a30:	cbz	w23, 407a10 <feof@plt+0x5a70>
  407a34:	cbz	w23, 407a70 <feof@plt+0x5ad0>
  407a38:	mov	x0, xzr
  407a3c:	mov	x1, x19
  407a40:	bl	401c70 <strtok@plt>
  407a44:	cbz	x0, 407ba0 <feof@plt+0x5c00>
  407a48:	ldur	x2, [x22, #-8]
  407a4c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407a50:	add	x1, x1, #0xf84
  407a54:	mov	x28, x0
  407a58:	bl	401d90 <__isoc99_sscanf@plt>
  407a5c:	cmp	w0, #0x1
  407a60:	b.ne	407bcc <feof@plt+0x5c2c>  // b.any
  407a64:	mov	w8, wzr
  407a68:	cbnz	wzr, 4079e4 <feof@plt+0x5a44>
  407a6c:	b	4079e0 <feof@plt+0x5a40>
  407a70:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407a74:	add	x0, x0, #0xf4
  407a78:	mov	x1, x27
  407a7c:	bl	401e80 <strcmp@plt>
  407a80:	cbz	w0, 407c00 <feof@plt+0x5c60>
  407a84:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407a88:	add	x0, x0, #0x184
  407a8c:	mov	x1, x27
  407a90:	bl	401e80 <strcmp@plt>
  407a94:	cbz	w0, 407c34 <feof@plt+0x5c94>
  407a98:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407a9c:	add	x0, x0, #0x18a
  407aa0:	mov	x1, x27
  407aa4:	bl	401e80 <strcmp@plt>
  407aa8:	cbz	w0, 407d44 <feof@plt+0x5da4>
  407aac:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407ab0:	add	x0, x0, #0x1ca
  407ab4:	mov	x1, x27
  407ab8:	bl	401e80 <strcmp@plt>
  407abc:	cbz	w0, 4079d4 <feof@plt+0x5a34>
  407ac0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407ac4:	add	x0, x0, #0x1de
  407ac8:	mov	x1, x27
  407acc:	bl	401e80 <strcmp@plt>
  407ad0:	cbz	w0, 407e24 <feof@plt+0x5e84>
  407ad4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407ad8:	add	x0, x0, #0x23e
  407adc:	mov	x1, x27
  407ae0:	bl	401e80 <strcmp@plt>
  407ae4:	cbz	w0, 407eb0 <feof@plt+0x5f10>
  407ae8:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407aec:	add	x0, x0, #0x244
  407af0:	mov	x1, x27
  407af4:	bl	401e80 <strcmp@plt>
  407af8:	cbz	w0, 407ecc <feof@plt+0x5f2c>
  407afc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407b00:	add	x0, x0, #0x24b
  407b04:	mov	x1, x27
  407b08:	bl	401e80 <strcmp@plt>
  407b0c:	cbz	w0, 40814c <feof@plt+0x61ac>
  407b10:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407b14:	add	x0, x0, #0x254
  407b18:	mov	x1, x27
  407b1c:	bl	401e80 <strcmp@plt>
  407b20:	cbz	w0, 408170 <feof@plt+0x61d0>
  407b24:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407b28:	add	x0, x0, #0x26d
  407b2c:	mov	x1, x27
  407b30:	bl	401e80 <strcmp@plt>
  407b34:	cbz	w0, 408180 <feof@plt+0x61e0>
  407b38:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  407b3c:	add	x0, x0, #0x275
  407b40:	mov	x1, x27
  407b44:	bl	401e80 <strcmp@plt>
  407b48:	cbz	w0, 4081c0 <feof@plt+0x6220>
  407b4c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  407b50:	add	x0, x0, #0xee1
  407b54:	mov	x1, x27
  407b58:	bl	401e80 <strcmp@plt>
  407b5c:	cbz	w0, 4081e0 <feof@plt+0x6240>
  407b60:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  407b64:	ldr	x8, [x8, #96]
  407b68:	cbz	x8, 4079e0 <feof@plt+0x5a40>
  407b6c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407b70:	mov	x0, xzr
  407b74:	add	x1, x1, #0xa00
  407b78:	bl	401c70 <strtok@plt>
  407b7c:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  407b80:	ldr	x22, [x8, #96]
  407b84:	bl	407718 <feof@plt+0x5778>
  407b88:	ldr	x2, [sp, #40]
  407b8c:	ldr	w3, [sp, #48]
  407b90:	mov	x1, x0
  407b94:	mov	x0, x27
  407b98:	blr	x22
  407b9c:	b	4079e0 <feof@plt+0x5a40>
  407ba0:	add	x0, sp, #0x10
  407ba4:	mov	x1, x27
  407ba8:	bl	404f80 <feof@plt+0x2fe0>
  407bac:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407bb0:	add	x0, sp, #0x20
  407bb4:	add	x2, sp, #0x10
  407bb8:	add	x1, x1, #0xc5
  407bbc:	mov	x3, x21
  407bc0:	mov	x4, x21
  407bc4:	bl	4056d8 <feof@plt+0x3738>
  407bc8:	b	407bf4 <feof@plt+0x5c54>
  407bcc:	add	x0, sp, #0x10
  407bd0:	mov	x1, x28
  407bd4:	bl	404f80 <feof@plt+0x2fe0>
  407bd8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407bdc:	add	x0, sp, #0x20
  407be0:	add	x2, sp, #0x10
  407be4:	add	x1, x1, #0xe4
  407be8:	mov	x3, x21
  407bec:	mov	x4, x21
  407bf0:	bl	4056d8 <feof@plt+0x3738>
  407bf4:	mov	w8, #0x1                   	// #1
  407bf8:	cbnz	w8, 4079e4 <feof@plt+0x5a44>
  407bfc:	b	4079e0 <feof@plt+0x5a40>
  407c00:	mov	x0, xzr
  407c04:	mov	x1, x19
  407c08:	bl	401c70 <strtok@plt>
  407c0c:	cbz	x0, 407e04 <feof@plt+0x5e64>
  407c10:	mov	x27, x0
  407c14:	bl	401b40 <strlen@plt>
  407c18:	add	x0, x0, #0x1
  407c1c:	bl	401aa0 <_Znam@plt>
  407c20:	mov	x1, x27
  407c24:	bl	401c60 <strcpy@plt>
  407c28:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  407c2c:	str	x0, [x8, #80]
  407c30:	b	4079e0 <feof@plt+0x5a40>
  407c34:	mov	x0, xzr
  407c38:	mov	x1, x19
  407c3c:	bl	401c70 <strtok@plt>
  407c40:	mov	x27, x0
  407c44:	cbz	x0, 407d18 <feof@plt+0x5d78>
  407c48:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  407c4c:	add	x2, x29, #0xc
  407c50:	mov	x0, x27
  407c54:	add	x1, x1, #0xf84
  407c58:	bl	401d90 <__isoc99_sscanf@plt>
  407c5c:	cmp	w0, #0x1
  407c60:	b.ne	407d18 <feof@plt+0x5d78>  // b.any
  407c64:	ldr	w8, [x29, #12]
  407c68:	cmp	w8, #0x0
  407c6c:	b.le	407d18 <feof@plt+0x5d78>
  407c70:	sxtw	x8, w8
  407c74:	add	x8, x8, #0x1
  407c78:	lsl	x9, x8, #3
  407c7c:	cmp	xzr, x8, lsr #61
  407c80:	csinv	x0, x9, xzr, eq  // eq = none
  407c84:	bl	401aa0 <_Znam@plt>
  407c88:	ldr	w8, [x29, #12]
  407c8c:	cmp	w8, #0x1
  407c90:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  407c94:	str	x0, [x8, #64]
  407c98:	b.lt	407d08 <feof@plt+0x5d68>  // b.tstop
  407c9c:	mov	x22, xzr
  407ca0:	mov	x0, xzr
  407ca4:	mov	x1, x19
  407ca8:	bl	401c70 <strtok@plt>
  407cac:	mov	x27, x0
  407cb0:	cbnz	x0, 407cd4 <feof@plt+0x5d34>
  407cb4:	add	x0, sp, #0x20
  407cb8:	bl	405530 <feof@plt+0x3590>
  407cbc:	cbz	w0, 407e54 <feof@plt+0x5eb4>
  407cc0:	ldr	x0, [sp, #64]
  407cc4:	mov	x1, x19
  407cc8:	bl	401c70 <strtok@plt>
  407ccc:	cbz	x0, 407cb4 <feof@plt+0x5d14>
  407cd0:	mov	x27, x0
  407cd4:	mov	x0, x27
  407cd8:	bl	401b40 <strlen@plt>
  407cdc:	add	x0, x0, #0x1
  407ce0:	bl	401aa0 <_Znam@plt>
  407ce4:	mov	x1, x27
  407ce8:	bl	401c60 <strcpy@plt>
  407cec:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  407cf0:	ldr	x8, [x8, #64]
  407cf4:	str	x0, [x8, x22, lsl #3]
  407cf8:	ldrsw	x8, [x29, #12]
  407cfc:	add	x22, x22, #0x1
  407d00:	cmp	x22, x8
  407d04:	b.lt	407ca0 <feof@plt+0x5d00>  // b.tstop
  407d08:	mov	w8, #0x7                   	// #7
  407d0c:	cmp	w8, #0x7
  407d10:	b.ne	4079e4 <feof@plt+0x5a44>  // b.any
  407d14:	b	407e7c <feof@plt+0x5edc>
  407d18:	add	x0, sp, #0x10
  407d1c:	mov	x1, x27
  407d20:	bl	404f80 <feof@plt+0x2fe0>
  407d24:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407d28:	add	x0, sp, #0x20
  407d2c:	add	x2, sp, #0x10
  407d30:	add	x1, x1, #0x11f
  407d34:	mov	x3, x21
  407d38:	mov	x4, x21
  407d3c:	bl	4056d8 <feof@plt+0x3738>
  407d40:	b	407ea8 <feof@plt+0x5f08>
  407d44:	mov	x0, xzr
  407d48:	mov	x1, x19
  407d4c:	bl	401c70 <strtok@plt>
  407d50:	cbz	x0, 407e34 <feof@plt+0x5e94>
  407d54:	mov	x27, x0
  407d58:	mov	w22, wzr
  407d5c:	b	407d78 <feof@plt+0x5dd8>
  407d60:	mov	x0, xzr
  407d64:	mov	x1, x19
  407d68:	bl	401c70 <strtok@plt>
  407d6c:	mov	x27, x0
  407d70:	mov	w8, #0x1                   	// #1
  407d74:	tbz	w8, #0, 407de0 <feof@plt+0x5e40>
  407d78:	cbz	x27, 407de0 <feof@plt+0x5e40>
  407d7c:	adrp	x1, 423000 <stderr@@GLIBC_2.17+0x108>
  407d80:	add	x2, sp, #0x8
  407d84:	add	x3, sp, #0x10
  407d88:	mov	x0, x27
  407d8c:	add	x1, x1, #0x10
  407d90:	bl	407528 <feof@plt+0x5588>
  407d94:	cbz	w0, 407d60 <feof@plt+0x5dc0>
  407d98:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  407d9c:	ldr	s0, [x9]
  407da0:	ldp	d2, d1, [sp, #8]
  407da4:	adrp	x11, 423000 <stderr@@GLIBC_2.17+0x108>
  407da8:	mov	w8, wzr
  407dac:	sxtl	v0.2d, v0.2s
  407db0:	scvtf	d0, d0
  407db4:	fmul	d1, d1, d0
  407db8:	fmul	d0, d2, d0
  407dbc:	fadd	d1, d1, d8
  407dc0:	fadd	d0, d0, d8
  407dc4:	fcvtzs	w9, d1
  407dc8:	fcvtzs	w10, d0
  407dcc:	str	w9, [x11, #8]
  407dd0:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  407dd4:	str	w10, [x9, #12]
  407dd8:	mov	w22, #0x1                   	// #1
  407ddc:	tbnz	w8, #0, 407d78 <feof@plt+0x5dd8>
  407de0:	cbnz	w22, 407a64 <feof@plt+0x5ac4>
  407de4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407de8:	add	x0, sp, #0x20
  407dec:	add	x1, x1, #0x1bb
  407df0:	mov	x2, x21
  407df4:	mov	x3, x21
  407df8:	mov	x4, x21
  407dfc:	bl	4056d8 <feof@plt+0x3738>
  407e00:	b	407bf4 <feof@plt+0x5c54>
  407e04:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407e08:	add	x0, sp, #0x20
  407e0c:	add	x1, x1, #0xfb
  407e10:	mov	x2, x21
  407e14:	mov	x3, x21
  407e18:	mov	x4, x21
  407e1c:	bl	4056d8 <feof@plt+0x3738>
  407e20:	b	407ea8 <feof@plt+0x5f08>
  407e24:	mov	w8, #0x1                   	// #1
  407e28:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  407e2c:	str	w8, [x9, #36]
  407e30:	b	4079e0 <feof@plt+0x5a40>
  407e34:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407e38:	add	x0, sp, #0x20
  407e3c:	add	x1, x1, #0x194
  407e40:	mov	x2, x21
  407e44:	mov	x3, x21
  407e48:	mov	x4, x21
  407e4c:	bl	4056d8 <feof@plt+0x3738>
  407e50:	b	407ea8 <feof@plt+0x5f08>
  407e54:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407e58:	add	x0, sp, #0x20
  407e5c:	add	x1, x1, #0x138
  407e60:	mov	x2, x21
  407e64:	mov	x3, x21
  407e68:	mov	x4, x21
  407e6c:	bl	4056d8 <feof@plt+0x3738>
  407e70:	mov	w8, #0x1                   	// #1
  407e74:	cmp	w8, #0x7
  407e78:	b.ne	4079e4 <feof@plt+0x5a44>  // b.any
  407e7c:	mov	x0, xzr
  407e80:	mov	x1, x19
  407e84:	bl	401c70 <strtok@plt>
  407e88:	cbz	x0, 40815c <feof@plt+0x61bc>
  407e8c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  407e90:	add	x0, sp, #0x20
  407e94:	add	x1, x1, #0x160
  407e98:	mov	x2, x21
  407e9c:	mov	x3, x21
  407ea0:	mov	x4, x21
  407ea4:	bl	4056d8 <feof@plt+0x3738>
  407ea8:	mov	w8, #0x1                   	// #1
  407eac:	b	4079e4 <feof@plt+0x5a44>
  407eb0:	mov	w0, #0x40                  	// #64
  407eb4:	bl	401aa0 <_Znam@plt>
  407eb8:	mov	w28, wzr
  407ebc:	mov	w23, #0x10                  	// #16
  407ec0:	mov	x8, x25
  407ec4:	str	x0, [x25, #72]
  407ec8:	b	407fe0 <feof@plt+0x6040>
  407ecc:	mov	w0, #0x28                  	// #40
  407ed0:	bl	401aa0 <_Znam@plt>
  407ed4:	mov	x8, xzr
  407ed8:	str	x0, [x26, #88]
  407edc:	ldr	x9, [x26, #88]
  407ee0:	str	xzr, [x9, x8]
  407ee4:	add	x8, x8, #0x8
  407ee8:	cmp	x8, #0x28
  407eec:	b.ne	407edc <feof@plt+0x5f3c>  // b.any
  407ef0:	mov	x0, xzr
  407ef4:	mov	x1, x19
  407ef8:	bl	401c70 <strtok@plt>
  407efc:	cbz	x0, 4079e0 <feof@plt+0x5a40>
  407f00:	mov	x27, x0
  407f04:	mov	x23, xzr
  407f08:	mov	w24, #0x5                   	// #5
  407f0c:	add	x22, x23, #0x1
  407f10:	cmp	w24, w22
  407f14:	b.gt	407f98 <feof@plt+0x5ff8>
  407f18:	ldr	x28, [x26, #88]
  407f1c:	lsl	w24, w24, #1
  407f20:	sxtw	x8, w24
  407f24:	sbfiz	x9, x24, #3, #32
  407f28:	cmp	xzr, x8, lsr #61
  407f2c:	csinv	x0, x9, xzr, eq  // eq = none
  407f30:	bl	401aa0 <_Znam@plt>
  407f34:	str	x0, [x26, #88]
  407f38:	cbz	x23, 407f68 <feof@plt+0x5fc8>
  407f3c:	mov	x8, xzr
  407f40:	lsl	x9, x8, #3
  407f44:	ldr	x10, [x28, x9]
  407f48:	ldr	x11, [x26, #88]
  407f4c:	add	x8, x8, #0x1
  407f50:	cmp	x23, x8
  407f54:	str	x10, [x11, x9]
  407f58:	b.ne	407f40 <feof@plt+0x5fa0>  // b.any
  407f5c:	cmp	w8, w24
  407f60:	b.lt	407f74 <feof@plt+0x5fd4>  // b.tstop
  407f64:	b	407f8c <feof@plt+0x5fec>
  407f68:	mov	w8, wzr
  407f6c:	cmp	w8, w24
  407f70:	b.ge	407f8c <feof@plt+0x5fec>  // b.tcont
  407f74:	mov	w8, w8
  407f78:	ldr	x9, [x26, #88]
  407f7c:	str	xzr, [x9, x8, lsl #3]
  407f80:	add	x8, x8, #0x1
  407f84:	cmp	x24, x8
  407f88:	b.ne	407f78 <feof@plt+0x5fd8>  // b.any
  407f8c:	cbz	x28, 407f98 <feof@plt+0x5ff8>
  407f90:	mov	x0, x28
  407f94:	bl	401de0 <_ZdaPv@plt>
  407f98:	mov	x0, x27
  407f9c:	bl	401b40 <strlen@plt>
  407fa0:	add	x0, x0, #0x1
  407fa4:	bl	401aa0 <_Znam@plt>
  407fa8:	mov	x1, x27
  407fac:	bl	401c60 <strcpy@plt>
  407fb0:	ldr	x8, [x26, #88]
  407fb4:	mov	x1, x19
  407fb8:	str	x0, [x8, x23, lsl #3]
  407fbc:	mov	x0, xzr
  407fc0:	bl	401c70 <strtok@plt>
  407fc4:	mov	x27, x0
  407fc8:	mov	x23, x22
  407fcc:	cbnz	x0, 407f0c <feof@plt+0x5f6c>
  407fd0:	b	4079e0 <feof@plt+0x5a40>
  407fd4:	mov	w8, #0xe                   	// #14
  407fd8:	mov	w23, w22
  407fdc:	cbnz	w8, 408190 <feof@plt+0x61f0>
  407fe0:	mov	x0, xzr
  407fe4:	mov	x1, x19
  407fe8:	bl	401c70 <strtok@plt>
  407fec:	mov	x27, x0
  407ff0:	cbnz	x0, 408014 <feof@plt+0x6074>
  407ff4:	add	x0, sp, #0x20
  407ff8:	bl	405530 <feof@plt+0x3590>
  407ffc:	cbz	w0, 408124 <feof@plt+0x6184>
  408000:	ldr	x0, [sp, #64]
  408004:	mov	x1, x19
  408008:	bl	401c70 <strtok@plt>
  40800c:	cbz	x0, 407ff4 <feof@plt+0x6054>
  408010:	mov	x27, x0
  408014:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408018:	add	x2, sp, #0x8
  40801c:	add	x3, x29, #0x8
  408020:	mov	x0, x27
  408024:	add	x1, x1, #0x215
  408028:	bl	401d90 <__isoc99_sscanf@plt>
  40802c:	cmp	w0, #0x2
  408030:	b.eq	408044 <feof@plt+0x60a4>  // b.none
  408034:	cmp	w0, #0x1
  408038:	b.ne	4080bc <feof@plt+0x611c>  // b.any
  40803c:	ldr	w8, [sp, #8]
  408040:	str	w8, [x29, #8]
  408044:	ldr	w8, [sp, #8]
  408048:	tbnz	w8, #31, 4080bc <feof@plt+0x611c>
  40804c:	ldr	w9, [x29, #8]
  408050:	cmp	w8, w9
  408054:	b.gt	4080bc <feof@plt+0x611c>
  408058:	add	w11, w28, #0x2
  40805c:	cmp	w11, w23
  408060:	b.le	4080ec <feof@plt+0x614c>
  408064:	ldr	x27, [x25, #72]
  408068:	lsl	w22, w23, #1
  40806c:	sxtw	x8, w22
  408070:	sbfiz	x9, x22, #2, #32
  408074:	cmp	xzr, x8, lsr #62
  408078:	str	x28, [sp]
  40807c:	mov	w28, w11
  408080:	mov	x24, x20
  408084:	mov	x20, x25
  408088:	csinv	x0, x9, xzr, eq  // eq = none
  40808c:	bl	401aa0 <_Znam@plt>
  408090:	sbfiz	x2, x23, #2, #32
  408094:	mov	x1, x27
  408098:	str	x0, [x20, #72]
  40809c:	bl	401ac0 <memcpy@plt>
  4080a0:	cbz	x27, 4080ac <feof@plt+0x610c>
  4080a4:	mov	x0, x27
  4080a8:	bl	401de0 <_ZdaPv@plt>
  4080ac:	mov	w11, w28
  4080b0:	ldr	x28, [sp]
  4080b4:	mov	x20, x24
  4080b8:	b	4080f0 <feof@plt+0x6150>
  4080bc:	add	x0, sp, #0x10
  4080c0:	mov	x1, x27
  4080c4:	bl	404f80 <feof@plt+0x2fe0>
  4080c8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  4080cc:	add	x0, sp, #0x20
  4080d0:	add	x2, sp, #0x10
  4080d4:	add	x1, x1, #0x21b
  4080d8:	mov	x3, x21
  4080dc:	mov	x4, x21
  4080e0:	bl	4056d8 <feof@plt+0x3738>
  4080e4:	mov	w8, #0x1                   	// #1
  4080e8:	b	407fdc <feof@plt+0x603c>
  4080ec:	mov	w22, w23
  4080f0:	ldr	w8, [sp, #8]
  4080f4:	ldr	x9, [x25, #72]
  4080f8:	sxtw	x10, w28
  4080fc:	str	w8, [x9, w28, sxtw #2]
  408100:	ldr	w8, [sp, #8]
  408104:	add	x28, x10, #0x1
  408108:	cbz	w8, 407fd4 <feof@plt+0x6034>
  40810c:	ldr	w10, [x29, #8]
  408110:	mov	w8, wzr
  408114:	mov	w23, w22
  408118:	str	w10, [x9, x28, lsl #2]
  40811c:	mov	w28, w11
  408120:	b	407fdc <feof@plt+0x603c>
  408124:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408128:	add	x0, sp, #0x20
  40812c:	add	x1, x1, #0x1ed
  408130:	mov	x2, x21
  408134:	mov	x3, x21
  408138:	mov	x4, x21
  40813c:	bl	4056d8 <feof@plt+0x3738>
  408140:	mov	w8, #0x1                   	// #1
  408144:	cbnz	w8, 4079e4 <feof@plt+0x5a44>
  408148:	b	4079e0 <feof@plt+0x5a40>
  40814c:	mov	w8, #0x1                   	// #1
  408150:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  408154:	str	w8, [x9, #32]
  408158:	b	4079e0 <feof@plt+0x5a40>
  40815c:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  408160:	ldr	x8, [x8, #64]
  408164:	ldrsw	x9, [x29, #12]
  408168:	str	xzr, [x8, x9, lsl #3]
  40816c:	b	4079e0 <feof@plt+0x5a40>
  408170:	mov	w8, #0x1                   	// #1
  408174:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  408178:	str	w8, [x9, #44]
  40817c:	b	4079e0 <feof@plt+0x5a40>
  408180:	mov	w8, #0x1                   	// #1
  408184:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  408188:	str	w8, [x9, #48]
  40818c:	b	4079e0 <feof@plt+0x5a40>
  408190:	cmp	w8, #0xe
  408194:	b.ne	408144 <feof@plt+0x61a4>  // b.any
  408198:	cmp	w28, #0x1
  40819c:	b.ne	407a64 <feof@plt+0x5ac4>  // b.any
  4081a0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  4081a4:	add	x0, sp, #0x20
  4081a8:	add	x1, x1, #0x22f
  4081ac:	mov	x2, x21
  4081b0:	mov	x3, x21
  4081b4:	mov	x4, x21
  4081b8:	bl	4056d8 <feof@plt+0x3738>
  4081bc:	b	408140 <feof@plt+0x61a0>
  4081c0:	mov	x0, xzr
  4081c4:	mov	x1, x19
  4081c8:	bl	401c70 <strtok@plt>
  4081cc:	cbz	x0, 4081e8 <feof@plt+0x6248>
  4081d0:	bl	40b99c <_ZdlPvm@@Base+0x1530>
  4081d4:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  4081d8:	str	x0, [x8, #56]
  4081dc:	b	4079e0 <feof@plt+0x5a40>
  4081e0:	mov	w8, #0x3                   	// #3
  4081e4:	b	4079e4 <feof@plt+0x5a44>
  4081e8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  4081ec:	add	x0, sp, #0x20
  4081f0:	add	x1, x1, #0x285
  4081f4:	mov	x2, x21
  4081f8:	mov	x3, x21
  4081fc:	mov	x4, x21
  408200:	bl	4056d8 <feof@plt+0x3738>
  408204:	b	407ea8 <feof@plt+0x5f08>
  408208:	cmp	w8, #0x3
  40820c:	b.ne	40836c <feof@plt+0x63cc>  // b.any
  408210:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  408214:	ldr	w8, [x8]
  408218:	cbz	w8, 408274 <feof@plt+0x62d4>
  40821c:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  408220:	ldr	w8, [x8, #4]
  408224:	cbz	w8, 408298 <feof@plt+0x62f8>
  408228:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  40822c:	ldr	x8, [x8, #64]
  408230:	cbz	x8, 4082bc <feof@plt+0x631c>
  408234:	ldr	x8, [x25, #72]
  408238:	cbz	x8, 4082e0 <feof@plt+0x6340>
  40823c:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  408240:	ldr	w8, [x8, #704]
  408244:	cmp	w8, #0x0
  408248:	b.le	408304 <feof@plt+0x6364>
  40824c:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  408250:	ldr	w8, [x8, #696]
  408254:	cmp	w8, #0x0
  408258:	b.le	408328 <feof@plt+0x6388>
  40825c:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  408260:	ldr	w8, [x8, #700]
  408264:	cmp	w8, #0x0
  408268:	b.le	40834c <feof@plt+0x63ac>
  40826c:	mov	w19, #0x1                   	// #1
  408270:	b	408370 <feof@plt+0x63d0>
  408274:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408278:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  40827c:	add	x2, x2, #0xfc8
  408280:	add	x1, x1, #0x2b2
  408284:	add	x0, sp, #0x20
  408288:	mov	x3, x2
  40828c:	mov	x4, x2
  408290:	bl	4056d8 <feof@plt+0x3738>
  408294:	b	40836c <feof@plt+0x63cc>
  408298:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40829c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  4082a0:	add	x2, x2, #0xfc8
  4082a4:	add	x1, x1, #0x2c8
  4082a8:	add	x0, sp, #0x20
  4082ac:	mov	x3, x2
  4082b0:	mov	x4, x2
  4082b4:	bl	4056d8 <feof@plt+0x3738>
  4082b8:	b	40836c <feof@plt+0x63cc>
  4082bc:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4082c0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  4082c4:	add	x2, x2, #0xfc8
  4082c8:	add	x1, x1, #0x2e4
  4082cc:	add	x0, sp, #0x20
  4082d0:	mov	x3, x2
  4082d4:	mov	x4, x2
  4082d8:	bl	4056d8 <feof@plt+0x3738>
  4082dc:	b	40836c <feof@plt+0x63cc>
  4082e0:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4082e4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  4082e8:	add	x2, x2, #0xfc8
  4082ec:	add	x1, x1, #0x2fc
  4082f0:	add	x0, sp, #0x20
  4082f4:	mov	x3, x2
  4082f8:	mov	x4, x2
  4082fc:	bl	4056d8 <feof@plt+0x3738>
  408300:	b	40836c <feof@plt+0x63cc>
  408304:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408308:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  40830c:	add	x2, x2, #0xfc8
  408310:	add	x1, x1, #0x314
  408314:	add	x0, sp, #0x20
  408318:	mov	x3, x2
  40831c:	mov	x4, x2
  408320:	bl	4056d8 <feof@plt+0x3738>
  408324:	b	40836c <feof@plt+0x63cc>
  408328:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40832c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408330:	add	x2, x2, #0xfc8
  408334:	add	x1, x1, #0x32a
  408338:	add	x0, sp, #0x20
  40833c:	mov	x3, x2
  408340:	mov	x4, x2
  408344:	bl	4056d8 <feof@plt+0x3738>
  408348:	b	40836c <feof@plt+0x63cc>
  40834c:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408350:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408354:	add	x2, x2, #0xfc8
  408358:	add	x1, x1, #0x33a
  40835c:	add	x0, sp, #0x20
  408360:	mov	x3, x2
  408364:	mov	x4, x2
  408368:	bl	4056d8 <feof@plt+0x3738>
  40836c:	mov	w19, wzr
  408370:	add	x0, sp, #0x20
  408374:	bl	4054f4 <feof@plt+0x3554>
  408378:	mov	w0, w19
  40837c:	ldp	x20, x19, [sp, #176]
  408380:	ldp	x22, x21, [sp, #160]
  408384:	ldp	x24, x23, [sp, #144]
  408388:	ldp	x26, x25, [sp, #128]
  40838c:	ldp	x28, x27, [sp, #112]
  408390:	ldp	x29, x30, [sp, #96]
  408394:	ldr	d8, [sp, #80]
  408398:	add	sp, sp, #0xc0
  40839c:	ret
  4083a0:	b	4083f0 <feof@plt+0x6450>
  4083a4:	b	4083f0 <feof@plt+0x6450>
  4083a8:	b	4083f0 <feof@plt+0x6450>
  4083ac:	b	4083f0 <feof@plt+0x6450>
  4083b0:	b	4083f0 <feof@plt+0x6450>
  4083b4:	b	4083f0 <feof@plt+0x6450>
  4083b8:	b	4083f0 <feof@plt+0x6450>
  4083bc:	b	4083f0 <feof@plt+0x6450>
  4083c0:	b	4083f0 <feof@plt+0x6450>
  4083c4:	b	4083f0 <feof@plt+0x6450>
  4083c8:	b	4083f0 <feof@plt+0x6450>
  4083cc:	b	4083f0 <feof@plt+0x6450>
  4083d0:	b	4083f0 <feof@plt+0x6450>
  4083d4:	b	4083f0 <feof@plt+0x6450>
  4083d8:	b	4083f0 <feof@plt+0x6450>
  4083dc:	b	4083f0 <feof@plt+0x6450>
  4083e0:	b	4083f0 <feof@plt+0x6450>
  4083e4:	b	4083f0 <feof@plt+0x6450>
  4083e8:	b	4083f0 <feof@plt+0x6450>
  4083ec:	b	4083f0 <feof@plt+0x6450>
  4083f0:	mov	x19, x0
  4083f4:	add	x0, sp, #0x20
  4083f8:	bl	4054f4 <feof@plt+0x3554>
  4083fc:	mov	x0, x19
  408400:	bl	401f50 <_Unwind_Resume@plt>
  408404:	ret
  408408:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x108>
  40840c:	ldr	x8, [x9, #96]
  408410:	str	x0, [x9, #96]
  408414:	mov	x0, x8
  408418:	ret
  40841c:	tbnz	w0, #31, 408438 <feof@plt+0x6498>
  408420:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408424:	add	x8, x8, #0xdd0
  408428:	ldrb	w8, [x8, w0, sxtw]
  40842c:	cmp	w8, #0x0
  408430:	cset	w0, ne  // ne = any
  408434:	ret
  408438:	mov	w0, wzr
  40843c:	ret
  408440:	and	x8, x1, #0xff
  408444:	ldrb	w0, [x0, x8]
  408448:	ret
  40844c:	ldr	w0, [x0]
  408450:	ret
  408454:	ldr	w0, [x0, #4]
  408458:	ret
  40845c:	stp	x29, x30, [sp, #-16]!
  408460:	mov	x29, sp
  408464:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x108>
  408468:	ldr	w3, [x0, #56]
  40846c:	ldr	w8, [x8, #4]
  408470:	mov	w0, w1
  408474:	cbz	w3, 40848c <feof@plt+0x64ec>
  408478:	mov	w1, w2
  40847c:	mov	w2, w8
  408480:	bl	40779c <feof@plt+0x57fc>
  408484:	ldp	x29, x30, [sp], #16
  408488:	ret
  40848c:	cmp	w8, w2
  408490:	b.eq	4084a0 <feof@plt+0x6500>  // b.none
  408494:	mov	w1, w2
  408498:	mov	w2, w8
  40849c:	bl	40784c <feof@plt+0x58ac>
  4084a0:	ldp	x29, x30, [sp], #16
  4084a4:	ret
  4084a8:	stp	x29, x30, [sp, #-32]!
  4084ac:	stp	x20, x19, [sp, #16]
  4084b0:	mov	x29, sp
  4084b4:	mov	x19, x1
  4084b8:	bl	40844c <feof@plt+0x64ac>
  4084bc:	mov	w20, w0
  4084c0:	mov	x0, x19
  4084c4:	bl	40844c <feof@plt+0x64ac>
  4084c8:	mov	w9, #0x4e61                	// #20065
  4084cc:	add	w8, w0, w20, lsl #10
  4084d0:	movk	w9, #0x824a, lsl #16
  4084d4:	smull	x9, w8, w9
  4084d8:	lsr	x9, x9, #32
  4084dc:	add	w9, w9, w8
  4084e0:	asr	w10, w9, #8
  4084e4:	add	w9, w10, w9, lsr #31
  4084e8:	mov	w10, #0x1f7                 	// #503
  4084ec:	ldp	x20, x19, [sp, #16]
  4084f0:	msub	w8, w9, w10, w8
  4084f4:	cmp	w8, #0x0
  4084f8:	cneg	w0, w8, mi  // mi = first
  4084fc:	ldp	x29, x30, [sp], #32
  408500:	ret
  408504:	stp	x29, x30, [sp, #-16]!
  408508:	mov	x29, sp
  40850c:	mov	x1, x0
  408510:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408514:	add	x0, x0, #0xff0
  408518:	bl	40a9a4 <_ZdlPvm@@Base+0x538>
  40851c:	ldp	x29, x30, [sp], #16
  408520:	ret
  408524:	stp	x29, x30, [sp, #-48]!
  408528:	stp	x22, x21, [sp, #16]
  40852c:	stp	x20, x19, [sp, #32]
  408530:	mov	x29, sp
  408534:	mov	x19, x1
  408538:	mov	x20, x0
  40853c:	bl	401b40 <strlen@plt>
  408540:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  408544:	ldr	x21, [x8, #688]
  408548:	mov	x22, x0
  40854c:	mov	x0, x21
  408550:	bl	401b40 <strlen@plt>
  408554:	add	x8, x22, x0
  408558:	add	x0, x8, #0x5
  40855c:	bl	401aa0 <_Znam@plt>
  408560:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408564:	add	x1, x1, #0x399
  408568:	mov	x2, x21
  40856c:	mov	x3, x20
  408570:	mov	x22, x0
  408574:	bl	401c80 <sprintf@plt>
  408578:	adrp	x0, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40857c:	add	x0, x0, #0xff0
  408580:	mov	x1, x22
  408584:	mov	x2, x19
  408588:	bl	40aa7c <_ZdlPvm@@Base+0x610>
  40858c:	mov	x19, x0
  408590:	mov	x0, x22
  408594:	bl	401de0 <_ZdaPv@plt>
  408598:	mov	x0, x19
  40859c:	ldp	x20, x19, [sp, #32]
  4085a0:	ldp	x22, x21, [sp, #16]
  4085a4:	ldp	x29, x30, [sp], #48
  4085a8:	ret
  4085ac:	sub	sp, sp, #0xb0
  4085b0:	stp	x29, x30, [sp, #80]
  4085b4:	stp	x28, x27, [sp, #96]
  4085b8:	stp	x26, x25, [sp, #112]
  4085bc:	stp	x24, x23, [sp, #128]
  4085c0:	stp	x22, x21, [sp, #144]
  4085c4:	stp	x20, x19, [sp, #160]
  4085c8:	ldrb	w8, [x2]
  4085cc:	ldr	w9, [x7, #4]
  4085d0:	add	x29, sp, #0x50
  4085d4:	cmp	w8, #0x3a
  4085d8:	csel	w22, wzr, w9, eq  // eq = none
  4085dc:	cmp	w0, #0x1
  4085e0:	b.lt	408918 <feof@plt+0x6978>  // b.tstop
  4085e4:	ldr	w8, [x7]
  4085e8:	mov	x19, x7
  4085ec:	mov	w21, w5
  4085f0:	mov	x27, x4
  4085f4:	mov	x23, x3
  4085f8:	mov	x28, x2
  4085fc:	mov	w24, w0
  408600:	mov	x26, x1
  408604:	str	xzr, [x7, #16]
  408608:	cbz	w8, 408624 <feof@plt+0x6684>
  40860c:	ldr	w9, [x19, #24]
  408610:	cbz	w9, 408620 <feof@plt+0x6680>
  408614:	ldr	x8, [x19, #32]
  408618:	cbnz	x8, 408650 <feof@plt+0x66b0>
  40861c:	b	408764 <feof@plt+0x67c4>
  408620:	cbnz	w8, 40862c <feof@plt+0x668c>
  408624:	mov	w8, #0x1                   	// #1
  408628:	str	w8, [x19]
  40862c:	mov	x0, x28
  408630:	mov	w1, w6
  408634:	mov	x2, x19
  408638:	bl	408ff4 <feof@plt+0x7054>
  40863c:	mov	x28, x0
  408640:	mov	w8, #0x1                   	// #1
  408644:	str	w8, [x19, #24]
  408648:	ldr	x8, [x19, #32]
  40864c:	cbz	x8, 408764 <feof@plt+0x67c4>
  408650:	ldrb	w8, [x8]
  408654:	cbz	w8, 408764 <feof@plt+0x67c4>
  408658:	cbz	x23, 40899c <feof@plt+0x69fc>
  40865c:	ldrsw	x8, [x19]
  408660:	ldr	x20, [x26, x8, lsl #3]
  408664:	str	x8, [sp, #32]
  408668:	ldrb	w25, [x20, #1]
  40866c:	cmp	w25, #0x2d
  408670:	b.eq	408680 <feof@plt+0x66e0>  // b.none
  408674:	cbz	w21, 40899c <feof@plt+0x69fc>
  408678:	ldrb	w8, [x20, #2]
  40867c:	cbz	w8, 408ab0 <feof@plt+0x6b10>
  408680:	stp	x26, x27, [x29, #-32]
  408684:	str	x20, [sp, #8]
  408688:	ldr	x20, [x19, #32]
  40868c:	mov	x27, x20
  408690:	ldrb	w8, [x27]
  408694:	cbz	w8, 4086ac <feof@plt+0x670c>
  408698:	cmp	w8, #0x3d
  40869c:	b.eq	4086ac <feof@plt+0x670c>  // b.none
  4086a0:	add	x27, x27, #0x1
  4086a4:	ldrb	w8, [x27]
  4086a8:	cbnz	w8, 408698 <feof@plt+0x66f8>
  4086ac:	ldr	x26, [x23]
  4086b0:	str	w25, [sp, #16]
  4086b4:	stur	w21, [x29, #-8]
  4086b8:	str	x23, [sp, #40]
  4086bc:	cbz	x26, 408870 <feof@plt+0x68d0>
  4086c0:	str	w22, [sp, #20]
  4086c4:	str	x28, [sp, #24]
  4086c8:	mov	w21, wzr
  4086cc:	mov	w25, wzr
  4086d0:	mov	x28, xzr
  4086d4:	sub	x22, x27, x20
  4086d8:	mov	w8, #0xffffffff            	// #-1
  4086dc:	stur	w8, [x29, #-12]
  4086e0:	b	4086f4 <feof@plt+0x6754>
  4086e4:	mov	w25, #0x1                   	// #1
  4086e8:	ldr	x26, [x23, #32]!
  4086ec:	add	w21, w21, #0x1
  4086f0:	cbz	x26, 40880c <feof@plt+0x686c>
  4086f4:	mov	x0, x26
  4086f8:	mov	x1, x20
  4086fc:	mov	x2, x22
  408700:	bl	401d40 <strncmp@plt>
  408704:	cbnz	w0, 4086e8 <feof@plt+0x6748>
  408708:	mov	x0, x26
  40870c:	bl	401b40 <strlen@plt>
  408710:	cmp	w22, w0
  408714:	b.eq	408940 <feof@plt+0x69a0>  // b.none
  408718:	cbz	x28, 408758 <feof@plt+0x67b8>
  40871c:	ldur	w8, [x29, #-8]
  408720:	cbnz	w8, 4086e4 <feof@plt+0x6744>
  408724:	ldr	w8, [x28, #8]
  408728:	ldr	w9, [x23, #8]
  40872c:	cmp	w8, w9
  408730:	b.ne	4086e4 <feof@plt+0x6744>  // b.any
  408734:	ldr	x8, [x28, #16]
  408738:	ldr	x9, [x23, #16]
  40873c:	cmp	x8, x9
  408740:	b.ne	4086e4 <feof@plt+0x6744>  // b.any
  408744:	ldr	w8, [x28, #24]
  408748:	ldr	w9, [x23, #24]
  40874c:	cmp	w8, w9
  408750:	b.ne	4086e4 <feof@plt+0x6744>  // b.any
  408754:	b	4086e8 <feof@plt+0x6748>
  408758:	mov	x28, x23
  40875c:	stur	w21, [x29, #-12]
  408760:	b	4086e8 <feof@plt+0x6748>
  408764:	ldr	w9, [x19, #52]
  408768:	ldr	w8, [x19]
  40876c:	cmp	w9, w8
  408770:	b.le	408778 <feof@plt+0x67d8>
  408774:	str	w8, [x19, #52]
  408778:	ldr	w9, [x19, #48]
  40877c:	cmp	w9, w8
  408780:	b.le	408788 <feof@plt+0x67e8>
  408784:	str	w8, [x19, #48]
  408788:	ldr	w9, [x19, #40]
  40878c:	cmp	w9, #0x1
  408790:	b.ne	408824 <feof@plt+0x6884>  // b.any
  408794:	ldp	w10, w9, [x19, #48]
  408798:	cmp	w10, w9
  40879c:	b.eq	4087b8 <feof@plt+0x6818>  // b.none
  4087a0:	cmp	w9, w8
  4087a4:	b.eq	4087b8 <feof@plt+0x6818>  // b.none
  4087a8:	mov	x0, x26
  4087ac:	mov	x1, x19
  4087b0:	bl	40908c <feof@plt+0x70ec>
  4087b4:	b	4087c4 <feof@plt+0x6824>
  4087b8:	cmp	w9, w8
  4087bc:	b.eq	4087c4 <feof@plt+0x6824>  // b.none
  4087c0:	str	w8, [x19, #48]
  4087c4:	ldr	w8, [x19]
  4087c8:	cmp	w8, w24
  4087cc:	b.ge	408820 <feof@plt+0x6880>  // b.tcont
  4087d0:	sxtw	x9, w8
  4087d4:	add	x9, x26, x9, lsl #3
  4087d8:	b	4087f0 <feof@plt+0x6850>
  4087dc:	add	w8, w8, #0x1
  4087e0:	cmp	w24, w8
  4087e4:	add	x9, x9, #0x8
  4087e8:	str	w8, [x19]
  4087ec:	b.eq	40881c <feof@plt+0x687c>  // b.none
  4087f0:	ldr	x10, [x9]
  4087f4:	ldrb	w11, [x10]
  4087f8:	cmp	w11, #0x2d
  4087fc:	b.ne	4087dc <feof@plt+0x683c>  // b.any
  408800:	ldrb	w10, [x10, #1]
  408804:	cbz	w10, 4087dc <feof@plt+0x683c>
  408808:	b	408820 <feof@plt+0x6880>
  40880c:	ldur	w21, [x29, #-12]
  408810:	mov	w8, wzr
  408814:	mov	x23, x28
  408818:	b	408944 <feof@plt+0x69a4>
  40881c:	mov	w8, w24
  408820:	str	w8, [x19, #52]
  408824:	ldrsw	x20, [x19]
  408828:	cmp	w20, w24
  40882c:	b.eq	40889c <feof@plt+0x68fc>  // b.none
  408830:	ldr	x0, [x26, x20, lsl #3]
  408834:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  408838:	add	x1, x1, #0xf4c
  40883c:	bl	401e80 <strcmp@plt>
  408840:	cbnz	w0, 40889c <feof@plt+0x68fc>
  408844:	ldp	w9, w10, [x19, #48]
  408848:	add	w8, w20, #0x1
  40884c:	str	w8, [x19]
  408850:	cmp	w9, w10
  408854:	b.eq	408888 <feof@plt+0x68e8>  // b.none
  408858:	cmp	w10, w8
  40885c:	b.eq	408888 <feof@plt+0x68e8>  // b.none
  408860:	mov	x0, x26
  408864:	mov	x1, x19
  408868:	bl	40908c <feof@plt+0x70ec>
  40886c:	b	408894 <feof@plt+0x68f4>
  408870:	mov	w25, wzr
  408874:	mov	x23, xzr
  408878:	mov	w8, wzr
  40887c:	mov	w21, #0xffffffff            	// #-1
  408880:	cbnz	w25, 408950 <feof@plt+0x69b0>
  408884:	b	408a48 <feof@plt+0x6aa8>
  408888:	cmp	w9, w10
  40888c:	b.ne	408894 <feof@plt+0x68f4>  // b.any
  408890:	str	w8, [x19, #48]
  408894:	str	w24, [x19, #52]
  408898:	str	w24, [x19]
  40889c:	ldrsw	x8, [x19]
  4088a0:	cmp	w8, w24
  4088a4:	b.ne	4088bc <feof@plt+0x691c>  // b.any
  4088a8:	ldp	w8, w9, [x19, #48]
  4088ac:	cmp	w8, w9
  4088b0:	b.eq	408918 <feof@plt+0x6978>  // b.none
  4088b4:	str	w8, [x19]
  4088b8:	b	408918 <feof@plt+0x6978>
  4088bc:	ldr	x9, [x26, x8, lsl #3]
  4088c0:	ldrb	w10, [x9]
  4088c4:	cmp	w10, #0x2d
  4088c8:	b.ne	4088f8 <feof@plt+0x6958>  // b.any
  4088cc:	ldrb	w10, [x9, #1]!
  4088d0:	cbz	w10, 4088f8 <feof@plt+0x6958>
  4088d4:	cmp	x23, #0x0
  4088d8:	cset	w8, ne  // ne = any
  4088dc:	cmp	w10, #0x2d
  4088e0:	cset	w10, eq  // eq = none
  4088e4:	and	w8, w8, w10
  4088e8:	add	x8, x9, x8
  4088ec:	str	x8, [x19, #32]
  4088f0:	cbnz	x23, 40865c <feof@plt+0x66bc>
  4088f4:	b	40899c <feof@plt+0x69fc>
  4088f8:	ldr	w9, [x19, #40]
  4088fc:	cbz	w9, 408918 <feof@plt+0x6978>
  408900:	add	w9, w8, #0x1
  408904:	str	w9, [x19]
  408908:	ldr	x8, [x26, x8, lsl #3]
  40890c:	mov	w25, #0x1                   	// #1
  408910:	str	x8, [x19, #16]
  408914:	b	40891c <feof@plt+0x697c>
  408918:	mov	w25, #0xffffffff            	// #-1
  40891c:	mov	w0, w25
  408920:	ldp	x20, x19, [sp, #160]
  408924:	ldp	x22, x21, [sp, #144]
  408928:	ldp	x24, x23, [sp, #128]
  40892c:	ldp	x26, x25, [sp, #112]
  408930:	ldp	x28, x27, [sp, #96]
  408934:	ldp	x29, x30, [sp, #80]
  408938:	add	sp, sp, #0xb0
  40893c:	ret
  408940:	mov	w8, #0x1                   	// #1
  408944:	ldr	x28, [sp, #24]
  408948:	ldr	w22, [sp, #20]
  40894c:	cbz	w25, 408a48 <feof@plt+0x6aa8>
  408950:	tbnz	w8, #0, 408a48 <feof@plt+0x6aa8>
  408954:	ldur	x26, [x29, #-32]
  408958:	mov	w20, w22
  40895c:	cbnz	w22, 408d94 <feof@plt+0x6df4>
  408960:	ldr	x22, [x19, #32]
  408964:	mov	x0, x22
  408968:	bl	401b40 <strlen@plt>
  40896c:	ldr	w9, [x19]
  408970:	ldur	x27, [x29, #-24]
  408974:	add	x10, x22, x0
  408978:	mov	w8, wzr
  40897c:	add	w9, w9, #0x1
  408980:	str	wzr, [x19, #8]
  408984:	str	x10, [x19, #32]
  408988:	str	w9, [x19]
  40898c:	mov	w25, #0x3f                  	// #63
  408990:	ldr	x23, [sp, #40]
  408994:	mov	w22, w20
  408998:	cbz	w8, 40891c <feof@plt+0x697c>
  40899c:	ldr	x21, [x19, #32]
  4089a0:	mov	x0, x28
  4089a4:	add	x20, x21, #0x1
  4089a8:	str	x20, [x19, #32]
  4089ac:	ldrb	w25, [x21]
  4089b0:	mov	w1, w25
  4089b4:	bl	401c00 <strchr@plt>
  4089b8:	ldrb	w8, [x21, #1]
  4089bc:	cbnz	w8, 4089cc <feof@plt+0x6a2c>
  4089c0:	ldr	w8, [x19]
  4089c4:	add	w8, w8, #0x1
  4089c8:	str	w8, [x19]
  4089cc:	cmp	w25, #0x3a
  4089d0:	b.eq	408a10 <feof@plt+0x6a70>  // b.none
  4089d4:	cbz	x0, 408a10 <feof@plt+0x6a70>
  4089d8:	ldrb	w8, [x0]
  4089dc:	cmp	w8, #0x57
  4089e0:	b.ne	408a20 <feof@plt+0x6a80>  // b.any
  4089e4:	ldrb	w8, [x0, #1]
  4089e8:	cmp	w8, #0x3b
  4089ec:	b.ne	408a20 <feof@plt+0x6a80>  // b.any
  4089f0:	ldrb	w8, [x20]
  4089f4:	cbz	w8, 408b78 <feof@plt+0x6bd8>
  4089f8:	ldr	w8, [x19]
  4089fc:	mov	x25, x23
  408a00:	str	x20, [x19, #16]
  408a04:	add	w8, w8, #0x1
  408a08:	str	w8, [x19]
  408a0c:	b	408c4c <feof@plt+0x6cac>
  408a10:	cbnz	w22, 408c04 <feof@plt+0x6c64>
  408a14:	str	w25, [x19, #8]
  408a18:	mov	w25, #0x3f                  	// #63
  408a1c:	b	40891c <feof@plt+0x697c>
  408a20:	ldrb	w8, [x0, #1]
  408a24:	cmp	w8, #0x3a
  408a28:	b.ne	40891c <feof@plt+0x697c>  // b.any
  408a2c:	ldrb	w9, [x0, #2]
  408a30:	ldrb	w8, [x20]
  408a34:	cmp	w9, #0x3a
  408a38:	b.ne	408ac4 <feof@plt+0x6b24>  // b.any
  408a3c:	cbnz	w8, 408ac8 <feof@plt+0x6b28>
  408a40:	str	xzr, [x19, #16]
  408a44:	b	408ad8 <feof@plt+0x6b38>
  408a48:	cbz	x23, 408a78 <feof@plt+0x6ad8>
  408a4c:	ldr	x11, [sp, #32]
  408a50:	add	w8, w11, #0x1
  408a54:	str	w8, [x19]
  408a58:	ldrb	w10, [x27]
  408a5c:	ldr	w9, [x23, #8]
  408a60:	cbz	w10, 408b14 <feof@plt+0x6b74>
  408a64:	cbz	w9, 408ba0 <feof@plt+0x6c00>
  408a68:	add	x8, x27, #0x1
  408a6c:	str	x8, [x19, #16]
  408a70:	ldp	x26, x27, [x29, #-32]
  408a74:	b	408b38 <feof@plt+0x6b98>
  408a78:	ldur	x26, [x29, #-32]
  408a7c:	ldur	w8, [x29, #-8]
  408a80:	ldr	w21, [sp, #16]
  408a84:	cbz	w8, 408ae0 <feof@plt+0x6b40>
  408a88:	cmp	w21, #0x2d
  408a8c:	b.eq	408ae0 <feof@plt+0x6b40>  // b.none
  408a90:	ldrb	w1, [x20]
  408a94:	mov	x0, x28
  408a98:	bl	401c00 <strchr@plt>
  408a9c:	cbz	x0, 408ae0 <feof@plt+0x6b40>
  408aa0:	ldur	x27, [x29, #-24]
  408aa4:	ldr	x23, [sp, #40]
  408aa8:	mov	w8, #0x1                   	// #1
  408aac:	b	408998 <feof@plt+0x69f8>
  408ab0:	mov	x0, x28
  408ab4:	mov	w1, w25
  408ab8:	bl	401c00 <strchr@plt>
  408abc:	cbnz	x0, 40899c <feof@plt+0x69fc>
  408ac0:	b	408680 <feof@plt+0x66e0>
  408ac4:	cbz	w8, 408bdc <feof@plt+0x6c3c>
  408ac8:	ldr	w8, [x19]
  408acc:	str	x20, [x19, #16]
  408ad0:	add	w8, w8, #0x1
  408ad4:	str	w8, [x19]
  408ad8:	str	xzr, [x19, #32]
  408adc:	b	40891c <feof@plt+0x697c>
  408ae0:	ldur	x27, [x29, #-24]
  408ae4:	ldr	x23, [sp, #40]
  408ae8:	cbnz	w22, 408e7c <feof@plt+0x6edc>
  408aec:	ldr	w9, [x19]
  408af0:	adrp	x10, 40c000 <_ZdlPvm@@Base+0x1b94>
  408af4:	mov	w8, wzr
  408af8:	add	x10, x10, #0xa01
  408afc:	add	w9, w9, #0x1
  408b00:	mov	w25, #0x3f                  	// #63
  408b04:	str	wzr, [x19, #8]
  408b08:	str	x10, [x19, #32]
  408b0c:	str	w9, [x19]
  408b10:	b	408998 <feof@plt+0x69f8>
  408b14:	ldp	x26, x27, [x29, #-32]
  408b18:	cmp	w9, #0x1
  408b1c:	b.ne	408b38 <feof@plt+0x6b98>  // b.any
  408b20:	cmp	w8, w24
  408b24:	b.ge	408db4 <feof@plt+0x6e14>  // b.tcont
  408b28:	add	w9, w11, #0x2
  408b2c:	str	w9, [x19]
  408b30:	ldr	x8, [x26, w8, sxtw #3]
  408b34:	str	x8, [x19, #16]
  408b38:	mov	x0, x20
  408b3c:	bl	401b40 <strlen@plt>
  408b40:	add	x8, x20, x0
  408b44:	str	x8, [x19, #32]
  408b48:	cbz	x27, 408b50 <feof@plt+0x6bb0>
  408b4c:	str	w21, [x27]
  408b50:	ldr	x9, [x23, #16]
  408b54:	ldr	w25, [x23, #24]
  408b58:	mov	w8, wzr
  408b5c:	cbz	x9, 408b70 <feof@plt+0x6bd0>
  408b60:	ldr	x23, [sp, #40]
  408b64:	str	w25, [x9]
  408b68:	mov	w25, wzr
  408b6c:	b	408998 <feof@plt+0x69f8>
  408b70:	ldr	x23, [sp, #40]
  408b74:	b	408998 <feof@plt+0x69f8>
  408b78:	ldrsw	x8, [x19]
  408b7c:	cmp	w8, w24
  408b80:	b.ne	408c38 <feof@plt+0x6c98>  // b.any
  408b84:	cbnz	w22, 408f34 <feof@plt+0x6f94>
  408b88:	str	w25, [x19, #8]
  408b8c:	ldrb	w8, [x28]
  408b90:	mov	w9, #0x3f                  	// #63
  408b94:	cmp	w8, #0x3a
  408b98:	csel	w25, w8, w9, eq  // eq = none
  408b9c:	b	40891c <feof@plt+0x697c>
  408ba0:	ldp	x26, x27, [x29, #-32]
  408ba4:	cbnz	w22, 408ee8 <feof@plt+0x6f48>
  408ba8:	mov	w20, w22
  408bac:	ldr	x22, [x19, #32]
  408bb0:	mov	x0, x22
  408bb4:	bl	401b40 <strlen@plt>
  408bb8:	add	x9, x22, x0
  408bbc:	str	x9, [x19, #32]
  408bc0:	ldr	w9, [x23, #24]
  408bc4:	ldr	x23, [sp, #40]
  408bc8:	mov	w8, wzr
  408bcc:	mov	w22, w20
  408bd0:	str	w9, [x19, #8]
  408bd4:	mov	w25, #0x3f                  	// #63
  408bd8:	b	408998 <feof@plt+0x69f8>
  408bdc:	ldrsw	x8, [x19]
  408be0:	cmp	w8, w24
  408be4:	b.ne	408df0 <feof@plt+0x6e50>  // b.any
  408be8:	cbnz	w22, 408f6c <feof@plt+0x6fcc>
  408bec:	str	w25, [x19, #8]
  408bf0:	ldrb	w8, [x28]
  408bf4:	mov	w9, #0x3f                  	// #63
  408bf8:	cmp	w8, #0x3a
  408bfc:	csel	w25, w8, w9, eq  // eq = none
  408c00:	b	408ad8 <feof@plt+0x6b38>
  408c04:	ldr	w8, [x19, #44]
  408c08:	adrp	x9, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408c0c:	ldr	x0, [x9, #3832]
  408c10:	ldr	x2, [x26]
  408c14:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x2b94>
  408c18:	adrp	x10, 40d000 <_ZdlPvm@@Base+0x2b94>
  408c1c:	add	x9, x9, #0x480
  408c20:	add	x10, x10, #0x49a
  408c24:	cmp	w8, #0x0
  408c28:	csel	x1, x10, x9, eq  // eq = none
  408c2c:	mov	w3, w25
  408c30:	bl	401b50 <fprintf@plt>
  408c34:	b	408a14 <feof@plt+0x6a74>
  408c38:	add	w9, w8, #0x1
  408c3c:	str	w9, [x19]
  408c40:	ldr	x8, [x26, x8, lsl #3]
  408c44:	mov	x25, x23
  408c48:	str	x8, [x19, #16]
  408c4c:	ldr	x20, [x19, #16]
  408c50:	str	x20, [x19, #32]
  408c54:	stur	x20, [x29, #-8]
  408c58:	ldrb	w23, [x20]
  408c5c:	cbz	w23, 408c74 <feof@plt+0x6cd4>
  408c60:	cmp	w23, #0x3d
  408c64:	b.eq	408c74 <feof@plt+0x6cd4>  // b.none
  408c68:	add	x20, x20, #0x1
  408c6c:	ldrb	w23, [x20]
  408c70:	cbnz	w23, 408c60 <feof@plt+0x6cc0>
  408c74:	stp	x26, x27, [x29, #-32]
  408c78:	ldr	x26, [x25]
  408c7c:	cbz	x26, 408d1c <feof@plt+0x6d7c>
  408c80:	ldur	x8, [x29, #-8]
  408c84:	str	w22, [sp, #20]
  408c88:	str	x28, [sp, #24]
  408c8c:	mov	w21, wzr
  408c90:	sub	x22, x20, x8
  408c94:	mov	w28, wzr
  408c98:	mov	x27, xzr
  408c9c:	and	x8, x22, #0xffffffff
  408ca0:	stur	wzr, [x29, #-12]
  408ca4:	str	x8, [sp, #32]
  408ca8:	b	408cd0 <feof@plt+0x6d30>
  408cac:	ldur	w8, [x29, #-12]
  408cb0:	cmp	x27, #0x0
  408cb4:	csel	x27, x25, x27, eq  // eq = none
  408cb8:	csel	w28, w21, w28, eq  // eq = none
  408cbc:	csinc	w8, w8, wzr, eq  // eq = none
  408cc0:	stur	w8, [x29, #-12]
  408cc4:	ldr	x26, [x25, #32]!
  408cc8:	add	w21, w21, #0x1
  408ccc:	cbz	x26, 408d00 <feof@plt+0x6d60>
  408cd0:	ldur	x1, [x29, #-8]
  408cd4:	mov	x0, x26
  408cd8:	mov	x2, x22
  408cdc:	bl	401d40 <strncmp@plt>
  408ce0:	cbnz	w0, 408cc4 <feof@plt+0x6d24>
  408ce4:	mov	x0, x26
  408ce8:	bl	401b40 <strlen@plt>
  408cec:	ldr	x8, [sp, #32]
  408cf0:	cmp	x8, x0
  408cf4:	b.ne	408cac <feof@plt+0x6d0c>  // b.any
  408cf8:	mov	w8, #0x1                   	// #1
  408cfc:	b	408d0c <feof@plt+0x6d6c>
  408d00:	mov	w8, wzr
  408d04:	mov	x25, x27
  408d08:	mov	w21, w28
  408d0c:	ldr	x28, [sp, #24]
  408d10:	ldr	w22, [sp, #20]
  408d14:	ldur	w9, [x29, #-12]
  408d18:	b	408d2c <feof@plt+0x6d8c>
  408d1c:	mov	w9, wzr
  408d20:	mov	x25, xzr
  408d24:	mov	w8, wzr
  408d28:	mov	w21, wzr
  408d2c:	cbz	w9, 408d60 <feof@plt+0x6dc0>
  408d30:	tbnz	w8, #0, 408d60 <feof@plt+0x6dc0>
  408d34:	cbnz	w22, 408ea4 <feof@plt+0x6f04>
  408d38:	ldr	x20, [x19, #32]
  408d3c:	mov	x0, x20
  408d40:	bl	401b40 <strlen@plt>
  408d44:	ldr	w8, [x19]
  408d48:	add	x9, x20, x0
  408d4c:	str	x9, [x19, #32]
  408d50:	mov	w25, #0x3f                  	// #63
  408d54:	add	w8, w8, #0x1
  408d58:	str	w8, [x19]
  408d5c:	b	40891c <feof@plt+0x697c>
  408d60:	cbz	x25, 408d88 <feof@plt+0x6de8>
  408d64:	mov	x8, x25
  408d68:	ldr	w8, [x25, #8]
  408d6c:	mov	w9, w22
  408d70:	cbz	w23, 408e04 <feof@plt+0x6e64>
  408d74:	ldur	x22, [x29, #-24]
  408d78:	cbz	w8, 408e60 <feof@plt+0x6ec0>
  408d7c:	add	x8, x20, #0x1
  408d80:	str	x8, [x19, #16]
  408d84:	b	408e2c <feof@plt+0x6e8c>
  408d88:	str	xzr, [x19, #32]
  408d8c:	mov	w25, #0x57                  	// #87
  408d90:	b	40891c <feof@plt+0x697c>
  408d94:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408d98:	ldr	x0, [x8, #3832]
  408d9c:	ldr	x2, [x26]
  408da0:	ldr	x3, [sp, #8]
  408da4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408da8:	add	x1, x1, #0x3a2
  408dac:	bl	401b50 <fprintf@plt>
  408db0:	b	408960 <feof@plt+0x69c0>
  408db4:	mov	w20, w22
  408db8:	cbnz	w22, 408f8c <feof@plt+0x6fec>
  408dbc:	ldr	x22, [x19, #32]
  408dc0:	mov	x0, x22
  408dc4:	bl	401b40 <strlen@plt>
  408dc8:	add	x9, x22, x0
  408dcc:	str	x9, [x19, #32]
  408dd0:	ldr	w9, [x23, #24]
  408dd4:	mov	w10, #0x3f                  	// #63
  408dd8:	mov	w8, wzr
  408ddc:	str	w9, [x19, #8]
  408de0:	ldrb	w9, [x28]
  408de4:	cmp	w9, #0x3a
  408de8:	csel	w25, w9, w10, eq  // eq = none
  408dec:	b	408990 <feof@plt+0x69f0>
  408df0:	add	w9, w8, #0x1
  408df4:	str	w9, [x19]
  408df8:	ldr	x8, [x26, x8, lsl #3]
  408dfc:	str	x8, [x19, #16]
  408e00:	b	408ad8 <feof@plt+0x6b38>
  408e04:	ldp	x10, x22, [x29, #-32]
  408e08:	cmp	w8, #0x1
  408e0c:	b.ne	408e2c <feof@plt+0x6e8c>  // b.any
  408e10:	ldrsw	x8, [x19]
  408e14:	cmp	w8, w24
  408e18:	b.ge	408ecc <feof@plt+0x6f2c>  // b.tcont
  408e1c:	add	w9, w8, #0x1
  408e20:	str	w9, [x19]
  408e24:	ldr	x8, [x10, x8, lsl #3]
  408e28:	b	408d80 <feof@plt+0x6de0>
  408e2c:	ldur	x20, [x29, #-8]
  408e30:	mov	x0, x20
  408e34:	bl	401b40 <strlen@plt>
  408e38:	add	x8, x20, x0
  408e3c:	str	x8, [x19, #32]
  408e40:	cbz	x22, 408e48 <feof@plt+0x6ea8>
  408e44:	str	w21, [x22]
  408e48:	ldr	x8, [x25, #16]
  408e4c:	ldr	w25, [x25, #24]
  408e50:	cbz	x8, 40891c <feof@plt+0x697c>
  408e54:	str	w25, [x8]
  408e58:	mov	w25, wzr
  408e5c:	b	40891c <feof@plt+0x697c>
  408e60:	cbnz	w9, 408fac <feof@plt+0x700c>
  408e64:	ldr	x20, [x19, #32]
  408e68:	mov	x0, x20
  408e6c:	bl	401b40 <strlen@plt>
  408e70:	add	x8, x20, x0
  408e74:	str	x8, [x19, #32]
  408e78:	b	408a18 <feof@plt+0x6a78>
  408e7c:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408e80:	ldr	x0, [x8, #3832]
  408e84:	ldr	x2, [x26]
  408e88:	cmp	w21, #0x2d
  408e8c:	b.ne	408f18 <feof@plt+0x6f78>  // b.any
  408e90:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408e94:	add	x1, x1, #0x440
  408e98:	mov	x3, x20
  408e9c:	bl	401b50 <fprintf@plt>
  408ea0:	b	408aec <feof@plt+0x6b4c>
  408ea4:	adrp	x9, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408ea8:	ldrsw	x8, [x19]
  408eac:	ldr	x0, [x9, #3832]
  408eb0:	ldur	x9, [x29, #-32]
  408eb4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408eb8:	add	x1, x1, #0x4db
  408ebc:	ldr	x2, [x9]
  408ec0:	ldr	x3, [x9, x8, lsl #3]
  408ec4:	bl	401b50 <fprintf@plt>
  408ec8:	b	408d38 <feof@plt+0x6d98>
  408ecc:	cbnz	w9, 408fd0 <feof@plt+0x7030>
  408ed0:	ldr	x21, [x19, #32]
  408ed4:	mov	x0, x21
  408ed8:	bl	401b40 <strlen@plt>
  408edc:	add	x8, x21, x0
  408ee0:	str	x8, [x19, #32]
  408ee4:	b	408b8c <feof@plt+0x6bec>
  408ee8:	ldr	x10, [sp, #8]
  408eec:	adrp	x9, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408ef0:	ldr	x0, [x9, #3832]
  408ef4:	ldr	x2, [x26]
  408ef8:	ldrb	w8, [x10, #1]
  408efc:	cmp	w8, #0x2d
  408f00:	b.ne	408f54 <feof@plt+0x6fb4>  // b.any
  408f04:	ldr	x3, [x23]
  408f08:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408f0c:	add	x1, x1, #0x3c0
  408f10:	bl	401b50 <fprintf@plt>
  408f14:	b	408ba8 <feof@plt+0x6c08>
  408f18:	ldr	x8, [sp, #8]
  408f1c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408f20:	add	x1, x1, #0x460
  408f24:	mov	x4, x20
  408f28:	ldrb	w3, [x8]
  408f2c:	bl	401b50 <fprintf@plt>
  408f30:	b	408aec <feof@plt+0x6b4c>
  408f34:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408f38:	ldr	x0, [x8, #3832]
  408f3c:	ldr	x2, [x26]
  408f40:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408f44:	add	x1, x1, #0x4b4
  408f48:	mov	w3, w25
  408f4c:	bl	401b50 <fprintf@plt>
  408f50:	b	408b88 <feof@plt+0x6be8>
  408f54:	ldrb	w3, [x10]
  408f58:	ldr	x4, [x23]
  408f5c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408f60:	add	x1, x1, #0x3ed
  408f64:	bl	401b50 <fprintf@plt>
  408f68:	b	408ba8 <feof@plt+0x6c08>
  408f6c:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408f70:	ldr	x0, [x8, #3832]
  408f74:	ldr	x2, [x26]
  408f78:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408f7c:	add	x1, x1, #0x4b4
  408f80:	mov	w3, w25
  408f84:	bl	401b50 <fprintf@plt>
  408f88:	b	408bec <feof@plt+0x6c4c>
  408f8c:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408f90:	ldr	x0, [x8, #3832]
  408f94:	ldr	x2, [x26]
  408f98:	ldr	x3, [sp, #8]
  408f9c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408fa0:	add	x1, x1, #0x41a
  408fa4:	bl	401b50 <fprintf@plt>
  408fa8:	b	408dbc <feof@plt+0x6e1c>
  408fac:	ldur	x9, [x29, #-32]
  408fb0:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408fb4:	ldr	x0, [x8, #3832]
  408fb8:	ldr	x3, [x25]
  408fbc:	ldr	x2, [x9]
  408fc0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408fc4:	add	x1, x1, #0x4fc
  408fc8:	bl	401b50 <fprintf@plt>
  408fcc:	b	408e64 <feof@plt+0x6ec4>
  408fd0:	adrp	x9, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408fd4:	sub	w8, w8, #0x1
  408fd8:	ldr	x2, [x10]
  408fdc:	ldr	x0, [x9, #3832]
  408fe0:	ldr	x3, [x10, w8, sxtw #3]
  408fe4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  408fe8:	add	x1, x1, #0x41a
  408fec:	bl	401b50 <fprintf@plt>
  408ff0:	b	408ed0 <feof@plt+0x6f30>
  408ff4:	stp	x29, x30, [sp, #-32]!
  408ff8:	stp	x20, x19, [sp, #16]
  408ffc:	ldr	w8, [x2]
  409000:	mov	x20, x2
  409004:	mov	x19, x0
  409008:	mov	x29, sp
  40900c:	stp	w8, w8, [x2, #48]
  409010:	str	xzr, [x2, #32]
  409014:	cbz	w1, 409020 <feof@plt+0x7080>
  409018:	mov	w8, #0x1                   	// #1
  40901c:	b	409034 <feof@plt+0x7094>
  409020:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2b94>
  409024:	add	x0, x0, #0x52a
  409028:	bl	401ef0 <getenv@plt>
  40902c:	cmp	x0, #0x0
  409030:	cset	w8, ne  // ne = any
  409034:	str	w8, [x20, #44]
  409038:	ldrb	w9, [x19]
  40903c:	cmp	w9, #0x2b
  409040:	b.eq	40905c <feof@plt+0x70bc>  // b.none
  409044:	cmp	w9, #0x2d
  409048:	b.ne	409068 <feof@plt+0x70c8>  // b.any
  40904c:	mov	w8, #0x2                   	// #2
  409050:	str	w8, [x20, #40]
  409054:	add	x19, x19, #0x1
  409058:	b	40907c <feof@plt+0x70dc>
  40905c:	str	wzr, [x20, #40]
  409060:	add	x19, x19, #0x1
  409064:	b	40907c <feof@plt+0x70dc>
  409068:	cbz	w8, 409074 <feof@plt+0x70d4>
  40906c:	str	wzr, [x20, #40]
  409070:	b	40907c <feof@plt+0x70dc>
  409074:	mov	w8, #0x1                   	// #1
  409078:	str	w8, [x20, #40]
  40907c:	mov	x0, x19
  409080:	ldp	x20, x19, [sp, #16]
  409084:	ldp	x29, x30, [sp], #32
  409088:	ret
  40908c:	ldp	w9, w11, [x1, #48]
  409090:	ldr	w8, [x1]
  409094:	sxtw	x10, w11
  409098:	cmp	w8, w11
  40909c:	b.le	409144 <feof@plt+0x71a4>
  4090a0:	cmp	w9, w11
  4090a4:	b.ge	409144 <feof@plt+0x71a4>  // b.tcont
  4090a8:	add	x11, x0, x10, lsl #3
  4090ac:	mov	w12, w9
  4090b0:	mov	w13, w8
  4090b4:	sub	w15, w13, w10
  4090b8:	sub	w14, w10, w12
  4090bc:	cmp	w15, w14
  4090c0:	b.le	409104 <feof@plt+0x7164>
  4090c4:	cmp	w14, #0x1
  4090c8:	b.lt	4090f4 <feof@plt+0x7154>  // b.tstop
  4090cc:	sub	w16, w13, w14
  4090d0:	sub	w15, w10, w12
  4090d4:	add	x16, x0, w16, sxtw #3
  4090d8:	add	x17, x0, w12, sxtw #3
  4090dc:	ldr	x18, [x16]
  4090e0:	ldr	x2, [x17]
  4090e4:	subs	x15, x15, #0x1
  4090e8:	str	x18, [x17], #8
  4090ec:	str	x2, [x16], #8
  4090f0:	b.ne	4090dc <feof@plt+0x713c>  // b.any
  4090f4:	sub	w13, w13, w14
  4090f8:	cmp	w13, w10
  4090fc:	b.gt	40913c <feof@plt+0x719c>
  409100:	b	409144 <feof@plt+0x71a4>
  409104:	cmp	w15, #0x1
  409108:	b.lt	409130 <feof@plt+0x7190>  // b.tstop
  40910c:	sub	w14, w13, w10
  409110:	add	x16, x0, w12, sxtw #3
  409114:	mov	x17, x11
  409118:	ldr	x18, [x17]
  40911c:	ldr	x2, [x16]
  409120:	subs	x14, x14, #0x1
  409124:	str	x18, [x16], #8
  409128:	str	x2, [x17], #8
  40912c:	b.ne	409118 <feof@plt+0x7178>  // b.any
  409130:	add	w12, w12, w15
  409134:	cmp	w13, w10
  409138:	b.le	409144 <feof@plt+0x71a4>
  40913c:	cmp	w10, w12
  409140:	b.gt	4090b4 <feof@plt+0x7114>
  409144:	sub	w9, w9, w10
  409148:	add	w9, w9, w8
  40914c:	stp	w9, w8, [x1, #48]
  409150:	ret
  409154:	stp	x29, x30, [sp, #-32]!
  409158:	stp	x20, x19, [sp, #16]
  40915c:	adrp	x20, 421000 <_Znam@GLIBCXX_3.4>
  409160:	adrp	x8, 421000 <_Znam@GLIBCXX_3.4>
  409164:	ldr	w9, [x20, #708]
  409168:	ldr	w8, [x8, #712]
  40916c:	adrp	x19, 423000 <stderr@@GLIBC_2.17+0x108>
  409170:	add	x19, x19, #0x68
  409174:	mov	x7, x19
  409178:	mov	x29, sp
  40917c:	stp	w9, w8, [x19]
  409180:	bl	4085ac <feof@plt+0x660c>
  409184:	ldr	w8, [x19]
  409188:	ldr	x9, [x19, #16]
  40918c:	ldr	w11, [x19, #8]
  409190:	adrp	x10, 425000 <stderr@@GLIBC_2.17+0x2108>
  409194:	str	w8, [x20, #708]
  409198:	ldp	x20, x19, [sp, #16]
  40919c:	adrp	x12, 421000 <_Znam@GLIBCXX_3.4>
  4091a0:	str	x9, [x10, #40]
  4091a4:	str	w11, [x12, #716]
  4091a8:	ldp	x29, x30, [sp], #32
  4091ac:	ret
  4091b0:	stp	x29, x30, [sp, #-16]!
  4091b4:	mov	w6, #0x1                   	// #1
  4091b8:	mov	x3, xzr
  4091bc:	mov	x4, xzr
  4091c0:	mov	w5, wzr
  4091c4:	mov	x29, sp
  4091c8:	bl	409154 <feof@plt+0x71b4>
  4091cc:	ldp	x29, x30, [sp], #16
  4091d0:	ret
  4091d4:	stp	x29, x30, [sp, #-16]!
  4091d8:	mov	w5, wzr
  4091dc:	mov	w6, wzr
  4091e0:	mov	x29, sp
  4091e4:	bl	409154 <feof@plt+0x71b4>
  4091e8:	ldp	x29, x30, [sp], #16
  4091ec:	ret
  4091f0:	stp	x29, x30, [sp, #-16]!
  4091f4:	mov	x7, x5
  4091f8:	mov	w5, wzr
  4091fc:	mov	w6, wzr
  409200:	mov	x29, sp
  409204:	bl	4085ac <feof@plt+0x660c>
  409208:	ldp	x29, x30, [sp], #16
  40920c:	ret
  409210:	stp	x29, x30, [sp, #-16]!
  409214:	mov	w5, #0x1                   	// #1
  409218:	mov	w6, wzr
  40921c:	mov	x29, sp
  409220:	bl	409154 <feof@plt+0x71b4>
  409224:	ldp	x29, x30, [sp], #16
  409228:	ret
  40922c:	stp	x29, x30, [sp, #-16]!
  409230:	mov	x7, x5
  409234:	mov	w5, #0x1                   	// #1
  409238:	mov	w6, wzr
  40923c:	mov	x29, sp
  409240:	bl	4085ac <feof@plt+0x660c>
  409244:	ldp	x29, x30, [sp], #16
  409248:	ret
  40924c:	stp	xzr, xzr, [x0]
  409250:	ret
  409254:	stp	x29, x30, [sp, #-48]!
  409258:	str	x21, [sp, #16]
  40925c:	stp	x20, x19, [sp, #32]
  409260:	mov	x29, sp
  409264:	mov	w8, #0x11                  	// #17
  409268:	mov	x19, x0
  40926c:	str	w8, [x0, #8]
  409270:	mov	w0, #0x110                 	// #272
  409274:	bl	401aa0 <_Znam@plt>
  409278:	mov	x20, x0
  40927c:	mov	x21, xzr
  409280:	add	x0, x20, x21
  409284:	bl	40924c <feof@plt+0x72ac>
  409288:	add	x21, x21, #0x10
  40928c:	cmp	x21, #0x110
  409290:	b.ne	409280 <feof@plt+0x72e0>  // b.any
  409294:	str	x20, [x19]
  409298:	str	wzr, [x19, #12]
  40929c:	ldp	x20, x19, [sp, #32]
  4092a0:	ldr	x21, [sp, #16]
  4092a4:	ldp	x29, x30, [sp], #48
  4092a8:	ret
  4092ac:	stp	x29, x30, [sp, #-48]!
  4092b0:	stp	x20, x19, [sp, #32]
  4092b4:	mov	x19, x0
  4092b8:	ldr	w8, [x0, #8]
  4092bc:	ldr	x0, [x0]
  4092c0:	str	x21, [sp, #16]
  4092c4:	mov	x29, sp
  4092c8:	cbz	w8, 4092f4 <feof@plt+0x7354>
  4092cc:	mov	x20, xzr
  4092d0:	mov	x21, xzr
  4092d4:	ldr	x0, [x0, x20]
  4092d8:	bl	401be0 <free@plt>
  4092dc:	ldr	w8, [x19, #8]
  4092e0:	ldr	x0, [x19]
  4092e4:	add	x21, x21, #0x1
  4092e8:	add	x20, x20, #0x10
  4092ec:	cmp	x21, x8
  4092f0:	b.cc	4092d4 <feof@plt+0x7334>  // b.lo, b.ul, b.last
  4092f4:	cbz	x0, 4092fc <feof@plt+0x735c>
  4092f8:	bl	401de0 <_ZdaPv@plt>
  4092fc:	ldp	x20, x19, [sp, #32]
  409300:	ldr	x21, [sp, #16]
  409304:	ldp	x29, x30, [sp], #48
  409308:	ret
  40930c:	stp	x29, x30, [sp, #-96]!
  409310:	str	x27, [sp, #16]
  409314:	stp	x26, x25, [sp, #32]
  409318:	stp	x24, x23, [sp, #48]
  40931c:	stp	x22, x21, [sp, #64]
  409320:	stp	x20, x19, [sp, #80]
  409324:	mov	x29, sp
  409328:	mov	x19, x2
  40932c:	cmp	x1, #0x0
  409330:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x2b94>
  409334:	mov	x21, x1
  409338:	mov	x20, x0
  40933c:	cset	w0, ne  // ne = any
  409340:	add	x2, x2, #0x53a
  409344:	mov	w1, #0x1f                  	// #31
  409348:	bl	4051f0 <feof@plt+0x3250>
  40934c:	mov	x0, x21
  409350:	bl	40a704 <_ZdlPvm@@Base+0x298>
  409354:	ldr	w24, [x20, #8]
  409358:	ldr	x22, [x20]
  40935c:	mov	x23, x0
  409360:	udiv	x8, x0, x24
  409364:	msub	x26, x8, x24, x0
  409368:	lsl	x8, x26, #4
  40936c:	ldr	x25, [x22, x8]
  409370:	cbz	x25, 409398 <feof@plt+0x73f8>
  409374:	mov	x0, x25
  409378:	mov	x1, x21
  40937c:	bl	401e80 <strcmp@plt>
  409380:	cbz	w0, 409478 <feof@plt+0x74d8>
  409384:	ldr	x22, [x20]
  409388:	cmp	w26, #0x0
  40938c:	csel	w8, w24, w26, eq  // eq = none
  409390:	sub	w26, w8, #0x1
  409394:	b	409368 <feof@plt+0x73c8>
  409398:	cbz	x19, 409484 <feof@plt+0x74e4>
  40939c:	ldr	w8, [x20, #12]
  4093a0:	cmp	w24, w8, lsl #2
  4093a4:	b.hi	4094d0 <feof@plt+0x7530>  // b.pmore
  4093a8:	mov	w0, w24
  4093ac:	bl	40a774 <_ZdlPvm@@Base+0x308>
  4093b0:	mov	w8, w0
  4093b4:	lsl	x25, x8, #4
  4093b8:	mov	w27, w0
  4093bc:	str	w0, [x20, #8]
  4093c0:	mov	x0, x25
  4093c4:	bl	401aa0 <_Znam@plt>
  4093c8:	mov	x26, x0
  4093cc:	cbz	w27, 4093e8 <feof@plt+0x7448>
  4093d0:	mov	x27, x26
  4093d4:	mov	x0, x27
  4093d8:	bl	40924c <feof@plt+0x72ac>
  4093dc:	subs	x25, x25, #0x10
  4093e0:	add	x27, x27, #0x10
  4093e4:	b.ne	4093d4 <feof@plt+0x7434>  // b.any
  4093e8:	str	x26, [x20]
  4093ec:	cbz	w24, 40948c <feof@plt+0x74ec>
  4093f0:	mov	x25, xzr
  4093f4:	b	409408 <feof@plt+0x7468>
  4093f8:	bl	401be0 <free@plt>
  4093fc:	add	x25, x25, #0x1
  409400:	cmp	x25, x24
  409404:	b.eq	40948c <feof@plt+0x74ec>  // b.none
  409408:	add	x26, x22, x25, lsl #4
  40940c:	ldr	x0, [x26]
  409410:	cbz	x0, 4093fc <feof@plt+0x745c>
  409414:	mov	x27, x26
  409418:	ldr	x8, [x27, #8]!
  40941c:	cbz	x8, 4093f8 <feof@plt+0x7458>
  409420:	bl	40a704 <_ZdlPvm@@Base+0x298>
  409424:	ldr	w10, [x20, #8]
  409428:	ldr	x9, [x20]
  40942c:	udiv	x8, x0, x10
  409430:	msub	x8, x8, x10, x0
  409434:	add	x11, x9, x8, lsl #4
  409438:	ldr	x12, [x11]
  40943c:	cbz	x12, 409460 <feof@plt+0x74c0>
  409440:	ldr	x9, [x20]
  409444:	cmp	w8, #0x0
  409448:	csel	w8, w10, w8, eq  // eq = none
  40944c:	sub	w8, w8, #0x1
  409450:	add	x11, x9, w8, uxtw #4
  409454:	ldr	x12, [x11]
  409458:	cbnz	x12, 409444 <feof@plt+0x74a4>
  40945c:	mov	w8, w8
  409460:	ldr	x10, [x26]
  409464:	add	x8, x9, x8, lsl #4
  409468:	str	x10, [x11]
  40946c:	ldr	x10, [x27]
  409470:	str	x10, [x8, #8]
  409474:	b	4093fc <feof@plt+0x745c>
  409478:	add	x8, x22, x26, lsl #4
  40947c:	str	x19, [x8, #8]
  409480:	b	409504 <feof@plt+0x7564>
  409484:	mov	x25, xzr
  409488:	b	409504 <feof@plt+0x7564>
  40948c:	ldr	w8, [x20, #8]
  409490:	ldr	x9, [x20]
  409494:	udiv	x10, x23, x8
  409498:	msub	x26, x10, x8, x23
  40949c:	lsl	x10, x26, #4
  4094a0:	ldr	x9, [x9, x10]
  4094a4:	cbz	x9, 4094c4 <feof@plt+0x7524>
  4094a8:	ldr	x9, [x20]
  4094ac:	cmp	w26, #0x0
  4094b0:	csel	w10, w8, w26, eq  // eq = none
  4094b4:	sub	w26, w10, #0x1
  4094b8:	lsl	x10, x26, #4
  4094bc:	ldr	x10, [x9, x10]
  4094c0:	cbnz	x10, 4094ac <feof@plt+0x750c>
  4094c4:	cbz	x22, 4094d0 <feof@plt+0x7530>
  4094c8:	mov	x0, x22
  4094cc:	bl	401de0 <_ZdaPv@plt>
  4094d0:	mov	x0, x21
  4094d4:	bl	401b40 <strlen@plt>
  4094d8:	add	x0, x0, #0x1
  4094dc:	bl	401eb0 <malloc@plt>
  4094e0:	mov	x1, x21
  4094e4:	mov	x25, x0
  4094e8:	bl	401c60 <strcpy@plt>
  4094ec:	ldr	x8, [x20]
  4094f0:	add	x8, x8, w26, uxtw #4
  4094f4:	stp	x0, x19, [x8]
  4094f8:	ldr	w8, [x20, #12]
  4094fc:	add	w8, w8, #0x1
  409500:	str	w8, [x20, #12]
  409504:	mov	x0, x25
  409508:	ldp	x20, x19, [sp, #80]
  40950c:	ldp	x22, x21, [sp, #64]
  409510:	ldp	x24, x23, [sp, #48]
  409514:	ldp	x26, x25, [sp, #32]
  409518:	ldr	x27, [sp, #16]
  40951c:	ldp	x29, x30, [sp], #96
  409520:	ret
  409524:	stp	x29, x30, [sp, #-64]!
  409528:	str	x23, [sp, #16]
  40952c:	stp	x22, x21, [sp, #32]
  409530:	stp	x20, x19, [sp, #48]
  409534:	mov	x29, sp
  409538:	cmp	x1, #0x0
  40953c:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x2b94>
  409540:	mov	x19, x1
  409544:	mov	x20, x0
  409548:	cset	w0, ne  // ne = any
  40954c:	add	x2, x2, #0x53a
  409550:	mov	w1, #0x1f                  	// #31
  409554:	bl	4051f0 <feof@plt+0x3250>
  409558:	mov	x0, x19
  40955c:	bl	40a704 <_ZdlPvm@@Base+0x298>
  409560:	ldr	w22, [x20, #8]
  409564:	ldr	x23, [x20]
  409568:	udiv	x8, x0, x22
  40956c:	msub	x21, x8, x22, x0
  409570:	lsl	x8, x21, #4
  409574:	ldr	x0, [x23, x8]
  409578:	cbz	x0, 4095a4 <feof@plt+0x7604>
  40957c:	mov	x1, x19
  409580:	bl	401e80 <strcmp@plt>
  409584:	cbz	w0, 40959c <feof@plt+0x75fc>
  409588:	ldr	x23, [x20]
  40958c:	cmp	w21, #0x0
  409590:	csel	w8, w22, w21, eq  // eq = none
  409594:	sub	w21, w8, #0x1
  409598:	b	409570 <feof@plt+0x75d0>
  40959c:	add	x8, x23, x21, lsl #4
  4095a0:	ldr	x0, [x8, #8]
  4095a4:	ldp	x20, x19, [sp, #48]
  4095a8:	ldp	x22, x21, [sp, #32]
  4095ac:	ldr	x23, [sp, #16]
  4095b0:	ldp	x29, x30, [sp], #64
  4095b4:	ret
  4095b8:	stp	x29, x30, [sp, #-64]!
  4095bc:	stp	x24, x23, [sp, #16]
  4095c0:	stp	x22, x21, [sp, #32]
  4095c4:	stp	x20, x19, [sp, #48]
  4095c8:	mov	x29, sp
  4095cc:	ldr	x21, [x1]
  4095d0:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x2b94>
  4095d4:	mov	x20, x1
  4095d8:	mov	x19, x0
  4095dc:	cmp	x21, #0x0
  4095e0:	cset	w0, ne  // ne = any
  4095e4:	add	x2, x2, #0x53a
  4095e8:	mov	w1, #0x1f                  	// #31
  4095ec:	bl	4051f0 <feof@plt+0x3250>
  4095f0:	mov	x0, x21
  4095f4:	bl	40a704 <_ZdlPvm@@Base+0x298>
  4095f8:	ldr	w24, [x19, #8]
  4095fc:	ldr	x8, [x19]
  409600:	udiv	x9, x0, x24
  409604:	msub	x23, x9, x24, x0
  409608:	lsl	x9, x23, #4
  40960c:	ldr	x22, [x8, x9]
  409610:	cbz	x22, 409638 <feof@plt+0x7698>
  409614:	mov	x0, x22
  409618:	mov	x1, x21
  40961c:	bl	401e80 <strcmp@plt>
  409620:	cbz	w0, 409640 <feof@plt+0x76a0>
  409624:	ldr	x8, [x19]
  409628:	cmp	w23, #0x0
  40962c:	csel	w9, w24, w23, eq  // eq = none
  409630:	sub	w23, w9, #0x1
  409634:	b	409608 <feof@plt+0x7668>
  409638:	mov	x0, xzr
  40963c:	b	409650 <feof@plt+0x76b0>
  409640:	str	x22, [x20]
  409644:	ldr	x8, [x19]
  409648:	add	x8, x8, x23, lsl #4
  40964c:	ldr	x0, [x8, #8]
  409650:	ldp	x20, x19, [sp, #48]
  409654:	ldp	x22, x21, [sp, #32]
  409658:	ldp	x24, x23, [sp, #16]
  40965c:	ldp	x29, x30, [sp], #64
  409660:	ret
  409664:	str	x1, [x0]
  409668:	str	wzr, [x0, #8]
  40966c:	ret
  409670:	ldr	x10, [x0]
  409674:	ldr	w8, [x0, #8]
  409678:	ldr	w9, [x10, #8]
  40967c:	cmp	w8, w9
  409680:	b.cs	4096a8 <feof@plt+0x7708>  // b.hs, b.nlast
  409684:	ldr	x10, [x10]
  409688:	mov	w11, w8
  40968c:	lsl	x11, x11, #4
  409690:	ldr	x11, [x10, x11]
  409694:	cbnz	x11, 4096b0 <feof@plt+0x7710>
  409698:	add	w8, w8, #0x1
  40969c:	cmp	w9, w8
  4096a0:	str	w8, [x0, #8]
  4096a4:	b.ne	409688 <feof@plt+0x76e8>  // b.any
  4096a8:	mov	w0, wzr
  4096ac:	ret
  4096b0:	str	x11, [x1]
  4096b4:	add	x9, x10, w8, uxtw #4
  4096b8:	ldr	x9, [x9, #8]
  4096bc:	add	w8, w8, #0x1
  4096c0:	str	x9, [x2]
  4096c4:	str	w8, [x0, #8]
  4096c8:	mov	w0, #0x1                   	// #1
  4096cc:	ret
  4096d0:	stp	x29, x30, [sp, #-48]!
  4096d4:	str	x21, [sp, #16]
  4096d8:	stp	x20, x19, [sp, #32]
  4096dc:	mov	x29, sp
  4096e0:	adrp	x21, 421000 <_Znam@GLIBCXX_3.4>
  4096e4:	adrp	x19, 423000 <stderr@@GLIBC_2.17+0x108>
  4096e8:	mov	x20, #0xffffffffffffe500    	// #-6912
  4096ec:	add	x21, x21, #0x2d0
  4096f0:	add	x19, x19, #0xa0
  4096f4:	mov	w0, #0x8                   	// #8
  4096f8:	bl	401aa0 <_Znam@plt>
  4096fc:	add	x8, x21, x20
  409700:	ldr	x9, [x8, #6920]
  409704:	ldr	x1, [x8, #6912]
  409708:	mov	x2, x0
  40970c:	str	x9, [x0]
  409710:	mov	x0, x19
  409714:	bl	40930c <feof@plt+0x736c>
  409718:	adds	x20, x20, #0x10
  40971c:	b.ne	4096f4 <feof@plt+0x7754>  // b.any
  409720:	ldp	x20, x19, [sp, #32]
  409724:	ldr	x21, [sp, #16]
  409728:	ldp	x29, x30, [sp], #48
  40972c:	ret
  409730:	stp	x29, x30, [sp, #-16]!
  409734:	mov	x29, sp
  409738:	mov	x1, x0
  40973c:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x108>
  409740:	add	x0, x0, #0xa0
  409744:	bl	409524 <feof@plt+0x7584>
  409748:	cbz	x0, 409750 <feof@plt+0x77b0>
  40974c:	ldr	x0, [x0]
  409750:	ldp	x29, x30, [sp], #16
  409754:	ret
  409758:	mov	w8, w0
  40975c:	tbnz	w0, #31, 4097a4 <feof@plt+0x7804>
  409760:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x108>
  409764:	mov	w9, #0x6667                	// #26215
  409768:	add	x0, x0, #0xc4
  40976c:	movk	w9, #0x6666, lsl #16
  409770:	mov	w10, #0xa                   	// #10
  409774:	smull	x11, w8, w9
  409778:	lsr	x13, x11, #63
  40977c:	asr	x11, x11, #34
  409780:	add	w11, w11, w13
  409784:	add	w12, w8, #0x9
  409788:	msub	w8, w11, w10, w8
  40978c:	add	w8, w8, #0x30
  409790:	cmp	w12, #0x12
  409794:	strb	w8, [x0, #-1]!
  409798:	mov	w8, w11
  40979c:	b.hi	409774 <feof@plt+0x77d4>  // b.pmore
  4097a0:	ret
  4097a4:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x108>
  4097a8:	mov	w9, #0x6667                	// #26215
  4097ac:	add	x0, x0, #0xc3
  4097b0:	movk	w9, #0x6666, lsl #16
  4097b4:	mov	w10, #0xa                   	// #10
  4097b8:	smull	x11, w8, w9
  4097bc:	lsr	x13, x11, #63
  4097c0:	asr	x11, x11, #34
  4097c4:	neg	w12, w8
  4097c8:	add	w11, w11, w13
  4097cc:	madd	w12, w11, w10, w12
  4097d0:	add	w8, w8, #0x9
  4097d4:	add	w12, w12, #0x30
  4097d8:	cmp	w8, #0x12
  4097dc:	strb	w12, [x0], #-1
  4097e0:	mov	w8, w11
  4097e4:	b.hi	4097b8 <feof@plt+0x7818>  // b.pmore
  4097e8:	mov	w8, #0x2d                  	// #45
  4097ec:	strb	w8, [x0]
  4097f0:	ret
  4097f4:	mov	w8, w0
  4097f8:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x108>
  4097fc:	mov	w9, #0xcccd                	// #52429
  409800:	add	x0, x0, #0xd9
  409804:	movk	w9, #0xcccc, lsl #16
  409808:	mov	w10, #0xa                   	// #10
  40980c:	umull	x11, w8, w9
  409810:	lsr	x11, x11, #35
  409814:	msub	w12, w11, w10, w8
  409818:	orr	w12, w12, #0x30
  40981c:	cmp	w8, #0x9
  409820:	strb	w12, [x0, #-1]!
  409824:	mov	w8, w11
  409828:	b.hi	40980c <feof@plt+0x786c>  // b.pmore
  40982c:	ret
  409830:	stp	xzr, xzr, [x0]
  409834:	ret
  409838:	stp	x29, x30, [sp, #-48]!
  40983c:	str	x21, [sp, #16]
  409840:	stp	x20, x19, [sp, #32]
  409844:	mov	x29, sp
  409848:	mov	w8, #0x11                  	// #17
  40984c:	mov	x19, x0
  409850:	str	w8, [x0, #8]
  409854:	mov	w0, #0x110                 	// #272
  409858:	bl	401aa0 <_Znam@plt>
  40985c:	mov	x20, x0
  409860:	mov	x21, xzr
  409864:	add	x0, x20, x21
  409868:	bl	409830 <feof@plt+0x7890>
  40986c:	add	x21, x21, #0x10
  409870:	cmp	x21, #0x110
  409874:	b.ne	409864 <feof@plt+0x78c4>  // b.any
  409878:	str	x20, [x19]
  40987c:	str	wzr, [x19, #12]
  409880:	ldp	x20, x19, [sp, #32]
  409884:	ldr	x21, [sp, #16]
  409888:	ldp	x29, x30, [sp], #48
  40988c:	ret
  409890:	stp	x29, x30, [sp, #-48]!
  409894:	stp	x20, x19, [sp, #32]
  409898:	mov	x19, x0
  40989c:	ldr	w8, [x0, #8]
  4098a0:	ldr	x0, [x0]
  4098a4:	str	x21, [sp, #16]
  4098a8:	mov	x29, sp
  4098ac:	cbz	w8, 4098d8 <feof@plt+0x7938>
  4098b0:	mov	x20, xzr
  4098b4:	mov	x21, xzr
  4098b8:	ldr	x0, [x0, x20]
  4098bc:	bl	401be0 <free@plt>
  4098c0:	ldr	w8, [x19, #8]
  4098c4:	ldr	x0, [x19]
  4098c8:	add	x21, x21, #0x1
  4098cc:	add	x20, x20, #0x10
  4098d0:	cmp	x21, x8
  4098d4:	b.cc	4098b8 <feof@plt+0x7918>  // b.lo, b.ul, b.last
  4098d8:	cbz	x0, 4098e0 <feof@plt+0x7940>
  4098dc:	bl	401de0 <_ZdaPv@plt>
  4098e0:	ldp	x20, x19, [sp, #32]
  4098e4:	ldr	x21, [sp, #16]
  4098e8:	ldp	x29, x30, [sp], #48
  4098ec:	ret
  4098f0:	stp	x29, x30, [sp, #-96]!
  4098f4:	str	x27, [sp, #16]
  4098f8:	stp	x26, x25, [sp, #32]
  4098fc:	stp	x24, x23, [sp, #48]
  409900:	stp	x22, x21, [sp, #64]
  409904:	stp	x20, x19, [sp, #80]
  409908:	mov	x29, sp
  40990c:	mov	x19, x2
  409910:	cmp	x1, #0x0
  409914:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  409918:	mov	x21, x1
  40991c:	mov	x20, x0
  409920:	cset	w0, ne  // ne = any
  409924:	add	x2, x2, #0x1a7
  409928:	mov	w1, #0x28                  	// #40
  40992c:	bl	4051f0 <feof@plt+0x3250>
  409930:	mov	x0, x21
  409934:	bl	40a704 <_ZdlPvm@@Base+0x298>
  409938:	ldr	w24, [x20, #8]
  40993c:	ldr	x22, [x20]
  409940:	mov	x23, x0
  409944:	udiv	x8, x0, x24
  409948:	msub	x26, x8, x24, x0
  40994c:	lsl	x8, x26, #4
  409950:	ldr	x25, [x22, x8]
  409954:	cbz	x25, 40997c <feof@plt+0x79dc>
  409958:	mov	x0, x25
  40995c:	mov	x1, x21
  409960:	bl	401e80 <strcmp@plt>
  409964:	cbz	w0, 409a5c <feof@plt+0x7abc>
  409968:	ldr	x22, [x20]
  40996c:	cmp	w26, #0x0
  409970:	csel	w8, w24, w26, eq  // eq = none
  409974:	sub	w26, w8, #0x1
  409978:	b	40994c <feof@plt+0x79ac>
  40997c:	cbz	x19, 409a68 <feof@plt+0x7ac8>
  409980:	ldr	w8, [x20, #12]
  409984:	cmp	w24, w8, lsl #2
  409988:	b.hi	409ab4 <feof@plt+0x7b14>  // b.pmore
  40998c:	mov	w0, w24
  409990:	bl	40a774 <_ZdlPvm@@Base+0x308>
  409994:	mov	w8, w0
  409998:	lsl	x25, x8, #4
  40999c:	mov	w27, w0
  4099a0:	str	w0, [x20, #8]
  4099a4:	mov	x0, x25
  4099a8:	bl	401aa0 <_Znam@plt>
  4099ac:	mov	x26, x0
  4099b0:	cbz	w27, 4099cc <feof@plt+0x7a2c>
  4099b4:	mov	x27, x26
  4099b8:	mov	x0, x27
  4099bc:	bl	409830 <feof@plt+0x7890>
  4099c0:	subs	x25, x25, #0x10
  4099c4:	add	x27, x27, #0x10
  4099c8:	b.ne	4099b8 <feof@plt+0x7a18>  // b.any
  4099cc:	str	x26, [x20]
  4099d0:	cbz	w24, 409a70 <feof@plt+0x7ad0>
  4099d4:	mov	x25, xzr
  4099d8:	b	4099ec <feof@plt+0x7a4c>
  4099dc:	bl	401be0 <free@plt>
  4099e0:	add	x25, x25, #0x1
  4099e4:	cmp	x25, x24
  4099e8:	b.eq	409a70 <feof@plt+0x7ad0>  // b.none
  4099ec:	add	x26, x22, x25, lsl #4
  4099f0:	ldr	x0, [x26]
  4099f4:	cbz	x0, 4099e0 <feof@plt+0x7a40>
  4099f8:	mov	x27, x26
  4099fc:	ldr	x8, [x27, #8]!
  409a00:	cbz	x8, 4099dc <feof@plt+0x7a3c>
  409a04:	bl	40a704 <_ZdlPvm@@Base+0x298>
  409a08:	ldr	w10, [x20, #8]
  409a0c:	ldr	x9, [x20]
  409a10:	udiv	x8, x0, x10
  409a14:	msub	x8, x8, x10, x0
  409a18:	add	x11, x9, x8, lsl #4
  409a1c:	ldr	x12, [x11]
  409a20:	cbz	x12, 409a44 <feof@plt+0x7aa4>
  409a24:	ldr	x9, [x20]
  409a28:	cmp	w8, #0x0
  409a2c:	csel	w8, w10, w8, eq  // eq = none
  409a30:	sub	w8, w8, #0x1
  409a34:	add	x11, x9, w8, uxtw #4
  409a38:	ldr	x12, [x11]
  409a3c:	cbnz	x12, 409a28 <feof@plt+0x7a88>
  409a40:	mov	w8, w8
  409a44:	ldr	x10, [x26]
  409a48:	add	x8, x9, x8, lsl #4
  409a4c:	str	x10, [x11]
  409a50:	ldr	x10, [x27]
  409a54:	str	x10, [x8, #8]
  409a58:	b	4099e0 <feof@plt+0x7a40>
  409a5c:	add	x8, x22, x26, lsl #4
  409a60:	str	x19, [x8, #8]
  409a64:	b	409ae8 <feof@plt+0x7b48>
  409a68:	mov	x25, xzr
  409a6c:	b	409ae8 <feof@plt+0x7b48>
  409a70:	ldr	w8, [x20, #8]
  409a74:	ldr	x9, [x20]
  409a78:	udiv	x10, x23, x8
  409a7c:	msub	x26, x10, x8, x23
  409a80:	lsl	x10, x26, #4
  409a84:	ldr	x9, [x9, x10]
  409a88:	cbz	x9, 409aa8 <feof@plt+0x7b08>
  409a8c:	ldr	x9, [x20]
  409a90:	cmp	w26, #0x0
  409a94:	csel	w10, w8, w26, eq  // eq = none
  409a98:	sub	w26, w10, #0x1
  409a9c:	lsl	x10, x26, #4
  409aa0:	ldr	x10, [x9, x10]
  409aa4:	cbnz	x10, 409a90 <feof@plt+0x7af0>
  409aa8:	cbz	x22, 409ab4 <feof@plt+0x7b14>
  409aac:	mov	x0, x22
  409ab0:	bl	401de0 <_ZdaPv@plt>
  409ab4:	mov	x0, x21
  409ab8:	bl	401b40 <strlen@plt>
  409abc:	add	x0, x0, #0x1
  409ac0:	bl	401eb0 <malloc@plt>
  409ac4:	mov	x1, x21
  409ac8:	mov	x25, x0
  409acc:	bl	401c60 <strcpy@plt>
  409ad0:	ldr	x8, [x20]
  409ad4:	add	x8, x8, w26, uxtw #4
  409ad8:	stp	x0, x19, [x8]
  409adc:	ldr	w8, [x20, #12]
  409ae0:	add	w8, w8, #0x1
  409ae4:	str	w8, [x20, #12]
  409ae8:	mov	x0, x25
  409aec:	ldp	x20, x19, [sp, #80]
  409af0:	ldp	x22, x21, [sp, #64]
  409af4:	ldp	x24, x23, [sp, #48]
  409af8:	ldp	x26, x25, [sp, #32]
  409afc:	ldr	x27, [sp, #16]
  409b00:	ldp	x29, x30, [sp], #96
  409b04:	ret
  409b08:	stp	x29, x30, [sp, #-64]!
  409b0c:	str	x23, [sp, #16]
  409b10:	stp	x22, x21, [sp, #32]
  409b14:	stp	x20, x19, [sp, #48]
  409b18:	mov	x29, sp
  409b1c:	cmp	x1, #0x0
  409b20:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  409b24:	mov	x19, x1
  409b28:	mov	x20, x0
  409b2c:	cset	w0, ne  // ne = any
  409b30:	add	x2, x2, #0x1a7
  409b34:	mov	w1, #0x28                  	// #40
  409b38:	bl	4051f0 <feof@plt+0x3250>
  409b3c:	mov	x0, x19
  409b40:	bl	40a704 <_ZdlPvm@@Base+0x298>
  409b44:	ldr	w22, [x20, #8]
  409b48:	ldr	x23, [x20]
  409b4c:	udiv	x8, x0, x22
  409b50:	msub	x21, x8, x22, x0
  409b54:	lsl	x8, x21, #4
  409b58:	ldr	x0, [x23, x8]
  409b5c:	cbz	x0, 409b88 <feof@plt+0x7be8>
  409b60:	mov	x1, x19
  409b64:	bl	401e80 <strcmp@plt>
  409b68:	cbz	w0, 409b80 <feof@plt+0x7be0>
  409b6c:	ldr	x23, [x20]
  409b70:	cmp	w21, #0x0
  409b74:	csel	w8, w22, w21, eq  // eq = none
  409b78:	sub	w21, w8, #0x1
  409b7c:	b	409b54 <feof@plt+0x7bb4>
  409b80:	add	x8, x23, x21, lsl #4
  409b84:	ldr	x0, [x8, #8]
  409b88:	ldp	x20, x19, [sp, #48]
  409b8c:	ldp	x22, x21, [sp, #32]
  409b90:	ldr	x23, [sp, #16]
  409b94:	ldp	x29, x30, [sp], #64
  409b98:	ret
  409b9c:	stp	x29, x30, [sp, #-64]!
  409ba0:	stp	x24, x23, [sp, #16]
  409ba4:	stp	x22, x21, [sp, #32]
  409ba8:	stp	x20, x19, [sp, #48]
  409bac:	mov	x29, sp
  409bb0:	ldr	x21, [x1]
  409bb4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  409bb8:	mov	x20, x1
  409bbc:	mov	x19, x0
  409bc0:	cmp	x21, #0x0
  409bc4:	cset	w0, ne  // ne = any
  409bc8:	add	x2, x2, #0x1a7
  409bcc:	mov	w1, #0x28                  	// #40
  409bd0:	bl	4051f0 <feof@plt+0x3250>
  409bd4:	mov	x0, x21
  409bd8:	bl	40a704 <_ZdlPvm@@Base+0x298>
  409bdc:	ldr	w24, [x19, #8]
  409be0:	ldr	x8, [x19]
  409be4:	udiv	x9, x0, x24
  409be8:	msub	x23, x9, x24, x0
  409bec:	lsl	x9, x23, #4
  409bf0:	ldr	x22, [x8, x9]
  409bf4:	cbz	x22, 409c1c <feof@plt+0x7c7c>
  409bf8:	mov	x0, x22
  409bfc:	mov	x1, x21
  409c00:	bl	401e80 <strcmp@plt>
  409c04:	cbz	w0, 409c24 <feof@plt+0x7c84>
  409c08:	ldr	x8, [x19]
  409c0c:	cmp	w23, #0x0
  409c10:	csel	w9, w24, w23, eq  // eq = none
  409c14:	sub	w23, w9, #0x1
  409c18:	b	409bec <feof@plt+0x7c4c>
  409c1c:	mov	x0, xzr
  409c20:	b	409c34 <feof@plt+0x7c94>
  409c24:	str	x22, [x20]
  409c28:	ldr	x8, [x19]
  409c2c:	add	x8, x8, x23, lsl #4
  409c30:	ldr	x0, [x8, #8]
  409c34:	ldp	x20, x19, [sp, #48]
  409c38:	ldp	x22, x21, [sp, #32]
  409c3c:	ldp	x24, x23, [sp, #16]
  409c40:	ldp	x29, x30, [sp], #64
  409c44:	ret
  409c48:	str	x1, [x0]
  409c4c:	str	wzr, [x0, #8]
  409c50:	ret
  409c54:	ldr	x10, [x0]
  409c58:	ldr	w8, [x0, #8]
  409c5c:	ldr	w9, [x10, #8]
  409c60:	cmp	w8, w9
  409c64:	b.cs	409c8c <feof@plt+0x7cec>  // b.hs, b.nlast
  409c68:	ldr	x10, [x10]
  409c6c:	mov	w11, w8
  409c70:	lsl	x11, x11, #4
  409c74:	ldr	x11, [x10, x11]
  409c78:	cbnz	x11, 409c94 <feof@plt+0x7cf4>
  409c7c:	add	w8, w8, #0x1
  409c80:	cmp	w9, w8
  409c84:	str	w8, [x0, #8]
  409c88:	b.ne	409c6c <feof@plt+0x7ccc>  // b.any
  409c8c:	mov	w0, wzr
  409c90:	ret
  409c94:	str	x11, [x1]
  409c98:	add	x9, x10, w8, uxtw #4
  409c9c:	ldr	x9, [x9, #8]
  409ca0:	add	w8, w8, #0x1
  409ca4:	str	x9, [x2]
  409ca8:	str	w8, [x0, #8]
  409cac:	mov	w0, #0x1                   	// #1
  409cb0:	ret
  409cb4:	mov	w8, #0xffffffff            	// #-1
  409cb8:	str	w8, [x0]
  409cbc:	str	xzr, [x0, #8]
  409cc0:	ret
  409cc4:	stp	x29, x30, [sp, #-48]!
  409cc8:	str	x21, [sp, #16]
  409ccc:	stp	x20, x19, [sp, #32]
  409cd0:	mov	x29, sp
  409cd4:	mov	w8, #0x11                  	// #17
  409cd8:	mov	x19, x0
  409cdc:	str	w8, [x0, #8]
  409ce0:	mov	w0, #0x110                 	// #272
  409ce4:	bl	401aa0 <_Znam@plt>
  409ce8:	mov	x20, x0
  409cec:	mov	x21, xzr
  409cf0:	add	x0, x20, x21
  409cf4:	bl	409cb4 <feof@plt+0x7d14>
  409cf8:	add	x21, x21, #0x10
  409cfc:	cmp	x21, #0x110
  409d00:	b.ne	409cf0 <feof@plt+0x7d50>  // b.any
  409d04:	str	x20, [x19]
  409d08:	str	wzr, [x19, #12]
  409d0c:	ldp	x20, x19, [sp, #32]
  409d10:	ldr	x21, [sp, #16]
  409d14:	ldp	x29, x30, [sp], #48
  409d18:	ret
  409d1c:	stp	x29, x30, [sp, #-48]!
  409d20:	stp	x20, x19, [sp, #32]
  409d24:	mov	x19, x0
  409d28:	ldr	w8, [x0, #8]
  409d2c:	ldr	x0, [x0]
  409d30:	str	x21, [sp, #16]
  409d34:	mov	x29, sp
  409d38:	cbz	w8, 409d70 <feof@plt+0x7dd0>
  409d3c:	mov	x20, xzr
  409d40:	mov	w21, #0x8                   	// #8
  409d44:	b	409d60 <feof@plt+0x7dc0>
  409d48:	ldr	w8, [x19, #8]
  409d4c:	ldr	x0, [x19]
  409d50:	add	x20, x20, #0x1
  409d54:	add	x21, x21, #0x10
  409d58:	cmp	x20, x8
  409d5c:	b.cs	409d70 <feof@plt+0x7dd0>  // b.hs, b.nlast
  409d60:	ldr	x0, [x0, x21]
  409d64:	cbz	x0, 409d48 <feof@plt+0x7da8>
  409d68:	bl	401de0 <_ZdaPv@plt>
  409d6c:	b	409d48 <feof@plt+0x7da8>
  409d70:	cbz	x0, 409d78 <feof@plt+0x7dd8>
  409d74:	bl	401de0 <_ZdaPv@plt>
  409d78:	ldp	x20, x19, [sp, #32]
  409d7c:	ldr	x21, [sp, #16]
  409d80:	ldp	x29, x30, [sp], #48
  409d84:	ret
  409d88:	stp	x29, x30, [sp, #-80]!
  409d8c:	stp	x26, x25, [sp, #16]
  409d90:	stp	x24, x23, [sp, #32]
  409d94:	stp	x22, x21, [sp, #48]
  409d98:	stp	x20, x19, [sp, #64]
  409d9c:	mov	x29, sp
  409da0:	mov	x19, x2
  409da4:	mvn	w8, w1
  409da8:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  409dac:	mov	w21, w1
  409db0:	mov	x20, x0
  409db4:	lsr	w0, w8, #31
  409db8:	add	x2, x2, #0x1a7
  409dbc:	mov	w1, #0x2c                  	// #44
  409dc0:	bl	4051f0 <feof@plt+0x3250>
  409dc4:	ldr	w23, [x20, #8]
  409dc8:	ldr	x22, [x20]
  409dcc:	udiv	w8, w21, w23
  409dd0:	msub	w24, w8, w23, w21
  409dd4:	lsl	x8, x24, #4
  409dd8:	ldr	w8, [x22, x8]
  409ddc:	tbnz	w8, #31, 409dfc <feof@plt+0x7e5c>
  409de0:	cmp	w8, w21
  409de4:	b.eq	409ed4 <feof@plt+0x7f34>  // b.none
  409de8:	ldr	x22, [x20]
  409dec:	cmp	w24, #0x0
  409df0:	csel	w8, w23, w24, eq  // eq = none
  409df4:	sub	w24, w8, #0x1
  409df8:	b	409dd4 <feof@plt+0x7e34>
  409dfc:	cbz	x19, 409f54 <feof@plt+0x7fb4>
  409e00:	ldr	w8, [x20, #12]
  409e04:	add	w8, w8, w8, lsl #1
  409e08:	cmp	w8, w23, lsl #1
  409e0c:	b.cc	409f38 <feof@plt+0x7f98>  // b.lo, b.ul, b.last
  409e10:	mov	w0, w23
  409e14:	bl	40a774 <_ZdlPvm@@Base+0x308>
  409e18:	mov	w8, w0
  409e1c:	lsl	x24, x8, #4
  409e20:	mov	w26, w0
  409e24:	str	w0, [x20, #8]
  409e28:	mov	x0, x24
  409e2c:	bl	401aa0 <_Znam@plt>
  409e30:	mov	x25, x0
  409e34:	cbz	w26, 409e50 <feof@plt+0x7eb0>
  409e38:	mov	x26, x25
  409e3c:	mov	x0, x26
  409e40:	bl	409cb4 <feof@plt+0x7d14>
  409e44:	subs	x24, x24, #0x10
  409e48:	add	x26, x26, #0x10
  409e4c:	b.ne	409e3c <feof@plt+0x7e9c>  // b.any
  409e50:	str	x25, [x20]
  409e54:	cbz	w23, 409ef4 <feof@plt+0x7f54>
  409e58:	mov	x8, xzr
  409e5c:	b	409e7c <feof@plt+0x7edc>
  409e60:	str	w9, [x13]
  409e64:	ldr	x9, [x10]
  409e68:	add	x10, x12, x11, lsl #4
  409e6c:	str	x9, [x10, #8]
  409e70:	add	x8, x8, #0x1
  409e74:	cmp	x8, x23
  409e78:	b.eq	409ef4 <feof@plt+0x7f54>  // b.none
  409e7c:	lsl	x9, x8, #4
  409e80:	ldr	w9, [x22, x9]
  409e84:	tbnz	w9, #31, 409e70 <feof@plt+0x7ed0>
  409e88:	add	x10, x22, x8, lsl #4
  409e8c:	ldr	x11, [x10, #8]!
  409e90:	cbz	x11, 409e70 <feof@plt+0x7ed0>
  409e94:	ldr	w14, [x20, #8]
  409e98:	ldr	x12, [x20]
  409e9c:	udiv	w11, w9, w14
  409ea0:	msub	w11, w11, w14, w9
  409ea4:	add	x13, x12, w11, uxtw #4
  409ea8:	ldr	w15, [x13]
  409eac:	tbnz	w15, #31, 409e60 <feof@plt+0x7ec0>
  409eb0:	ldr	x12, [x20]
  409eb4:	cmp	w11, #0x0
  409eb8:	csel	w11, w14, w11, eq  // eq = none
  409ebc:	sub	w11, w11, #0x1
  409ec0:	add	x13, x12, w11, uxtw #4
  409ec4:	ldr	w15, [x13]
  409ec8:	tbz	w15, #31, 409eb4 <feof@plt+0x7f14>
  409ecc:	mov	w11, w11
  409ed0:	b	409e60 <feof@plt+0x7ec0>
  409ed4:	add	x8, x22, x24, lsl #4
  409ed8:	ldr	x0, [x8, #8]
  409edc:	cbz	x0, 409ee4 <feof@plt+0x7f44>
  409ee0:	bl	401de0 <_ZdaPv@plt>
  409ee4:	ldr	x8, [x20]
  409ee8:	add	x8, x8, x24, lsl #4
  409eec:	str	x19, [x8, #8]
  409ef0:	b	409f54 <feof@plt+0x7fb4>
  409ef4:	ldr	w8, [x20, #8]
  409ef8:	ldr	x9, [x20]
  409efc:	udiv	w10, w21, w8
  409f00:	msub	w24, w10, w8, w21
  409f04:	lsl	x10, x24, #4
  409f08:	ldr	w9, [x9, x10]
  409f0c:	tbnz	w9, #31, 409f2c <feof@plt+0x7f8c>
  409f10:	ldr	x9, [x20]
  409f14:	cmp	w24, #0x0
  409f18:	csel	w10, w8, w24, eq  // eq = none
  409f1c:	sub	w24, w10, #0x1
  409f20:	lsl	x10, x24, #4
  409f24:	ldr	w10, [x9, x10]
  409f28:	tbz	w10, #31, 409f14 <feof@plt+0x7f74>
  409f2c:	cbz	x22, 409f38 <feof@plt+0x7f98>
  409f30:	mov	x0, x22
  409f34:	bl	401de0 <_ZdaPv@plt>
  409f38:	ldr	x8, [x20]
  409f3c:	add	x8, x8, w24, uxtw #4
  409f40:	str	w21, [x8]
  409f44:	str	x19, [x8, #8]
  409f48:	ldr	w8, [x20, #12]
  409f4c:	add	w8, w8, #0x1
  409f50:	str	w8, [x20, #12]
  409f54:	ldp	x20, x19, [sp, #64]
  409f58:	ldp	x22, x21, [sp, #48]
  409f5c:	ldp	x24, x23, [sp, #32]
  409f60:	ldp	x26, x25, [sp, #16]
  409f64:	ldp	x29, x30, [sp], #80
  409f68:	ret
  409f6c:	stp	x29, x30, [sp, #-32]!
  409f70:	stp	x20, x19, [sp, #16]
  409f74:	mov	x29, sp
  409f78:	mvn	w8, w1
  409f7c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  409f80:	mov	w19, w1
  409f84:	mov	x20, x0
  409f88:	lsr	w0, w8, #31
  409f8c:	add	x2, x2, #0x1a7
  409f90:	mov	w1, #0x2c                  	// #44
  409f94:	bl	4051f0 <feof@plt+0x3250>
  409f98:	ldr	w9, [x20, #8]
  409f9c:	ldr	x10, [x20]
  409fa0:	udiv	w8, w19, w9
  409fa4:	msub	w8, w8, w9, w19
  409fa8:	lsl	x11, x8, #4
  409fac:	ldr	w11, [x10, x11]
  409fb0:	tbnz	w11, #31, 409fd0 <feof@plt+0x8030>
  409fb4:	cmp	w11, w19
  409fb8:	b.eq	409fd8 <feof@plt+0x8038>  // b.none
  409fbc:	ldr	x10, [x20]
  409fc0:	cmp	w8, #0x0
  409fc4:	csel	w8, w9, w8, eq  // eq = none
  409fc8:	sub	w8, w8, #0x1
  409fcc:	b	409fa8 <feof@plt+0x8008>
  409fd0:	mov	x0, xzr
  409fd4:	b	409fe0 <feof@plt+0x8040>
  409fd8:	add	x8, x10, x8, lsl #4
  409fdc:	ldr	x0, [x8, #8]
  409fe0:	ldp	x20, x19, [sp, #16]
  409fe4:	ldp	x29, x30, [sp], #32
  409fe8:	ret
  409fec:	str	x1, [x0]
  409ff0:	str	wzr, [x0, #8]
  409ff4:	ret
  409ff8:	ldr	x8, [x0]
  409ffc:	ldr	w10, [x0, #8]
  40a000:	ldr	w9, [x8, #8]
  40a004:	cmp	w10, w9
  40a008:	b.cs	40a030 <feof@plt+0x8090>  // b.hs, b.nlast
  40a00c:	ldr	x8, [x8]
  40a010:	mov	w11, w10
  40a014:	lsl	x11, x11, #4
  40a018:	ldr	w11, [x8, x11]
  40a01c:	tbz	w11, #31, 40a038 <feof@plt+0x8098>
  40a020:	add	w10, w10, #0x1
  40a024:	cmp	w9, w10
  40a028:	str	w10, [x0, #8]
  40a02c:	b.ne	40a010 <feof@plt+0x8070>  // b.any
  40a030:	mov	w0, wzr
  40a034:	ret
  40a038:	str	w11, [x1]
  40a03c:	ldr	w9, [x0, #8]
  40a040:	add	x8, x8, x9, lsl #4
  40a044:	ldr	x8, [x8, #8]
  40a048:	add	w9, w9, #0x1
  40a04c:	str	x8, [x2]
  40a050:	str	w9, [x0, #8]
  40a054:	mov	w0, #0x1                   	// #1
  40a058:	ret
  40a05c:	stp	x29, x30, [sp, #-32]!
  40a060:	stp	x20, x19, [sp, #16]
  40a064:	mov	x29, sp
  40a068:	mov	x20, x0
  40a06c:	str	wzr, [x20], #8
  40a070:	mov	x19, x0
  40a074:	mov	x0, x20
  40a078:	bl	409838 <feof@plt+0x7898>
  40a07c:	add	x0, x19, #0x818
  40a080:	bl	409cc4 <feof@plt+0x7d24>
  40a084:	add	x0, x19, #0x18
  40a088:	mov	w2, #0x800                 	// #2048
  40a08c:	mov	w1, wzr
  40a090:	bl	401bf0 <memset@plt>
  40a094:	add	x0, x19, #0x828
  40a098:	mov	w2, #0x800                 	// #2048
  40a09c:	mov	w1, wzr
  40a0a0:	bl	401bf0 <memset@plt>
  40a0a4:	ldp	x20, x19, [sp, #16]
  40a0a8:	ldp	x29, x30, [sp], #32
  40a0ac:	ret
  40a0b0:	mov	x19, x0
  40a0b4:	mov	x0, x20
  40a0b8:	bl	409890 <feof@plt+0x78f0>
  40a0bc:	mov	x0, x19
  40a0c0:	bl	401f50 <_Unwind_Resume@plt>
  40a0c4:	stp	x29, x30, [sp, #-32]!
  40a0c8:	str	x19, [sp, #16]
  40a0cc:	mov	x19, x0
  40a0d0:	add	x0, x0, #0x818
  40a0d4:	mov	x29, sp
  40a0d8:	bl	409d1c <feof@plt+0x7d7c>
  40a0dc:	add	x0, x19, #0x8
  40a0e0:	bl	409890 <feof@plt+0x78f0>
  40a0e4:	ldr	x19, [sp, #16]
  40a0e8:	ldp	x29, x30, [sp], #32
  40a0ec:	ret
  40a0f0:	stp	x29, x30, [sp, #-48]!
  40a0f4:	str	x21, [sp, #16]
  40a0f8:	stp	x20, x19, [sp, #32]
  40a0fc:	mov	x29, sp
  40a100:	add	x21, x0, w1, uxtb #3
  40a104:	ldr	x8, [x21, #24]!
  40a108:	cbnz	x8, 40a168 <feof@plt+0x81c8>
  40a10c:	mov	w8, #0x6863                	// #26723
  40a110:	mov	x19, x0
  40a114:	movk	w8, #0x7261, lsl #16
  40a118:	add	x9, x29, #0x18
  40a11c:	and	w0, w1, #0xff
  40a120:	str	w8, [x29, #24]
  40a124:	add	x20, x9, #0x4
  40a128:	bl	409758 <feof@plt+0x77b8>
  40a12c:	mov	x1, x0
  40a130:	mov	x0, x20
  40a134:	bl	401c60 <strcpy@plt>
  40a138:	mov	w0, #0x10                  	// #16
  40a13c:	bl	40a3d0 <_Znwm@@Base>
  40a140:	ldr	w8, [x19]
  40a144:	mov	w9, #0xffffffff            	// #-1
  40a148:	mov	x20, x0
  40a14c:	add	w10, w8, #0x1
  40a150:	str	w10, [x19]
  40a154:	stp	w8, w9, [x0]
  40a158:	add	x0, x29, #0x18
  40a15c:	bl	40b99c <_ZdlPvm@@Base+0x1530>
  40a160:	str	x0, [x20, #8]
  40a164:	str	x20, [x21]
  40a168:	ldr	x0, [x21]
  40a16c:	ldp	x20, x19, [sp, #32]
  40a170:	ldr	x21, [sp, #16]
  40a174:	ldp	x29, x30, [sp], #48
  40a178:	ret
  40a17c:	stp	x29, x30, [sp, #-16]!
  40a180:	mov	x29, sp
  40a184:	mov	w1, w0
  40a188:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x108>
  40a18c:	add	x0, x0, #0xe0
  40a190:	bl	40a218 <feof@plt+0x8278>
  40a194:	ldp	x29, x30, [sp], #16
  40a198:	ret
  40a19c:	stp	x29, x30, [sp, #-32]!
  40a1a0:	str	x19, [sp, #16]
  40a1a4:	mov	x29, sp
  40a1a8:	mov	x19, x0
  40a1ac:	cbz	x0, 40a1c8 <feof@plt+0x8228>
  40a1b0:	ldrb	w8, [x19]
  40a1b4:	cbz	w8, 40a1c4 <feof@plt+0x8224>
  40a1b8:	cmp	w8, #0x20
  40a1bc:	cset	w0, ne  // ne = any
  40a1c0:	b	40a1c8 <feof@plt+0x8228>
  40a1c4:	mov	w0, wzr
  40a1c8:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a1cc:	add	x2, x2, #0x1a7
  40a1d0:	mov	w1, #0x96                  	// #150
  40a1d4:	bl	4051f0 <feof@plt+0x3250>
  40a1d8:	ldrb	w8, [x19, #1]
  40a1dc:	cbz	w8, 40a1f4 <feof@plt+0x8254>
  40a1e0:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x108>
  40a1e4:	add	x0, x0, #0xe0
  40a1e8:	mov	x1, x19
  40a1ec:	bl	40a2cc <feof@plt+0x832c>
  40a1f0:	b	40a204 <feof@plt+0x8264>
  40a1f4:	ldrb	w1, [x19]
  40a1f8:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x108>
  40a1fc:	add	x0, x0, #0xe0
  40a200:	bl	40a0f0 <feof@plt+0x8150>
  40a204:	ldr	x19, [sp, #16]
  40a208:	ldp	x29, x30, [sp], #32
  40a20c:	ret
  40a210:	ldr	x0, [x0, #8]
  40a214:	ret
  40a218:	stp	x29, x30, [sp, #-48]!
  40a21c:	stp	x22, x21, [sp, #16]
  40a220:	stp	x20, x19, [sp, #32]
  40a224:	mov	x29, sp
  40a228:	mov	w19, w1
  40a22c:	cmp	w1, #0xff
  40a230:	mov	x20, x0
  40a234:	b.hi	40a270 <feof@plt+0x82d0>  // b.pmore
  40a238:	add	x8, x20, w19, sxtw #3
  40a23c:	ldr	x9, [x8, #2088]
  40a240:	add	x21, x8, #0x828
  40a244:	cbnz	x9, 40a268 <feof@plt+0x82c8>
  40a248:	mov	w0, #0x10                  	// #16
  40a24c:	bl	40a3d0 <_Znwm@@Base>
  40a250:	ldr	w8, [x20]
  40a254:	add	w9, w8, #0x1
  40a258:	str	w9, [x20]
  40a25c:	stp	w8, w19, [x0]
  40a260:	str	xzr, [x0, #8]
  40a264:	str	x0, [x21]
  40a268:	ldr	x21, [x21]
  40a26c:	b	40a2b8 <feof@plt+0x8318>
  40a270:	add	x22, x20, #0x818
  40a274:	mov	x0, x22
  40a278:	mov	w1, w19
  40a27c:	bl	409f6c <feof@plt+0x7fcc>
  40a280:	mov	x21, x0
  40a284:	cbnz	x0, 40a2b8 <feof@plt+0x8318>
  40a288:	mov	w0, #0x10                  	// #16
  40a28c:	bl	401aa0 <_Znam@plt>
  40a290:	ldr	w8, [x20]
  40a294:	mov	x21, x0
  40a298:	mov	w1, w19
  40a29c:	mov	x2, x21
  40a2a0:	add	w9, w8, #0x1
  40a2a4:	str	w9, [x20]
  40a2a8:	stp	w8, w19, [x0]
  40a2ac:	str	xzr, [x0, #8]
  40a2b0:	mov	x0, x22
  40a2b4:	bl	409d88 <feof@plt+0x7de8>
  40a2b8:	mov	x0, x21
  40a2bc:	ldp	x20, x19, [sp, #32]
  40a2c0:	ldp	x22, x21, [sp, #16]
  40a2c4:	ldp	x29, x30, [sp], #48
  40a2c8:	ret
  40a2cc:	sub	sp, sp, #0x40
  40a2d0:	stp	x29, x30, [sp, #16]
  40a2d4:	str	x21, [sp, #32]
  40a2d8:	stp	x20, x19, [sp, #48]
  40a2dc:	add	x29, sp, #0x10
  40a2e0:	str	x1, [x29, #24]
  40a2e4:	ldrb	w8, [x1]
  40a2e8:	mov	x19, x0
  40a2ec:	cmp	w8, #0x63
  40a2f0:	b.ne	40a36c <feof@plt+0x83cc>  // b.any
  40a2f4:	ldrb	w8, [x1, #1]
  40a2f8:	cmp	w8, #0x68
  40a2fc:	b.ne	40a36c <feof@plt+0x83cc>  // b.any
  40a300:	ldrb	w8, [x1, #2]
  40a304:	cmp	w8, #0x61
  40a308:	b.ne	40a36c <feof@plt+0x83cc>  // b.any
  40a30c:	ldrb	w8, [x1, #3]
  40a310:	cmp	w8, #0x72
  40a314:	b.ne	40a36c <feof@plt+0x83cc>  // b.any
  40a318:	add	x20, x1, #0x4
  40a31c:	add	x1, sp, #0x8
  40a320:	mov	w2, #0xa                   	// #10
  40a324:	mov	x0, x20
  40a328:	bl	401bd0 <strtol@plt>
  40a32c:	ldr	x9, [sp, #8]
  40a330:	cmp	x9, x20
  40a334:	b.eq	40a364 <feof@plt+0x83c4>  // b.none
  40a338:	mov	x1, x0
  40a33c:	cmp	x0, #0xff
  40a340:	mov	w8, #0x1                   	// #1
  40a344:	b.hi	40a368 <feof@plt+0x83c8>  // b.pmore
  40a348:	ldrb	w9, [x9]
  40a34c:	cbnz	w9, 40a368 <feof@plt+0x83c8>
  40a350:	mov	x0, x19
  40a354:	bl	40a0f0 <feof@plt+0x8150>
  40a358:	mov	x20, x0
  40a35c:	mov	w8, wzr
  40a360:	b	40a368 <feof@plt+0x83c8>
  40a364:	mov	w8, #0x1                   	// #1
  40a368:	cbz	w8, 40a3b8 <feof@plt+0x8418>
  40a36c:	add	x21, x19, #0x8
  40a370:	add	x1, x29, #0x18
  40a374:	mov	x0, x21
  40a378:	bl	409b9c <feof@plt+0x7bfc>
  40a37c:	mov	x20, x0
  40a380:	cbnz	x0, 40a3b8 <feof@plt+0x8418>
  40a384:	mov	w0, #0x10                  	// #16
  40a388:	bl	401aa0 <_Znam@plt>
  40a38c:	ldr	w8, [x19]
  40a390:	mov	x20, x0
  40a394:	mov	x2, x20
  40a398:	add	w9, w8, #0x1
  40a39c:	str	w9, [x19]
  40a3a0:	ldr	x1, [x29, #24]
  40a3a4:	mov	w9, #0xffffffff            	// #-1
  40a3a8:	stp	w8, w9, [x0]
  40a3ac:	mov	x0, x21
  40a3b0:	bl	4098f0 <feof@plt+0x7950>
  40a3b4:	str	x0, [x20, #8]
  40a3b8:	mov	x0, x20
  40a3bc:	ldp	x20, x19, [sp, #48]
  40a3c0:	ldr	x21, [sp, #32]
  40a3c4:	ldp	x29, x30, [sp, #16]
  40a3c8:	add	sp, sp, #0x40
  40a3cc:	ret

000000000040a3d0 <_Znwm@@Base>:
  40a3d0:	stp	x29, x30, [sp, #-16]!
  40a3d4:	mov	x29, sp
  40a3d8:	and	x8, x0, #0xffffffff
  40a3dc:	cmp	x0, #0x0
  40a3e0:	csinc	x0, x8, xzr, ne  // ne = any
  40a3e4:	bl	401eb0 <malloc@plt>
  40a3e8:	cbz	x0, 40a3f4 <_Znwm@@Base+0x24>
  40a3ec:	ldp	x29, x30, [sp], #16
  40a3f0:	ret
  40a3f4:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40a3f8:	ldr	x0, [x8, #1256]
  40a3fc:	cbz	x0, 40a410 <_Znwm@@Base+0x40>
  40a400:	bl	40a424 <_Znwm@@Base+0x54>
  40a404:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a408:	add	x0, x0, #0x363
  40a40c:	bl	40a424 <_Znwm@@Base+0x54>
  40a410:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a414:	add	x0, x0, #0x1c9
  40a418:	bl	40a424 <_Znwm@@Base+0x54>
  40a41c:	mov	w0, #0xffffffff            	// #-1
  40a420:	bl	401c30 <_exit@plt>
  40a424:	stp	x29, x30, [sp, #-32]!
  40a428:	str	x19, [sp, #16]
  40a42c:	mov	x29, sp
  40a430:	mov	x19, x0
  40a434:	bl	401b40 <strlen@plt>
  40a438:	mov	x2, x0
  40a43c:	mov	w0, #0x2                   	// #2
  40a440:	mov	x1, x19
  40a444:	bl	401ea0 <write@plt>
  40a448:	ldr	x19, [sp, #16]
  40a44c:	ldp	x29, x30, [sp], #32
  40a450:	ret

000000000040a454 <_ZdlPv@@Base>:
  40a454:	cbz	x0, 40a468 <_ZdlPv@@Base+0x14>
  40a458:	stp	x29, x30, [sp, #-16]!
  40a45c:	mov	x29, sp
  40a460:	bl	401be0 <free@plt>
  40a464:	ldp	x29, x30, [sp], #16
  40a468:	ret

000000000040a46c <_ZdlPvm@@Base>:
  40a46c:	cbz	x0, 40a480 <_ZdlPvm@@Base+0x14>
  40a470:	stp	x29, x30, [sp, #-16]!
  40a474:	mov	x29, sp
  40a478:	bl	401be0 <free@plt>
  40a47c:	ldp	x29, x30, [sp], #16
  40a480:	ret
  40a484:	str	d10, [sp, #-48]!
  40a488:	stp	d9, d8, [sp, #16]
  40a48c:	stp	x29, x30, [sp, #32]
  40a490:	mov	x29, sp
  40a494:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40a498:	ldr	w9, [x8, #1248]
  40a49c:	cbnz	w9, 40a5f0 <_ZdlPvm@@Base+0x184>
  40a4a0:	mov	w9, #0x1                   	// #1
  40a4a4:	mov	w0, #0x61                  	// #97
  40a4a8:	mov	w2, #0x4a5                 	// #1189
  40a4ac:	mov	w3, #0x349                 	// #841
  40a4b0:	mov	w1, wzr
  40a4b4:	str	w9, [x8, #1248]
  40a4b8:	bl	40a600 <_ZdlPvm@@Base+0x194>
  40a4bc:	mov	w0, #0x62                  	// #98
  40a4c0:	mov	w1, #0x8                   	// #8
  40a4c4:	mov	w2, #0x586                 	// #1414
  40a4c8:	mov	w3, #0x3e8                 	// #1000
  40a4cc:	bl	40a600 <_ZdlPvm@@Base+0x194>
  40a4d0:	mov	w0, #0x63                  	// #99
  40a4d4:	mov	w1, #0x10                  	// #16
  40a4d8:	mov	w2, #0x511                 	// #1297
  40a4dc:	mov	w3, #0x395                 	// #917
  40a4e0:	bl	40a600 <_ZdlPvm@@Base+0x194>
  40a4e4:	mov	w0, #0x64                  	// #100
  40a4e8:	mov	w1, #0x18                  	// #24
  40a4ec:	mov	w2, #0x442                 	// #1090
  40a4f0:	mov	w3, #0x303                 	// #771
  40a4f4:	bl	40a600 <_ZdlPvm@@Base+0x194>
  40a4f8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1b94>
  40a4fc:	fmov	d8, #1.100000000000000000e+01
  40a500:	fmov	d9, #8.500000000000000000e+00
  40a504:	add	x0, x0, #0x684
  40a508:	mov	w1, #0x20                  	// #32
  40a50c:	mov	v0.16b, v8.16b
  40a510:	mov	v1.16b, v9.16b
  40a514:	bl	40a6a8 <_ZdlPvm@@Base+0x23c>
  40a518:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a51c:	add	x0, x0, #0x1e8
  40a520:	fmov	d0, #1.400000000000000000e+01
  40a524:	mov	w1, #0x21                  	// #33
  40a528:	mov	v1.16b, v9.16b
  40a52c:	bl	40a6a8 <_ZdlPvm@@Base+0x23c>
  40a530:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a534:	fmov	d10, #1.700000000000000000e+01
  40a538:	add	x0, x0, #0x1ee
  40a53c:	mov	w1, #0x22                  	// #34
  40a540:	mov	v0.16b, v10.16b
  40a544:	mov	v1.16b, v8.16b
  40a548:	bl	40a6a8 <_ZdlPvm@@Base+0x23c>
  40a54c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a550:	add	x0, x0, #0x1f6
  40a554:	mov	w1, #0x23                  	// #35
  40a558:	mov	v0.16b, v8.16b
  40a55c:	mov	v1.16b, v10.16b
  40a560:	bl	40a6a8 <_ZdlPvm@@Base+0x23c>
  40a564:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a568:	add	x0, x0, #0x1fd
  40a56c:	fmov	d1, #5.500000000000000000e+00
  40a570:	mov	w1, #0x24                  	// #36
  40a574:	mov	v0.16b, v9.16b
  40a578:	bl	40a6a8 <_ZdlPvm@@Base+0x23c>
  40a57c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a580:	fmov	d8, #7.500000000000000000e+00
  40a584:	add	x0, x0, #0x207
  40a588:	fmov	d0, #1.000000000000000000e+01
  40a58c:	mov	w1, #0x25                  	// #37
  40a590:	mov	v1.16b, v8.16b
  40a594:	bl	40a6a8 <_ZdlPvm@@Base+0x23c>
  40a598:	mov	x8, #0x800000000000        	// #140737488355328
  40a59c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a5a0:	movk	x8, #0x4010, lsl #48
  40a5a4:	add	x0, x0, #0x211
  40a5a8:	fmov	d0, #9.500000000000000000e+00
  40a5ac:	mov	w1, #0x26                  	// #38
  40a5b0:	fmov	d1, x8
  40a5b4:	bl	40a6a8 <_ZdlPvm@@Base+0x23c>
  40a5b8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a5bc:	add	x0, x0, #0x217
  40a5c0:	fmov	d1, #3.875000000000000000e+00
  40a5c4:	mov	w1, #0x27                  	// #39
  40a5c8:	mov	v0.16b, v8.16b
  40a5cc:	bl	40a6a8 <_ZdlPvm@@Base+0x23c>
  40a5d0:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a5d4:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a5d8:	ldr	d0, [x8, #472]
  40a5dc:	ldr	d1, [x9, #480]
  40a5e0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a5e4:	add	x0, x0, #0x21f
  40a5e8:	mov	w1, #0x28                  	// #40
  40a5ec:	bl	40a6a8 <_ZdlPvm@@Base+0x23c>
  40a5f0:	ldp	x29, x30, [sp, #32]
  40a5f4:	ldp	d9, d8, [sp, #16]
  40a5f8:	ldr	d10, [sp], #48
  40a5fc:	ret
  40a600:	stp	x29, x30, [sp, #-64]!
  40a604:	stp	x24, x23, [sp, #16]
  40a608:	stp	x22, x21, [sp, #32]
  40a60c:	stp	x20, x19, [sp, #48]
  40a610:	mov	x29, sp
  40a614:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40a618:	add	x8, x8, #0x108
  40a61c:	mov	w9, #0x18                  	// #24
  40a620:	smaddl	x8, w1, w9, x8
  40a624:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40a628:	mov	w20, w3
  40a62c:	mov	w21, w2
  40a630:	mov	w19, w0
  40a634:	mov	x22, xzr
  40a638:	add	x23, x8, #0x10
  40a63c:	movk	x24, #0x4039, lsl #48
  40a640:	mov	w0, #0x3                   	// #3
  40a644:	bl	401aa0 <_Znam@plt>
  40a648:	scvtf	d0, w21
  40a64c:	fmov	d1, x24
  40a650:	scvtf	d2, w20
  40a654:	add	w8, w22, #0x30
  40a658:	cmp	w21, #0x0
  40a65c:	fdiv	d0, d0, d1
  40a660:	fdiv	d1, d2, d1
  40a664:	add	x22, x22, #0x1
  40a668:	strb	w8, [x0, #1]
  40a66c:	cinc	w8, w21, lt  // lt = tstop
  40a670:	stur	x0, [x23, #-16]
  40a674:	mov	w21, w20
  40a678:	stp	d0, d1, [x23, #-8]
  40a67c:	asr	w20, w8, #1
  40a680:	cmp	x22, #0x8
  40a684:	add	x23, x23, #0x18
  40a688:	strb	w19, [x0]
  40a68c:	strb	wzr, [x0, #2]
  40a690:	b.ne	40a640 <_ZdlPvm@@Base+0x1d4>  // b.any
  40a694:	ldp	x20, x19, [sp, #48]
  40a698:	ldp	x22, x21, [sp, #32]
  40a69c:	ldp	x24, x23, [sp, #16]
  40a6a0:	ldp	x29, x30, [sp], #64
  40a6a4:	ret
  40a6a8:	stp	d9, d8, [sp, #-48]!
  40a6ac:	stp	x29, x30, [sp, #16]
  40a6b0:	stp	x20, x19, [sp, #32]
  40a6b4:	mov	x29, sp
  40a6b8:	mov	v8.16b, v1.16b
  40a6bc:	mov	v9.16b, v0.16b
  40a6c0:	mov	w19, w1
  40a6c4:	mov	x20, x0
  40a6c8:	bl	401b40 <strlen@plt>
  40a6cc:	add	x0, x0, #0x1
  40a6d0:	bl	401aa0 <_Znam@plt>
  40a6d4:	mov	x1, x20
  40a6d8:	bl	401c60 <strcpy@plt>
  40a6dc:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40a6e0:	add	x8, x8, #0x108
  40a6e4:	mov	w9, #0x18                  	// #24
  40a6e8:	smaddl	x8, w19, w9, x8
  40a6ec:	ldp	x20, x19, [sp, #32]
  40a6f0:	ldp	x29, x30, [sp, #16]
  40a6f4:	str	x0, [x8]
  40a6f8:	stp	d9, d8, [x8, #8]
  40a6fc:	ldp	d9, d8, [sp], #48
  40a700:	ret
  40a704:	stp	x29, x30, [sp, #-32]!
  40a708:	str	x19, [sp, #16]
  40a70c:	mov	x29, sp
  40a710:	cmp	x0, #0x0
  40a714:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a718:	mov	x19, x0
  40a71c:	cset	w0, ne  // ne = any
  40a720:	add	x2, x2, #0x222
  40a724:	mov	w1, #0x1b                  	// #27
  40a728:	bl	4051f0 <feof@plt+0x3250>
  40a72c:	ldrb	w9, [x19]
  40a730:	cbz	w9, 40a764 <_ZdlPvm@@Base+0x2f8>
  40a734:	mov	x0, xzr
  40a738:	add	x8, x19, #0x1
  40a73c:	lsl	x10, x0, #4
  40a740:	add	x10, x10, w9, uxtb
  40a744:	ldrb	w9, [x8], #1
  40a748:	and	x11, x10, #0xf0000000
  40a74c:	and	x12, x10, #0xffffffff0fffffff
  40a750:	eor	x11, x12, x11, lsr #24
  40a754:	tst	x10, #0xf0000000
  40a758:	csel	x0, x10, x11, eq  // eq = none
  40a75c:	cbnz	w9, 40a73c <_ZdlPvm@@Base+0x2d0>
  40a760:	b	40a768 <_ZdlPvm@@Base+0x2fc>
  40a764:	mov	x0, xzr
  40a768:	ldr	x19, [sp, #16]
  40a76c:	ldp	x29, x30, [sp], #32
  40a770:	ret
  40a774:	stp	x29, x30, [sp, #-48]!
  40a778:	stp	x22, x21, [sp, #16]
  40a77c:	stp	x20, x19, [sp, #32]
  40a780:	mov	x29, sp
  40a784:	cmp	w0, #0x65
  40a788:	b.cs	40a7a0 <_ZdlPvm@@Base+0x334>  // b.hs, b.nlast
  40a78c:	mov	w0, #0x65                  	// #101
  40a790:	ldp	x20, x19, [sp, #32]
  40a794:	ldp	x22, x21, [sp, #16]
  40a798:	ldp	x29, x30, [sp], #48
  40a79c:	ret
  40a7a0:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a7a4:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a7a8:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a7ac:	mov	w19, w0
  40a7b0:	mov	w0, #0x65                  	// #101
  40a7b4:	add	x22, x22, #0x258
  40a7b8:	add	x20, x20, #0x23f
  40a7bc:	add	x21, x21, #0xfc8
  40a7c0:	b	40a7d0 <_ZdlPvm@@Base+0x364>
  40a7c4:	ldr	w0, [x22], #4
  40a7c8:	cmp	w0, w19
  40a7cc:	b.hi	40a790 <_ZdlPvm@@Base+0x324>  // b.pmore
  40a7d0:	cbnz	w0, 40a7c4 <_ZdlPvm@@Base+0x358>
  40a7d4:	mov	x0, x20
  40a7d8:	mov	x1, x21
  40a7dc:	mov	x2, x21
  40a7e0:	mov	x3, x21
  40a7e4:	bl	4052a8 <feof@plt+0x3308>
  40a7e8:	b	40a7c4 <_ZdlPvm@@Base+0x358>
  40a7ec:	stp	x29, x30, [sp, #-80]!
  40a7f0:	str	x25, [sp, #16]
  40a7f4:	stp	x24, x23, [sp, #32]
  40a7f8:	stp	x22, x21, [sp, #48]
  40a7fc:	stp	x20, x19, [sp, #64]
  40a800:	mov	x29, sp
  40a804:	mov	w22, w4
  40a808:	mov	x20, x2
  40a80c:	mov	x23, x1
  40a810:	mov	x19, x0
  40a814:	cbz	w3, 40a97c <_ZdlPvm@@Base+0x510>
  40a818:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40a81c:	add	x0, x0, #0x2ac
  40a820:	bl	401ef0 <getenv@plt>
  40a824:	mov	x21, x0
  40a828:	cbz	x23, 40a838 <_ZdlPvm@@Base+0x3cc>
  40a82c:	mov	x0, x23
  40a830:	bl	401ef0 <getenv@plt>
  40a834:	mov	x23, x0
  40a838:	cbz	x23, 40a858 <_ZdlPvm@@Base+0x3ec>
  40a83c:	ldrb	w8, [x23]
  40a840:	cbz	w8, 40a858 <_ZdlPvm@@Base+0x3ec>
  40a844:	mov	x0, x23
  40a848:	bl	401b40 <strlen@plt>
  40a84c:	add	x24, x0, #0x1
  40a850:	cbnz	x21, 40a860 <_ZdlPvm@@Base+0x3f4>
  40a854:	b	40a87c <_ZdlPvm@@Base+0x410>
  40a858:	mov	x24, xzr
  40a85c:	cbz	x21, 40a87c <_ZdlPvm@@Base+0x410>
  40a860:	ldrb	w8, [x21]
  40a864:	cbz	w8, 40a87c <_ZdlPvm@@Base+0x410>
  40a868:	mov	x0, x21
  40a86c:	bl	401b40 <strlen@plt>
  40a870:	add	x25, x0, #0x1
  40a874:	cbnz	x20, 40a884 <_ZdlPvm@@Base+0x418>
  40a878:	b	40a898 <_ZdlPvm@@Base+0x42c>
  40a87c:	mov	x25, xzr
  40a880:	cbz	x20, 40a898 <_ZdlPvm@@Base+0x42c>
  40a884:	ldrb	w8, [x20]
  40a888:	cbz	w8, 40a898 <_ZdlPvm@@Base+0x42c>
  40a88c:	mov	x0, x20
  40a890:	bl	401b40 <strlen@plt>
  40a894:	b	40a89c <_ZdlPvm@@Base+0x430>
  40a898:	mov	x0, xzr
  40a89c:	cmp	w22, #0x0
  40a8a0:	mov	w8, #0x3                   	// #3
  40a8a4:	csinc	x8, x8, xzr, ne  // ne = any
  40a8a8:	add	x8, x8, x24
  40a8ac:	add	x8, x8, x25
  40a8b0:	add	x0, x8, x0
  40a8b4:	bl	401aa0 <_Znam@plt>
  40a8b8:	str	x0, [x19]
  40a8bc:	strb	wzr, [x0]
  40a8c0:	cbz	x23, 40a8e8 <_ZdlPvm@@Base+0x47c>
  40a8c4:	ldrb	w8, [x23]
  40a8c8:	cbz	w8, 40a8e8 <_ZdlPvm@@Base+0x47c>
  40a8cc:	mov	x1, x23
  40a8d0:	bl	401f80 <strcat@plt>
  40a8d4:	ldr	x23, [x19]
  40a8d8:	mov	x0, x23
  40a8dc:	bl	401b40 <strlen@plt>
  40a8e0:	mov	w8, #0x3a                  	// #58
  40a8e4:	strh	w8, [x23, x0]
  40a8e8:	cbz	w22, 40a914 <_ZdlPvm@@Base+0x4a8>
  40a8ec:	ldr	x22, [x19]
  40a8f0:	mov	x0, x22
  40a8f4:	bl	401b40 <strlen@plt>
  40a8f8:	mov	w8, #0x2e                  	// #46
  40a8fc:	strh	w8, [x22, x0]
  40a900:	ldr	x22, [x19]
  40a904:	mov	x0, x22
  40a908:	bl	401b40 <strlen@plt>
  40a90c:	mov	w8, #0x3a                  	// #58
  40a910:	strh	w8, [x22, x0]
  40a914:	cbz	x21, 40a940 <_ZdlPvm@@Base+0x4d4>
  40a918:	ldrb	w8, [x21]
  40a91c:	cbz	w8, 40a940 <_ZdlPvm@@Base+0x4d4>
  40a920:	ldr	x0, [x19]
  40a924:	mov	x1, x21
  40a928:	bl	401f80 <strcat@plt>
  40a92c:	ldr	x21, [x19]
  40a930:	mov	x0, x21
  40a934:	bl	401b40 <strlen@plt>
  40a938:	mov	w8, #0x3a                  	// #58
  40a93c:	strh	w8, [x21, x0]
  40a940:	cbz	x20, 40a958 <_ZdlPvm@@Base+0x4ec>
  40a944:	ldrb	w8, [x20]
  40a948:	cbz	w8, 40a958 <_ZdlPvm@@Base+0x4ec>
  40a94c:	ldr	x0, [x19]
  40a950:	mov	x1, x20
  40a954:	bl	401f80 <strcat@plt>
  40a958:	ldr	x0, [x19]
  40a95c:	bl	401b40 <strlen@plt>
  40a960:	str	w0, [x19, #8]
  40a964:	ldp	x20, x19, [sp, #64]
  40a968:	ldp	x22, x21, [sp, #48]
  40a96c:	ldp	x24, x23, [sp, #32]
  40a970:	ldr	x25, [sp, #16]
  40a974:	ldp	x29, x30, [sp], #80
  40a978:	ret
  40a97c:	mov	x21, xzr
  40a980:	cbnz	x23, 40a82c <_ZdlPvm@@Base+0x3c0>
  40a984:	b	40a838 <_ZdlPvm@@Base+0x3cc>
  40a988:	stp	x29, x30, [sp, #-16]!
  40a98c:	ldr	x0, [x0]
  40a990:	mov	x29, sp
  40a994:	cbz	x0, 40a99c <_ZdlPvm@@Base+0x530>
  40a998:	bl	401de0 <_ZdaPv@plt>
  40a99c:	ldp	x29, x30, [sp], #16
  40a9a0:	ret
  40a9a4:	stp	x29, x30, [sp, #-80]!
  40a9a8:	str	x25, [sp, #16]
  40a9ac:	stp	x24, x23, [sp, #32]
  40a9b0:	stp	x22, x21, [sp, #48]
  40a9b4:	stp	x20, x19, [sp, #64]
  40a9b8:	mov	x29, sp
  40a9bc:	ldr	x19, [x0]
  40a9c0:	mov	x24, x0
  40a9c4:	mov	x21, x1
  40a9c8:	mov	x0, x19
  40a9cc:	bl	401b40 <strlen@plt>
  40a9d0:	mov	x20, x0
  40a9d4:	mov	x0, x21
  40a9d8:	bl	401b40 <strlen@plt>
  40a9dc:	mov	x23, x0
  40a9e0:	add	w8, w20, w23
  40a9e4:	add	w0, w8, #0x2
  40a9e8:	bl	401aa0 <_Znam@plt>
  40a9ec:	ldr	w22, [x24, #8]
  40a9f0:	str	x0, [x24]
  40a9f4:	mov	x1, x19
  40a9f8:	mov	x25, x0
  40a9fc:	sub	w24, w20, w22
  40aa00:	mov	x2, x24
  40aa04:	bl	401ac0 <memcpy@plt>
  40aa08:	add	x24, x25, x24
  40aa0c:	cbnz	w22, 40aa18 <_ZdlPvm@@Base+0x5ac>
  40aa10:	mov	w8, #0x3a                  	// #58
  40aa14:	strb	w8, [x24], #1
  40aa18:	and	x23, x23, #0xffffffff
  40aa1c:	mov	x0, x24
  40aa20:	mov	x1, x21
  40aa24:	mov	x2, x23
  40aa28:	bl	401ac0 <memcpy@plt>
  40aa2c:	add	x21, x24, x23
  40aa30:	cbz	w22, 40aa54 <_ZdlPvm@@Base+0x5e8>
  40aa34:	mov	w8, #0x3a                  	// #58
  40aa38:	add	x9, x19, w20, uxtw
  40aa3c:	strb	w8, [x21], #1
  40aa40:	sub	x1, x9, x22
  40aa44:	mov	x0, x21
  40aa48:	mov	x2, x22
  40aa4c:	bl	401ac0 <memcpy@plt>
  40aa50:	add	x21, x21, x22
  40aa54:	strb	wzr, [x21]
  40aa58:	cbz	x19, 40aa64 <_ZdlPvm@@Base+0x5f8>
  40aa5c:	mov	x0, x19
  40aa60:	bl	401de0 <_ZdaPv@plt>
  40aa64:	ldp	x20, x19, [sp, #64]
  40aa68:	ldp	x22, x21, [sp, #48]
  40aa6c:	ldp	x24, x23, [sp, #32]
  40aa70:	ldr	x25, [sp, #16]
  40aa74:	ldp	x29, x30, [sp], #80
  40aa78:	ret
  40aa7c:	stp	x29, x30, [sp, #-96]!
  40aa80:	stp	x28, x27, [sp, #16]
  40aa84:	stp	x26, x25, [sp, #32]
  40aa88:	stp	x24, x23, [sp, #48]
  40aa8c:	stp	x22, x21, [sp, #64]
  40aa90:	stp	x20, x19, [sp, #80]
  40aa94:	mov	x29, sp
  40aa98:	mov	x19, x2
  40aa9c:	cmp	x1, #0x0
  40aaa0:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  40aaa4:	mov	x20, x1
  40aaa8:	mov	x21, x0
  40aaac:	cset	w0, ne  // ne = any
  40aab0:	add	x2, x2, #0x2b1
  40aab4:	mov	w1, #0x61                  	// #97
  40aab8:	bl	4051f0 <feof@plt+0x3250>
  40aabc:	ldrb	w8, [x20]
  40aac0:	cmp	w8, #0x2f
  40aac4:	b.eq	40ac00 <_ZdlPvm@@Base+0x794>  // b.none
  40aac8:	ldr	x21, [x21]
  40aacc:	ldrb	w8, [x21]
  40aad0:	cbz	w8, 40ac00 <_ZdlPvm@@Base+0x794>
  40aad4:	mov	x0, x20
  40aad8:	bl	401b40 <strlen@plt>
  40aadc:	and	x8, x0, #0xffffffff
  40aae0:	adrp	x23, 40d000 <_ZdlPvm@@Base+0x2b94>
  40aae4:	add	x28, x8, #0x1
  40aae8:	add	x23, x23, #0xc67
  40aaec:	b	40ab10 <_ZdlPvm@@Base+0x6a4>
  40aaf0:	mov	x0, x25
  40aaf4:	bl	401be0 <free@plt>
  40aaf8:	ldrb	w8, [x24], #1
  40aafc:	cmp	w8, #0x0
  40ab00:	cset	w8, eq  // eq = none
  40ab04:	csel	x21, x21, x24, eq  // eq = none
  40ab08:	lsl	w8, w8, #1
  40ab0c:	cbnz	w8, 40abf0 <_ZdlPvm@@Base+0x784>
  40ab10:	mov	w1, #0x3a                  	// #58
  40ab14:	mov	x0, x21
  40ab18:	bl	401c00 <strchr@plt>
  40ab1c:	mov	x24, x0
  40ab20:	cbz	x0, 40ab58 <_ZdlPvm@@Base+0x6ec>
  40ab24:	subs	x25, x24, x21
  40ab28:	b.ls	40ab6c <_ZdlPvm@@Base+0x700>  // b.plast
  40ab2c:	ldurb	w8, [x24, #-1]
  40ab30:	mov	w9, #0x1                   	// #1
  40ab34:	mov	x10, #0x1                   	// #1
  40ab38:	movk	x10, #0x8000, lsl #32
  40ab3c:	cmp	x8, #0x3f
  40ab40:	lsl	x8, x9, x8
  40ab44:	cset	w9, hi  // hi = pmore
  40ab48:	tst	x8, x10
  40ab4c:	cset	w8, eq  // eq = none
  40ab50:	orr	w27, w9, w8
  40ab54:	b	40ab70 <_ZdlPvm@@Base+0x704>
  40ab58:	mov	x0, x21
  40ab5c:	bl	401b40 <strlen@plt>
  40ab60:	add	x24, x21, x0
  40ab64:	subs	x25, x24, x21
  40ab68:	b.hi	40ab2c <_ZdlPvm@@Base+0x6c0>  // b.pmore
  40ab6c:	mov	w27, wzr
  40ab70:	add	x8, x28, x25
  40ab74:	add	x0, x8, x27
  40ab78:	bl	401aa0 <_Znam@plt>
  40ab7c:	mov	x1, x21
  40ab80:	mov	x2, x25
  40ab84:	mov	x26, x0
  40ab88:	bl	401ac0 <memcpy@plt>
  40ab8c:	cbz	w27, 40ab98 <_ZdlPvm@@Base+0x72c>
  40ab90:	mov	w8, #0x2f                  	// #47
  40ab94:	strb	w8, [x26, x25]
  40ab98:	add	x8, x26, x25
  40ab9c:	add	x0, x8, x27
  40aba0:	mov	x1, x20
  40aba4:	bl	401c60 <strcpy@plt>
  40aba8:	mov	x0, x26
  40abac:	bl	40b99c <_ZdlPvm@@Base+0x1530>
  40abb0:	mov	x25, x0
  40abb4:	mov	x0, x26
  40abb8:	bl	401de0 <_ZdaPv@plt>
  40abbc:	mov	x0, x25
  40abc0:	mov	x1, x23
  40abc4:	bl	401e60 <fopen@plt>
  40abc8:	cbz	x0, 40aaf0 <_ZdlPvm@@Base+0x684>
  40abcc:	mov	x26, x0
  40abd0:	cbz	x19, 40abdc <_ZdlPvm@@Base+0x770>
  40abd4:	str	x25, [x19]
  40abd8:	b	40abe4 <_ZdlPvm@@Base+0x778>
  40abdc:	mov	x0, x25
  40abe0:	bl	401be0 <free@plt>
  40abe4:	mov	w8, #0x1                   	// #1
  40abe8:	mov	x22, x26
  40abec:	cbz	w8, 40ab10 <_ZdlPvm@@Base+0x6a4>
  40abf0:	cmp	w8, #0x2
  40abf4:	b.ne	40ac28 <_ZdlPvm@@Base+0x7bc>  // b.any
  40abf8:	mov	x22, xzr
  40abfc:	b	40ac28 <_ZdlPvm@@Base+0x7bc>
  40ac00:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  40ac04:	add	x1, x1, #0xc67
  40ac08:	mov	x0, x20
  40ac0c:	bl	401e60 <fopen@plt>
  40ac10:	mov	x22, x0
  40ac14:	cbz	x0, 40ac28 <_ZdlPvm@@Base+0x7bc>
  40ac18:	cbz	x19, 40ac28 <_ZdlPvm@@Base+0x7bc>
  40ac1c:	mov	x0, x20
  40ac20:	bl	40b99c <_ZdlPvm@@Base+0x1530>
  40ac24:	str	x0, [x19]
  40ac28:	mov	x0, x22
  40ac2c:	ldp	x20, x19, [sp, #80]
  40ac30:	ldp	x22, x21, [sp, #64]
  40ac34:	ldp	x24, x23, [sp, #48]
  40ac38:	ldp	x26, x25, [sp, #32]
  40ac3c:	ldp	x28, x27, [sp, #16]
  40ac40:	ldp	x29, x30, [sp], #96
  40ac44:	ret
  40ac48:	stp	x29, x30, [sp, #-96]!
  40ac4c:	stp	x28, x27, [sp, #16]
  40ac50:	stp	x26, x25, [sp, #32]
  40ac54:	stp	x24, x23, [sp, #48]
  40ac58:	stp	x22, x21, [sp, #64]
  40ac5c:	stp	x20, x19, [sp, #80]
  40ac60:	mov	x29, sp
  40ac64:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x2b94>
  40ac68:	add	x8, x8, #0xc67
  40ac6c:	cmp	x3, #0x0
  40ac70:	csel	x21, x8, x3, eq  // eq = none
  40ac74:	mov	x20, x1
  40ac78:	mov	x22, x0
  40ac7c:	mov	w1, #0x72                  	// #114
  40ac80:	mov	x0, x21
  40ac84:	mov	x19, x2
  40ac88:	bl	401c00 <strchr@plt>
  40ac8c:	mov	x23, x0
  40ac90:	cbz	x20, 40adfc <_ZdlPvm@@Base+0x990>
  40ac94:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2b94>
  40ac98:	add	x1, x1, #0x814
  40ac9c:	mov	x0, x20
  40aca0:	bl	401e80 <strcmp@plt>
  40aca4:	cbz	w0, 40adfc <_ZdlPvm@@Base+0x990>
  40aca8:	cbz	x23, 40ae5c <_ZdlPvm@@Base+0x9f0>
  40acac:	ldrb	w8, [x20]
  40acb0:	cmp	w8, #0x2f
  40acb4:	b.eq	40ae5c <_ZdlPvm@@Base+0x9f0>  // b.none
  40acb8:	ldr	x22, [x22]
  40acbc:	ldrb	w8, [x22]
  40acc0:	cbz	w8, 40ae5c <_ZdlPvm@@Base+0x9f0>
  40acc4:	mov	x0, x20
  40acc8:	bl	401b40 <strlen@plt>
  40accc:	and	x8, x0, #0xffffffff
  40acd0:	add	x27, x8, #0x1
  40acd4:	b	40ace8 <_ZdlPvm@@Base+0x87c>
  40acd8:	str	x25, [x19]
  40acdc:	mov	w8, #0x1                   	// #1
  40ace0:	mov	x23, x26
  40ace4:	cbnz	w8, 40ae84 <_ZdlPvm@@Base+0xa18>
  40ace8:	mov	w1, #0x3a                  	// #58
  40acec:	mov	x0, x22
  40acf0:	bl	401c00 <strchr@plt>
  40acf4:	mov	x24, x0
  40acf8:	cbz	x0, 40ad30 <_ZdlPvm@@Base+0x8c4>
  40acfc:	subs	x25, x24, x22
  40ad00:	b.ls	40ad44 <_ZdlPvm@@Base+0x8d8>  // b.plast
  40ad04:	ldurb	w8, [x24, #-1]
  40ad08:	mov	w9, #0x1                   	// #1
  40ad0c:	mov	x10, #0x1                   	// #1
  40ad10:	movk	x10, #0x8000, lsl #32
  40ad14:	cmp	x8, #0x3f
  40ad18:	lsl	x8, x9, x8
  40ad1c:	cset	w9, hi  // hi = pmore
  40ad20:	tst	x8, x10
  40ad24:	cset	w8, eq  // eq = none
  40ad28:	orr	w28, w9, w8
  40ad2c:	b	40ad48 <_ZdlPvm@@Base+0x8dc>
  40ad30:	mov	x0, x22
  40ad34:	bl	401b40 <strlen@plt>
  40ad38:	add	x24, x22, x0
  40ad3c:	subs	x25, x24, x22
  40ad40:	b.hi	40ad04 <_ZdlPvm@@Base+0x898>  // b.pmore
  40ad44:	mov	w28, wzr
  40ad48:	add	x8, x27, x25
  40ad4c:	add	x0, x8, x28
  40ad50:	bl	401aa0 <_Znam@plt>
  40ad54:	mov	x1, x22
  40ad58:	mov	x2, x25
  40ad5c:	mov	x26, x0
  40ad60:	bl	401ac0 <memcpy@plt>
  40ad64:	cbz	w28, 40ad70 <_ZdlPvm@@Base+0x904>
  40ad68:	mov	w8, #0x2f                  	// #47
  40ad6c:	strb	w8, [x26, x25]
  40ad70:	add	x8, x26, x25
  40ad74:	add	x0, x8, x28
  40ad78:	mov	x1, x20
  40ad7c:	bl	401c60 <strcpy@plt>
  40ad80:	mov	x0, x26
  40ad84:	bl	40b99c <_ZdlPvm@@Base+0x1530>
  40ad88:	mov	x25, x0
  40ad8c:	mov	x0, x26
  40ad90:	bl	401de0 <_ZdaPv@plt>
  40ad94:	mov	x0, x25
  40ad98:	mov	x1, x21
  40ad9c:	bl	401e60 <fopen@plt>
  40ada0:	cbz	x0, 40adb8 <_ZdlPvm@@Base+0x94c>
  40ada4:	mov	x26, x0
  40ada8:	cbnz	x19, 40acd8 <_ZdlPvm@@Base+0x86c>
  40adac:	mov	x0, x25
  40adb0:	bl	401be0 <free@plt>
  40adb4:	b	40acdc <_ZdlPvm@@Base+0x870>
  40adb8:	bl	401df0 <__errno_location@plt>
  40adbc:	ldr	w28, [x0]
  40adc0:	mov	x26, x0
  40adc4:	mov	x0, x25
  40adc8:	bl	401be0 <free@plt>
  40adcc:	cmp	w28, #0x2
  40add0:	b.ne	40adec <_ZdlPvm@@Base+0x980>  // b.any
  40add4:	ldrb	w8, [x24], #1
  40add8:	cmp	w8, #0x0
  40addc:	cset	w8, eq  // eq = none
  40ade0:	csel	x22, x22, x24, eq  // eq = none
  40ade4:	lsl	w8, w8, #1
  40ade8:	b	40ace4 <_ZdlPvm@@Base+0x878>
  40adec:	mov	x23, xzr
  40adf0:	str	w28, [x26]
  40adf4:	mov	w8, #0x1                   	// #1
  40adf8:	b	40ace4 <_ZdlPvm@@Base+0x878>
  40adfc:	cbz	x19, 40ae20 <_ZdlPvm@@Base+0x9b4>
  40ae00:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x3b94>
  40ae04:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x1b94>
  40ae08:	add	x8, x8, #0x2d2
  40ae0c:	add	x9, x9, #0xb4e
  40ae10:	cmp	x23, #0x0
  40ae14:	csel	x0, x9, x8, ne  // ne = any
  40ae18:	bl	40b99c <_ZdlPvm@@Base+0x1530>
  40ae1c:	str	x0, [x19]
  40ae20:	adrp	x8, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ae24:	adrp	x9, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ae28:	add	x8, x8, #0xee8
  40ae2c:	add	x9, x9, #0xef0
  40ae30:	cmp	x23, #0x0
  40ae34:	csel	x8, x8, x9, ne  // ne = any
  40ae38:	ldr	x23, [x8]
  40ae3c:	mov	x0, x23
  40ae40:	ldp	x20, x19, [sp, #80]
  40ae44:	ldp	x22, x21, [sp, #64]
  40ae48:	ldp	x24, x23, [sp, #48]
  40ae4c:	ldp	x26, x25, [sp, #32]
  40ae50:	ldp	x28, x27, [sp, #16]
  40ae54:	ldp	x29, x30, [sp], #96
  40ae58:	ret
  40ae5c:	mov	x0, x20
  40ae60:	mov	x1, x21
  40ae64:	bl	401e60 <fopen@plt>
  40ae68:	mov	x23, x0
  40ae6c:	cbz	x0, 40ae3c <_ZdlPvm@@Base+0x9d0>
  40ae70:	cbz	x19, 40ae3c <_ZdlPvm@@Base+0x9d0>
  40ae74:	mov	x0, x20
  40ae78:	bl	40b99c <_ZdlPvm@@Base+0x1530>
  40ae7c:	str	x0, [x19]
  40ae80:	b	40ae3c <_ZdlPvm@@Base+0x9d0>
  40ae84:	cmp	w8, #0x2
  40ae88:	b.ne	40ae3c <_ZdlPvm@@Base+0x9d0>  // b.any
  40ae8c:	bl	401df0 <__errno_location@plt>
  40ae90:	mov	x23, xzr
  40ae94:	mov	w8, #0x2                   	// #2
  40ae98:	str	w8, [x0]
  40ae9c:	b	40ae3c <_ZdlPvm@@Base+0x9d0>
  40aea0:	stp	xzr, xzr, [x0]
  40aea4:	ret
  40aea8:	stp	x29, x30, [sp, #-48]!
  40aeac:	str	x21, [sp, #16]
  40aeb0:	stp	x20, x19, [sp, #32]
  40aeb4:	mov	x29, sp
  40aeb8:	mov	w20, w2
  40aebc:	str	w2, [x0, #8]
  40aec0:	mvn	w8, w2
  40aec4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  40aec8:	mov	x19, x1
  40aecc:	mov	x21, x0
  40aed0:	lsr	w0, w8, #31
  40aed4:	add	x2, x2, #0x2d9
  40aed8:	mov	w1, #0x57                  	// #87
  40aedc:	bl	4051f0 <feof@plt+0x3250>
  40aee0:	add	x1, x21, #0xc
  40aee4:	mov	w0, w20
  40aee8:	bl	40af10 <_ZdlPvm@@Base+0xaa4>
  40aeec:	str	x0, [x21]
  40aef0:	cbz	w20, 40af00 <_ZdlPvm@@Base+0xa94>
  40aef4:	sxtw	x2, w20
  40aef8:	mov	x1, x19
  40aefc:	bl	401ac0 <memcpy@plt>
  40af00:	ldp	x20, x19, [sp, #32]
  40af04:	ldr	x21, [sp, #16]
  40af08:	ldp	x29, x30, [sp], #48
  40af0c:	ret
  40af10:	stp	x29, x30, [sp, #-16]!
  40af14:	mov	x29, sp
  40af18:	cbz	w0, 40af34 <_ZdlPvm@@Base+0xac8>
  40af1c:	lsl	w8, w0, #1
  40af20:	sxtw	x0, w8
  40af24:	str	w8, [x1]
  40af28:	bl	401aa0 <_Znam@plt>
  40af2c:	ldp	x29, x30, [sp], #16
  40af30:	ret
  40af34:	mov	x0, xzr
  40af38:	str	wzr, [x1]
  40af3c:	ldp	x29, x30, [sp], #16
  40af40:	ret
  40af44:	stp	x29, x30, [sp, #-32]!
  40af48:	stp	x20, x19, [sp, #16]
  40af4c:	mov	x29, sp
  40af50:	mov	x20, x0
  40af54:	cbz	x1, 40af88 <_ZdlPvm@@Base+0xb1c>
  40af58:	mov	x0, x1
  40af5c:	mov	x19, x1
  40af60:	bl	401b40 <strlen@plt>
  40af64:	add	x1, x20, #0xc
  40af68:	str	w0, [x20, #8]
  40af6c:	bl	40af10 <_ZdlPvm@@Base+0xaa4>
  40af70:	ldrsw	x2, [x20, #8]
  40af74:	str	x0, [x20]
  40af78:	cbz	w2, 40af8c <_ZdlPvm@@Base+0xb20>
  40af7c:	mov	x1, x19
  40af80:	bl	401ac0 <memcpy@plt>
  40af84:	b	40af8c <_ZdlPvm@@Base+0xb20>
  40af88:	stp	xzr, xzr, [x20]
  40af8c:	ldp	x20, x19, [sp, #16]
  40af90:	ldp	x29, x30, [sp], #32
  40af94:	ret
  40af98:	stp	x29, x30, [sp, #-32]!
  40af9c:	stp	x20, x19, [sp, #16]
  40afa0:	mov	x29, sp
  40afa4:	mov	w8, #0x1                   	// #1
  40afa8:	mov	w19, w1
  40afac:	mov	x20, x0
  40afb0:	str	w8, [x0, #8]
  40afb4:	add	x1, x0, #0xc
  40afb8:	mov	w0, #0x1                   	// #1
  40afbc:	bl	40af10 <_ZdlPvm@@Base+0xaa4>
  40afc0:	str	x0, [x20]
  40afc4:	strb	w19, [x0]
  40afc8:	ldp	x20, x19, [sp, #16]
  40afcc:	ldp	x29, x30, [sp], #32
  40afd0:	ret
  40afd4:	stp	x29, x30, [sp, #-32]!
  40afd8:	stp	x20, x19, [sp, #16]
  40afdc:	mov	x29, sp
  40afe0:	mov	x20, x0
  40afe4:	ldr	w0, [x1, #8]
  40afe8:	mov	x19, x1
  40afec:	add	x1, x20, #0xc
  40aff0:	str	w0, [x20, #8]
  40aff4:	bl	40af10 <_ZdlPvm@@Base+0xaa4>
  40aff8:	ldrsw	x2, [x20, #8]
  40affc:	str	x0, [x20]
  40b000:	cbz	w2, 40b00c <_ZdlPvm@@Base+0xba0>
  40b004:	ldr	x1, [x19]
  40b008:	bl	401ac0 <memcpy@plt>
  40b00c:	ldp	x20, x19, [sp, #16]
  40b010:	ldp	x29, x30, [sp], #32
  40b014:	ret
  40b018:	stp	x29, x30, [sp, #-16]!
  40b01c:	mov	x29, sp
  40b020:	ldr	x0, [x0]
  40b024:	bl	40b030 <_ZdlPvm@@Base+0xbc4>
  40b028:	ldp	x29, x30, [sp], #16
  40b02c:	ret
  40b030:	cbz	x0, 40b044 <_ZdlPvm@@Base+0xbd8>
  40b034:	stp	x29, x30, [sp, #-16]!
  40b038:	mov	x29, sp
  40b03c:	bl	401de0 <_ZdaPv@plt>
  40b040:	ldp	x29, x30, [sp], #16
  40b044:	ret
  40b048:	stp	x29, x30, [sp, #-32]!
  40b04c:	stp	x20, x19, [sp, #16]
  40b050:	mov	x29, sp
  40b054:	mov	x19, x0
  40b058:	mov	x20, x1
  40b05c:	mov	x3, x19
  40b060:	ldr	x0, [x0]
  40b064:	ldr	w1, [x3, #12]!
  40b068:	ldr	w2, [x20, #8]
  40b06c:	bl	40b098 <_ZdlPvm@@Base+0xc2c>
  40b070:	str	x0, [x19]
  40b074:	ldrsw	x2, [x20, #8]
  40b078:	str	w2, [x19, #8]
  40b07c:	cbz	w2, 40b088 <_ZdlPvm@@Base+0xc1c>
  40b080:	ldr	x1, [x20]
  40b084:	bl	401ac0 <memcpy@plt>
  40b088:	mov	x0, x19
  40b08c:	ldp	x20, x19, [sp, #16]
  40b090:	ldp	x29, x30, [sp], #32
  40b094:	ret
  40b098:	stp	x29, x30, [sp, #-32]!
  40b09c:	stp	x20, x19, [sp, #16]
  40b0a0:	mov	x29, sp
  40b0a4:	mov	x19, x3
  40b0a8:	cmp	w1, w2
  40b0ac:	b.ge	40b0d4 <_ZdlPvm@@Base+0xc68>  // b.tcont
  40b0b0:	mov	w20, w2
  40b0b4:	cbz	x0, 40b0bc <_ZdlPvm@@Base+0xc50>
  40b0b8:	bl	401de0 <_ZdaPv@plt>
  40b0bc:	cbz	w20, 40b0dc <_ZdlPvm@@Base+0xc70>
  40b0c0:	lsl	w8, w20, #1
  40b0c4:	sxtw	x0, w8
  40b0c8:	str	w8, [x19]
  40b0cc:	bl	401aa0 <_Znam@plt>
  40b0d0:	b	40b0e4 <_ZdlPvm@@Base+0xc78>
  40b0d4:	str	w1, [x19]
  40b0d8:	b	40b0e4 <_ZdlPvm@@Base+0xc78>
  40b0dc:	mov	x0, xzr
  40b0e0:	str	wzr, [x19]
  40b0e4:	ldp	x20, x19, [sp, #16]
  40b0e8:	ldp	x29, x30, [sp], #32
  40b0ec:	ret
  40b0f0:	stp	x29, x30, [sp, #-48]!
  40b0f4:	str	x21, [sp, #16]
  40b0f8:	stp	x20, x19, [sp, #32]
  40b0fc:	mov	x29, sp
  40b100:	mov	x19, x0
  40b104:	cbz	x1, 40b14c <_ZdlPvm@@Base+0xce0>
  40b108:	mov	x0, x1
  40b10c:	mov	x20, x1
  40b110:	bl	401b40 <strlen@plt>
  40b114:	ldr	x8, [x19]
  40b118:	mov	x3, x19
  40b11c:	ldr	w1, [x3, #12]!
  40b120:	mov	x21, x0
  40b124:	mov	x0, x8
  40b128:	mov	w2, w21
  40b12c:	bl	40b098 <_ZdlPvm@@Base+0xc2c>
  40b130:	str	x0, [x19]
  40b134:	str	w21, [x19, #8]
  40b138:	cbz	w21, 40b158 <_ZdlPvm@@Base+0xcec>
  40b13c:	sxtw	x2, w21
  40b140:	mov	x1, x20
  40b144:	bl	401ac0 <memcpy@plt>
  40b148:	b	40b158 <_ZdlPvm@@Base+0xcec>
  40b14c:	ldr	x0, [x19]
  40b150:	bl	40b030 <_ZdlPvm@@Base+0xbc4>
  40b154:	stp	xzr, xzr, [x19]
  40b158:	mov	x0, x19
  40b15c:	ldp	x20, x19, [sp, #32]
  40b160:	ldr	x21, [sp, #16]
  40b164:	ldp	x29, x30, [sp], #48
  40b168:	ret
  40b16c:	stp	x29, x30, [sp, #-48]!
  40b170:	str	x21, [sp, #16]
  40b174:	stp	x20, x19, [sp, #32]
  40b178:	mov	x29, sp
  40b17c:	mov	x19, x0
  40b180:	mov	x3, x19
  40b184:	ldr	x0, [x0]
  40b188:	ldr	w8, [x3, #12]!
  40b18c:	mov	w20, w1
  40b190:	mov	w2, #0x1                   	// #1
  40b194:	mov	w21, #0x1                   	// #1
  40b198:	mov	w1, w8
  40b19c:	bl	40b098 <_ZdlPvm@@Base+0xc2c>
  40b1a0:	str	x0, [x19]
  40b1a4:	str	w21, [x19, #8]
  40b1a8:	strb	w20, [x0]
  40b1ac:	mov	x0, x19
  40b1b0:	ldp	x20, x19, [sp, #32]
  40b1b4:	ldr	x21, [sp, #16]
  40b1b8:	ldp	x29, x30, [sp], #48
  40b1bc:	ret
  40b1c0:	stp	x29, x30, [sp, #-32]!
  40b1c4:	stp	x20, x19, [sp, #16]
  40b1c8:	mov	x19, x0
  40b1cc:	ldr	x0, [x0]
  40b1d0:	mov	x29, sp
  40b1d4:	mov	x20, x1
  40b1d8:	bl	40b030 <_ZdlPvm@@Base+0xbc4>
  40b1dc:	ldr	x8, [x20]
  40b1e0:	str	x8, [x19]
  40b1e4:	ldr	w8, [x20, #8]
  40b1e8:	str	w8, [x19, #8]
  40b1ec:	ldr	w8, [x20, #12]
  40b1f0:	str	w8, [x19, #12]
  40b1f4:	stp	xzr, xzr, [x20]
  40b1f8:	ldp	x20, x19, [sp, #16]
  40b1fc:	ldp	x29, x30, [sp], #32
  40b200:	ret
  40b204:	stp	x29, x30, [sp, #-32]!
  40b208:	str	x19, [sp, #16]
  40b20c:	mov	x29, sp
  40b210:	mov	x19, x0
  40b214:	mov	x4, x19
  40b218:	ldr	x0, [x0]
  40b21c:	ldr	w1, [x4, #12]!
  40b220:	ldr	w2, [x19, #8]
  40b224:	add	w3, w2, #0x1
  40b228:	bl	40b23c <_ZdlPvm@@Base+0xdd0>
  40b22c:	str	x0, [x19]
  40b230:	ldr	x19, [sp, #16]
  40b234:	ldp	x29, x30, [sp], #32
  40b238:	ret
  40b23c:	stp	x29, x30, [sp, #-48]!
  40b240:	stp	x22, x21, [sp, #16]
  40b244:	stp	x20, x19, [sp, #32]
  40b248:	mov	x29, sp
  40b24c:	mov	x21, x4
  40b250:	cmp	w1, w3
  40b254:	mov	x19, x0
  40b258:	b.ge	40b2ac <_ZdlPvm@@Base+0xe40>  // b.tcont
  40b25c:	mov	w22, w3
  40b260:	cbz	w3, 40b2b4 <_ZdlPvm@@Base+0xe48>
  40b264:	lsl	w8, w22, #1
  40b268:	sxtw	x0, w8
  40b26c:	mov	w20, w2
  40b270:	str	w8, [x21]
  40b274:	bl	401aa0 <_Znam@plt>
  40b278:	mov	x21, x0
  40b27c:	cbz	w20, 40b298 <_ZdlPvm@@Base+0xe2c>
  40b280:	cmp	w20, w22
  40b284:	b.ge	40b298 <_ZdlPvm@@Base+0xe2c>  // b.tcont
  40b288:	sxtw	x2, w20
  40b28c:	mov	x0, x21
  40b290:	mov	x1, x19
  40b294:	bl	401ac0 <memcpy@plt>
  40b298:	cbz	x19, 40b2a4 <_ZdlPvm@@Base+0xe38>
  40b29c:	mov	x0, x19
  40b2a0:	bl	401de0 <_ZdaPv@plt>
  40b2a4:	mov	x19, x21
  40b2a8:	b	40b2c8 <_ZdlPvm@@Base+0xe5c>
  40b2ac:	str	w1, [x21]
  40b2b0:	b	40b2c8 <_ZdlPvm@@Base+0xe5c>
  40b2b4:	cbz	x19, 40b2c0 <_ZdlPvm@@Base+0xe54>
  40b2b8:	mov	x0, x19
  40b2bc:	bl	401de0 <_ZdaPv@plt>
  40b2c0:	mov	x19, xzr
  40b2c4:	str	wzr, [x21]
  40b2c8:	mov	x0, x19
  40b2cc:	ldp	x20, x19, [sp, #32]
  40b2d0:	ldp	x22, x21, [sp, #16]
  40b2d4:	ldp	x29, x30, [sp], #48
  40b2d8:	ret
  40b2dc:	stp	x29, x30, [sp, #-48]!
  40b2e0:	stp	x22, x21, [sp, #16]
  40b2e4:	stp	x20, x19, [sp, #32]
  40b2e8:	mov	x29, sp
  40b2ec:	mov	x19, x0
  40b2f0:	cbz	x1, 40b348 <_ZdlPvm@@Base+0xedc>
  40b2f4:	mov	x0, x1
  40b2f8:	mov	x20, x1
  40b2fc:	bl	401b40 <strlen@plt>
  40b300:	mov	x4, x19
  40b304:	ldr	w1, [x4, #12]!
  40b308:	mov	x22, x0
  40b30c:	ldur	w2, [x4, #-4]
  40b310:	add	w21, w2, w22
  40b314:	cmp	w21, w1
  40b318:	b.le	40b32c <_ZdlPvm@@Base+0xec0>
  40b31c:	ldr	x0, [x19]
  40b320:	mov	w3, w21
  40b324:	bl	40b23c <_ZdlPvm@@Base+0xdd0>
  40b328:	str	x0, [x19]
  40b32c:	ldr	x8, [x19]
  40b330:	ldrsw	x9, [x19, #8]
  40b334:	sxtw	x2, w22
  40b338:	mov	x1, x20
  40b33c:	add	x0, x8, x9
  40b340:	bl	401ac0 <memcpy@plt>
  40b344:	str	w21, [x19, #8]
  40b348:	mov	x0, x19
  40b34c:	ldp	x20, x19, [sp, #32]
  40b350:	ldp	x22, x21, [sp, #16]
  40b354:	ldp	x29, x30, [sp], #48
  40b358:	ret
  40b35c:	stp	x29, x30, [sp, #-48]!
  40b360:	str	x21, [sp, #16]
  40b364:	stp	x20, x19, [sp, #32]
  40b368:	mov	x29, sp
  40b36c:	ldr	w8, [x1, #8]
  40b370:	mov	x19, x0
  40b374:	cbz	w8, 40b3c0 <_ZdlPvm@@Base+0xf54>
  40b378:	mov	x4, x19
  40b37c:	mov	x20, x1
  40b380:	ldr	w1, [x4, #12]!
  40b384:	ldur	w2, [x4, #-4]
  40b388:	add	w21, w2, w8
  40b38c:	cmp	w21, w1
  40b390:	b.le	40b3a4 <_ZdlPvm@@Base+0xf38>
  40b394:	ldr	x0, [x19]
  40b398:	mov	w3, w21
  40b39c:	bl	40b23c <_ZdlPvm@@Base+0xdd0>
  40b3a0:	str	x0, [x19]
  40b3a4:	ldr	x8, [x19]
  40b3a8:	ldrsw	x9, [x19, #8]
  40b3ac:	ldr	x1, [x20]
  40b3b0:	ldrsw	x2, [x20, #8]
  40b3b4:	add	x0, x8, x9
  40b3b8:	bl	401ac0 <memcpy@plt>
  40b3bc:	str	w21, [x19, #8]
  40b3c0:	mov	x0, x19
  40b3c4:	ldp	x20, x19, [sp, #32]
  40b3c8:	ldr	x21, [sp, #16]
  40b3cc:	ldp	x29, x30, [sp], #48
  40b3d0:	ret
  40b3d4:	cmp	w2, #0x1
  40b3d8:	b.lt	40b448 <_ZdlPvm@@Base+0xfdc>  // b.tstop
  40b3dc:	stp	x29, x30, [sp, #-48]!
  40b3e0:	stp	x22, x21, [sp, #16]
  40b3e4:	stp	x20, x19, [sp, #32]
  40b3e8:	mov	x29, sp
  40b3ec:	mov	x4, x0
  40b3f0:	mov	x20, x1
  40b3f4:	ldr	w1, [x4, #12]!
  40b3f8:	mov	w21, w2
  40b3fc:	mov	x19, x0
  40b400:	ldur	w2, [x4, #-4]
  40b404:	add	w22, w2, w21
  40b408:	cmp	w22, w1
  40b40c:	b.le	40b420 <_ZdlPvm@@Base+0xfb4>
  40b410:	ldr	x0, [x19]
  40b414:	mov	w3, w22
  40b418:	bl	40b23c <_ZdlPvm@@Base+0xdd0>
  40b41c:	str	x0, [x19]
  40b420:	ldr	x8, [x19]
  40b424:	ldrsw	x9, [x19, #8]
  40b428:	sxtw	x2, w21
  40b42c:	mov	x1, x20
  40b430:	add	x0, x8, x9
  40b434:	bl	401ac0 <memcpy@plt>
  40b438:	str	w22, [x19, #8]
  40b43c:	ldp	x20, x19, [sp, #32]
  40b440:	ldp	x22, x21, [sp, #16]
  40b444:	ldp	x29, x30, [sp], #48
  40b448:	ret
  40b44c:	stp	x29, x30, [sp, #-64]!
  40b450:	stp	x24, x23, [sp, #16]
  40b454:	stp	x22, x21, [sp, #32]
  40b458:	stp	x20, x19, [sp, #48]
  40b45c:	mov	x29, sp
  40b460:	orr	w8, w4, w2
  40b464:	mov	w22, w2
  40b468:	mvn	w8, w8
  40b46c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  40b470:	mov	x21, x1
  40b474:	mov	x23, x0
  40b478:	lsr	w0, w8, #31
  40b47c:	add	x2, x2, #0x2d9
  40b480:	mov	w1, #0xd7                  	// #215
  40b484:	mov	w20, w4
  40b488:	mov	x19, x3
  40b48c:	bl	4051f0 <feof@plt+0x3250>
  40b490:	adds	w0, w20, w22
  40b494:	str	w0, [x23, #8]
  40b498:	b.eq	40b4d4 <_ZdlPvm@@Base+0x1068>  // b.none
  40b49c:	add	x1, x23, #0xc
  40b4a0:	bl	40af10 <_ZdlPvm@@Base+0xaa4>
  40b4a4:	mov	x24, x0
  40b4a8:	str	x0, [x23]
  40b4ac:	cbz	w22, 40b4e0 <_ZdlPvm@@Base+0x1074>
  40b4b0:	sxtw	x22, w22
  40b4b4:	mov	x0, x24
  40b4b8:	mov	x1, x21
  40b4bc:	mov	x2, x22
  40b4c0:	bl	401ac0 <memcpy@plt>
  40b4c4:	cbz	w20, 40b4f0 <_ZdlPvm@@Base+0x1084>
  40b4c8:	add	x0, x24, x22
  40b4cc:	sxtw	x2, w20
  40b4d0:	b	40b4e8 <_ZdlPvm@@Base+0x107c>
  40b4d4:	str	wzr, [x23, #12]
  40b4d8:	str	xzr, [x23]
  40b4dc:	b	40b4f0 <_ZdlPvm@@Base+0x1084>
  40b4e0:	sxtw	x2, w20
  40b4e4:	mov	x0, x24
  40b4e8:	mov	x1, x19
  40b4ec:	bl	401ac0 <memcpy@plt>
  40b4f0:	ldp	x20, x19, [sp, #48]
  40b4f4:	ldp	x22, x21, [sp, #32]
  40b4f8:	ldp	x24, x23, [sp, #16]
  40b4fc:	ldp	x29, x30, [sp], #64
  40b500:	ret
  40b504:	stp	x29, x30, [sp, #-16]!
  40b508:	ldrsw	x2, [x0, #8]
  40b50c:	ldrsw	x8, [x1, #8]
  40b510:	mov	x29, sp
  40b514:	cmp	w2, w8
  40b518:	b.le	40b53c <_ZdlPvm@@Base+0x10d0>
  40b51c:	cbz	w8, 40b55c <_ZdlPvm@@Base+0x10f0>
  40b520:	ldr	x0, [x0]
  40b524:	ldr	x1, [x1]
  40b528:	mov	x2, x8
  40b52c:	bl	401bc0 <memcmp@plt>
  40b530:	lsr	w0, w0, #31
  40b534:	ldp	x29, x30, [sp], #16
  40b538:	ret
  40b53c:	cbz	w2, 40b568 <_ZdlPvm@@Base+0x10fc>
  40b540:	ldr	x0, [x0]
  40b544:	ldr	x1, [x1]
  40b548:	bl	401bc0 <memcmp@plt>
  40b54c:	cmp	w0, #0x1
  40b550:	cset	w0, lt  // lt = tstop
  40b554:	ldp	x29, x30, [sp], #16
  40b558:	ret
  40b55c:	mov	w0, wzr
  40b560:	ldp	x29, x30, [sp], #16
  40b564:	ret
  40b568:	mov	w0, #0x1                   	// #1
  40b56c:	ldp	x29, x30, [sp], #16
  40b570:	ret
  40b574:	stp	x29, x30, [sp, #-16]!
  40b578:	ldrsw	x2, [x0, #8]
  40b57c:	ldrsw	x8, [x1, #8]
  40b580:	mov	x29, sp
  40b584:	cmp	w2, w8
  40b588:	b.ge	40b5ac <_ZdlPvm@@Base+0x1140>  // b.tcont
  40b58c:	cbz	w2, 40b5cc <_ZdlPvm@@Base+0x1160>
  40b590:	ldr	x0, [x0]
  40b594:	ldr	x1, [x1]
  40b598:	bl	401bc0 <memcmp@plt>
  40b59c:	cmp	w0, #0x1
  40b5a0:	cset	w0, lt  // lt = tstop
  40b5a4:	ldp	x29, x30, [sp], #16
  40b5a8:	ret
  40b5ac:	cbz	w8, 40b5d8 <_ZdlPvm@@Base+0x116c>
  40b5b0:	ldr	x0, [x0]
  40b5b4:	ldr	x1, [x1]
  40b5b8:	mov	x2, x8
  40b5bc:	bl	401bc0 <memcmp@plt>
  40b5c0:	lsr	w0, w0, #31
  40b5c4:	ldp	x29, x30, [sp], #16
  40b5c8:	ret
  40b5cc:	mov	w0, #0x1                   	// #1
  40b5d0:	ldp	x29, x30, [sp], #16
  40b5d4:	ret
  40b5d8:	mov	w0, wzr
  40b5dc:	ldp	x29, x30, [sp], #16
  40b5e0:	ret
  40b5e4:	stp	x29, x30, [sp, #-16]!
  40b5e8:	ldrsw	x2, [x0, #8]
  40b5ec:	ldrsw	x8, [x1, #8]
  40b5f0:	mov	x29, sp
  40b5f4:	cmp	w2, w8
  40b5f8:	b.ge	40b61c <_ZdlPvm@@Base+0x11b0>  // b.tcont
  40b5fc:	cbz	w2, 40b640 <_ZdlPvm@@Base+0x11d4>
  40b600:	ldr	x0, [x0]
  40b604:	ldr	x1, [x1]
  40b608:	bl	401bc0 <memcmp@plt>
  40b60c:	cmp	w0, #0x0
  40b610:	cset	w0, gt
  40b614:	ldp	x29, x30, [sp], #16
  40b618:	ret
  40b61c:	cbz	w8, 40b64c <_ZdlPvm@@Base+0x11e0>
  40b620:	ldr	x0, [x0]
  40b624:	ldr	x1, [x1]
  40b628:	mov	x2, x8
  40b62c:	bl	401bc0 <memcmp@plt>
  40b630:	mvn	w8, w0
  40b634:	lsr	w0, w8, #31
  40b638:	ldp	x29, x30, [sp], #16
  40b63c:	ret
  40b640:	mov	w0, wzr
  40b644:	ldp	x29, x30, [sp], #16
  40b648:	ret
  40b64c:	mov	w0, #0x1                   	// #1
  40b650:	ldp	x29, x30, [sp], #16
  40b654:	ret
  40b658:	stp	x29, x30, [sp, #-16]!
  40b65c:	ldrsw	x2, [x0, #8]
  40b660:	ldrsw	x8, [x1, #8]
  40b664:	mov	x29, sp
  40b668:	cmp	w2, w8
  40b66c:	b.le	40b694 <_ZdlPvm@@Base+0x1228>
  40b670:	cbz	w8, 40b6b4 <_ZdlPvm@@Base+0x1248>
  40b674:	ldr	x0, [x0]
  40b678:	ldr	x1, [x1]
  40b67c:	mov	x2, x8
  40b680:	bl	401bc0 <memcmp@plt>
  40b684:	mvn	w8, w0
  40b688:	lsr	w0, w8, #31
  40b68c:	ldp	x29, x30, [sp], #16
  40b690:	ret
  40b694:	cbz	w2, 40b6c0 <_ZdlPvm@@Base+0x1254>
  40b698:	ldr	x0, [x0]
  40b69c:	ldr	x1, [x1]
  40b6a0:	bl	401bc0 <memcmp@plt>
  40b6a4:	cmp	w0, #0x0
  40b6a8:	cset	w0, gt
  40b6ac:	ldp	x29, x30, [sp], #16
  40b6b0:	ret
  40b6b4:	mov	w0, #0x1                   	// #1
  40b6b8:	ldp	x29, x30, [sp], #16
  40b6bc:	ret
  40b6c0:	mov	w0, wzr
  40b6c4:	ldp	x29, x30, [sp], #16
  40b6c8:	ret
  40b6cc:	stp	x29, x30, [sp, #-32]!
  40b6d0:	stp	x20, x19, [sp, #16]
  40b6d4:	mov	x29, sp
  40b6d8:	mvn	w8, w1
  40b6dc:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x3b94>
  40b6e0:	mov	w19, w1
  40b6e4:	mov	x20, x0
  40b6e8:	lsr	w0, w8, #31
  40b6ec:	add	x2, x2, #0x2d9
  40b6f0:	mov	w1, #0x107                 	// #263
  40b6f4:	bl	4051f0 <feof@plt+0x3250>
  40b6f8:	mov	x4, x20
  40b6fc:	ldr	w1, [x4, #12]!
  40b700:	cmp	w1, w19
  40b704:	b.ge	40b71c <_ZdlPvm@@Base+0x12b0>  // b.tcont
  40b708:	ldr	x0, [x20]
  40b70c:	ldr	w2, [x20, #8]
  40b710:	mov	w3, w19
  40b714:	bl	40b23c <_ZdlPvm@@Base+0xdd0>
  40b718:	str	x0, [x20]
  40b71c:	str	w19, [x20, #8]
  40b720:	ldp	x20, x19, [sp, #16]
  40b724:	ldp	x29, x30, [sp], #32
  40b728:	ret
  40b72c:	str	wzr, [x0, #8]
  40b730:	ret
  40b734:	stp	x29, x30, [sp, #-32]!
  40b738:	str	x19, [sp, #16]
  40b73c:	mov	x19, x0
  40b740:	ldr	x0, [x0]
  40b744:	mov	x29, sp
  40b748:	cbz	x0, 40b758 <_ZdlPvm@@Base+0x12ec>
  40b74c:	ldrsw	x2, [x19, #8]
  40b750:	and	w1, w1, #0xff
  40b754:	bl	401cf0 <memchr@plt>
  40b758:	cbz	x0, 40b768 <_ZdlPvm@@Base+0x12fc>
  40b75c:	ldr	w8, [x19]
  40b760:	sub	w0, w0, w8
  40b764:	b	40b76c <_ZdlPvm@@Base+0x1300>
  40b768:	mov	w0, #0xffffffff            	// #-1
  40b76c:	ldr	x19, [sp, #16]
  40b770:	ldp	x29, x30, [sp], #32
  40b774:	ret
  40b778:	stp	x29, x30, [sp, #-32]!
  40b77c:	stp	x20, x19, [sp, #16]
  40b780:	ldr	w19, [x0, #8]
  40b784:	ldr	x20, [x0]
  40b788:	mov	x29, sp
  40b78c:	cmp	w19, #0x1
  40b790:	b.lt	40b7b8 <_ZdlPvm@@Base+0x134c>  // b.tstop
  40b794:	mov	w8, wzr
  40b798:	mov	x9, x19
  40b79c:	mov	x10, x20
  40b7a0:	ldrb	w11, [x10], #1
  40b7a4:	cmp	w11, #0x0
  40b7a8:	cinc	w8, w8, eq  // eq = none
  40b7ac:	subs	x9, x9, #0x1
  40b7b0:	b.ne	40b7a0 <_ZdlPvm@@Base+0x1334>  // b.any
  40b7b4:	b	40b7bc <_ZdlPvm@@Base+0x1350>
  40b7b8:	mov	w8, wzr
  40b7bc:	sub	w8, w19, w8
  40b7c0:	add	w8, w8, #0x1
  40b7c4:	sxtw	x0, w8
  40b7c8:	bl	401eb0 <malloc@plt>
  40b7cc:	cmp	w19, #0x1
  40b7d0:	mov	x8, x0
  40b7d4:	b.lt	40b7fc <_ZdlPvm@@Base+0x1390>  // b.tstop
  40b7d8:	mov	x8, x0
  40b7dc:	b	40b7ec <_ZdlPvm@@Base+0x1380>
  40b7e0:	subs	x19, x19, #0x1
  40b7e4:	add	x20, x20, #0x1
  40b7e8:	b.eq	40b7fc <_ZdlPvm@@Base+0x1390>  // b.none
  40b7ec:	ldrb	w9, [x20]
  40b7f0:	cbz	w9, 40b7e0 <_ZdlPvm@@Base+0x1374>
  40b7f4:	strb	w9, [x8], #1
  40b7f8:	b	40b7e0 <_ZdlPvm@@Base+0x1374>
  40b7fc:	ldp	x20, x19, [sp, #16]
  40b800:	strb	wzr, [x8]
  40b804:	ldp	x29, x30, [sp], #32
  40b808:	ret
  40b80c:	stp	x29, x30, [sp, #-64]!
  40b810:	str	x23, [sp, #16]
  40b814:	stp	x22, x21, [sp, #32]
  40b818:	stp	x20, x19, [sp, #48]
  40b81c:	mov	x29, sp
  40b820:	ldrsw	x8, [x0, #8]
  40b824:	mov	x19, x0
  40b828:	mov	x10, x8
  40b82c:	mov	x9, x10
  40b830:	subs	x10, x10, #0x1
  40b834:	b.lt	40b84c <_ZdlPvm@@Base+0x13e0>  // b.tstop
  40b838:	ldr	x11, [x19]
  40b83c:	add	x11, x11, x9
  40b840:	ldurb	w11, [x11, #-1]
  40b844:	cmp	w11, #0x20
  40b848:	b.eq	40b82c <_ZdlPvm@@Base+0x13c0>  // b.none
  40b84c:	ldr	x20, [x19]
  40b850:	cmp	w9, #0x2
  40b854:	sub	w9, w9, #0x1
  40b858:	b.lt	40b880 <_ZdlPvm@@Base+0x1414>  // b.tstop
  40b85c:	ldrb	w10, [x20]
  40b860:	mov	x21, x20
  40b864:	cmp	w10, #0x20
  40b868:	b.ne	40b884 <_ZdlPvm@@Base+0x1418>  // b.any
  40b86c:	ldrb	w10, [x21, #1]!
  40b870:	sub	w9, w9, #0x1
  40b874:	cmp	w10, #0x20
  40b878:	b.eq	40b86c <_ZdlPvm@@Base+0x1400>  // b.none
  40b87c:	b	40b884 <_ZdlPvm@@Base+0x1418>
  40b880:	mov	x21, x20
  40b884:	sub	w8, w8, #0x1
  40b888:	cmp	w8, w9
  40b88c:	b.eq	40b8e0 <_ZdlPvm@@Base+0x1474>  // b.none
  40b890:	tbnz	w9, #31, 40b8c8 <_ZdlPvm@@Base+0x145c>
  40b894:	ldrsw	x0, [x19, #12]
  40b898:	add	w23, w9, #0x1
  40b89c:	str	w23, [x19, #8]
  40b8a0:	bl	401aa0 <_Znam@plt>
  40b8a4:	sxtw	x2, w23
  40b8a8:	mov	x1, x21
  40b8ac:	mov	x22, x0
  40b8b0:	bl	401ac0 <memcpy@plt>
  40b8b4:	cbz	x20, 40b8c0 <_ZdlPvm@@Base+0x1454>
  40b8b8:	mov	x0, x20
  40b8bc:	bl	401de0 <_ZdaPv@plt>
  40b8c0:	str	x22, [x19]
  40b8c4:	b	40b8e0 <_ZdlPvm@@Base+0x1474>
  40b8c8:	str	wzr, [x19, #8]
  40b8cc:	cbz	x20, 40b8e0 <_ZdlPvm@@Base+0x1474>
  40b8d0:	mov	x0, x20
  40b8d4:	bl	401de0 <_ZdaPv@plt>
  40b8d8:	str	xzr, [x19]
  40b8dc:	str	wzr, [x19, #12]
  40b8e0:	ldp	x20, x19, [sp, #48]
  40b8e4:	ldp	x22, x21, [sp, #32]
  40b8e8:	ldr	x23, [sp, #16]
  40b8ec:	ldp	x29, x30, [sp], #64
  40b8f0:	ret
  40b8f4:	stp	x29, x30, [sp, #-48]!
  40b8f8:	str	x21, [sp, #16]
  40b8fc:	stp	x20, x19, [sp, #32]
  40b900:	mov	x29, sp
  40b904:	mov	x19, x1
  40b908:	mov	x20, x0
  40b90c:	bl	40b994 <_ZdlPvm@@Base+0x1528>
  40b910:	mov	w21, w0
  40b914:	mov	x0, x20
  40b918:	bl	404840 <feof@plt+0x28a0>
  40b91c:	cmp	w21, #0x1
  40b920:	b.lt	40b940 <_ZdlPvm@@Base+0x14d4>  // b.tstop
  40b924:	mov	x20, x0
  40b928:	mov	w21, w21
  40b92c:	ldrb	w0, [x20], #1
  40b930:	mov	x1, x19
  40b934:	bl	401b70 <putc@plt>
  40b938:	subs	x21, x21, #0x1
  40b93c:	b.ne	40b92c <_ZdlPvm@@Base+0x14c0>  // b.any
  40b940:	ldp	x20, x19, [sp, #32]
  40b944:	ldr	x21, [sp, #16]
  40b948:	ldp	x29, x30, [sp], #48
  40b94c:	ret
  40b950:	stp	x29, x30, [sp, #-32]!
  40b954:	stp	x20, x19, [sp, #16]
  40b958:	mov	x29, sp
  40b95c:	adrp	x20, 424000 <stderr@@GLIBC_2.17+0x1108>
  40b960:	add	x20, x20, #0x4f0
  40b964:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1b94>
  40b968:	mov	w2, w0
  40b96c:	add	x1, x1, #0xf84
  40b970:	mov	x0, x20
  40b974:	mov	x19, x8
  40b978:	bl	401c80 <sprintf@plt>
  40b97c:	mov	x0, x19
  40b980:	mov	x1, x20
  40b984:	bl	40af44 <_ZdlPvm@@Base+0xad8>
  40b988:	ldp	x20, x19, [sp, #16]
  40b98c:	ldp	x29, x30, [sp], #32
  40b990:	ret
  40b994:	ldr	w0, [x0, #8]
  40b998:	ret
  40b99c:	cbz	x0, 40b9cc <_ZdlPvm@@Base+0x1560>
  40b9a0:	stp	x29, x30, [sp, #-32]!
  40b9a4:	str	x19, [sp, #16]
  40b9a8:	mov	x29, sp
  40b9ac:	mov	x19, x0
  40b9b0:	bl	401b40 <strlen@plt>
  40b9b4:	add	x0, x0, #0x1
  40b9b8:	bl	401eb0 <malloc@plt>
  40b9bc:	mov	x1, x19
  40b9c0:	bl	401c60 <strcpy@plt>
  40b9c4:	ldr	x19, [sp, #16]
  40b9c8:	ldp	x29, x30, [sp], #32
  40b9cc:	ret
  40b9d0:	stp	x29, x30, [sp, #-48]!
  40b9d4:	stp	x22, x21, [sp, #16]
  40b9d8:	stp	x20, x19, [sp, #32]
  40b9dc:	mov	x29, sp
  40b9e0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40b9e4:	add	x0, x0, #0x2f6
  40b9e8:	bl	401ef0 <getenv@plt>
  40b9ec:	mov	x20, x0
  40b9f0:	cbnz	x0, 40ba10 <_ZdlPvm@@Base+0x15a4>
  40b9f4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40b9f8:	add	x0, x0, #0x2fc
  40b9fc:	bl	401ef0 <getenv@plt>
  40ba00:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x3b94>
  40ba04:	add	x8, x8, #0x303
  40ba08:	cmp	x0, #0x0
  40ba0c:	csel	x20, x8, x0, eq  // eq = none
  40ba10:	mov	x0, x20
  40ba14:	bl	401b40 <strlen@plt>
  40ba18:	add	x8, x20, x0
  40ba1c:	ldurb	w8, [x8, #-1]
  40ba20:	mov	w9, #0x1                   	// #1
  40ba24:	mov	x10, #0x1                   	// #1
  40ba28:	movk	x10, #0x8000, lsl #32
  40ba2c:	cmp	x8, #0x3f
  40ba30:	lsl	x8, x9, x8
  40ba34:	cset	w9, hi  // hi = pmore
  40ba38:	tst	x8, x10
  40ba3c:	cset	w8, eq  // eq = none
  40ba40:	orr	w22, w9, w8
  40ba44:	add	x21, x0, x22
  40ba48:	add	x0, x21, #0x1
  40ba4c:	bl	401aa0 <_Znam@plt>
  40ba50:	mov	x1, x20
  40ba54:	mov	x19, x0
  40ba58:	bl	401c60 <strcpy@plt>
  40ba5c:	cmp	w22, #0x1
  40ba60:	b.ne	40ba74 <_ZdlPvm@@Base+0x1608>  // b.any
  40ba64:	mov	x0, x19
  40ba68:	bl	401b40 <strlen@plt>
  40ba6c:	mov	w8, #0x2f                  	// #47
  40ba70:	strh	w8, [x19, x0]
  40ba74:	mov	x0, x19
  40ba78:	bl	40c268 <_ZdlPvm@@Base+0x1dfc>
  40ba7c:	cmp	x0, #0xe
  40ba80:	b.hi	40ba9c <_ZdlPvm@@Base+0x1630>  // b.pmore
  40ba84:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  40ba88:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40ba8c:	mov	w9, #0x1                   	// #1
  40ba90:	add	x20, x20, #0xa01
  40ba94:	str	w9, [x8, #1296]
  40ba98:	b	40baa4 <_ZdlPvm@@Base+0x1638>
  40ba9c:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1b94>
  40baa0:	add	x20, x20, #0x7be
  40baa4:	mov	x0, x20
  40baa8:	bl	401b40 <strlen@plt>
  40baac:	add	x8, x0, x21
  40bab0:	adrp	x9, 424000 <stderr@@GLIBC_2.17+0x1108>
  40bab4:	add	x0, x8, #0x1
  40bab8:	str	x8, [x9, #1288]
  40babc:	bl	401aa0 <_Znam@plt>
  40bac0:	adrp	x21, 424000 <stderr@@GLIBC_2.17+0x1108>
  40bac4:	mov	x1, x19
  40bac8:	str	x0, [x21, #1280]
  40bacc:	bl	401c60 <strcpy@plt>
  40bad0:	ldr	x0, [x21, #1280]
  40bad4:	mov	x1, x20
  40bad8:	bl	401f80 <strcat@plt>
  40badc:	mov	x0, x19
  40bae0:	bl	401de0 <_ZdaPv@plt>
  40bae4:	ldp	x20, x19, [sp, #32]
  40bae8:	ldp	x22, x21, [sp, #16]
  40baec:	ldp	x29, x30, [sp], #48
  40baf0:	ret
  40baf4:	stp	x29, x30, [sp, #-16]!
  40baf8:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40bafc:	ldr	x0, [x8, #1280]
  40bb00:	mov	x29, sp
  40bb04:	cbz	x0, 40bb0c <_ZdlPvm@@Base+0x16a0>
  40bb08:	bl	401de0 <_ZdaPv@plt>
  40bb0c:	ldp	x29, x30, [sp], #16
  40bb10:	ret
  40bb14:	stp	x29, x30, [sp, #-48]!
  40bb18:	str	x21, [sp, #16]
  40bb1c:	stp	x20, x19, [sp, #32]
  40bb20:	mov	x29, sp
  40bb24:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40bb28:	ldr	w8, [x8, #1296]
  40bb2c:	cmp	w8, #0x0
  40bb30:	csel	x19, x0, x1, eq  // eq = none
  40bb34:	cbz	x19, 40bb48 <_ZdlPvm@@Base+0x16dc>
  40bb38:	mov	x0, x19
  40bb3c:	bl	401b40 <strlen@plt>
  40bb40:	mov	x21, x0
  40bb44:	b	40bb4c <_ZdlPvm@@Base+0x16e0>
  40bb48:	mov	w21, wzr
  40bb4c:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40bb50:	ldr	x8, [x8, #1288]
  40bb54:	add	x8, x8, w21, sxtw
  40bb58:	add	x0, x8, #0x7
  40bb5c:	bl	401aa0 <_Znam@plt>
  40bb60:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40bb64:	ldr	x1, [x8, #1280]
  40bb68:	mov	x20, x0
  40bb6c:	bl	401c60 <strcpy@plt>
  40bb70:	cmp	w21, #0x1
  40bb74:	b.lt	40bb84 <_ZdlPvm@@Base+0x1718>  // b.tstop
  40bb78:	mov	x0, x20
  40bb7c:	mov	x1, x19
  40bb80:	bl	401f80 <strcat@plt>
  40bb84:	mov	x0, x20
  40bb88:	bl	401b40 <strlen@plt>
  40bb8c:	add	x8, x20, x0
  40bb90:	mov	x0, x20
  40bb94:	ldp	x20, x19, [sp, #32]
  40bb98:	ldr	x21, [sp, #16]
  40bb9c:	mov	w9, #0x5858                	// #22616
  40bba0:	mov	w10, #0x5858                	// #22616
  40bba4:	movk	w9, #0x5858, lsl #16
  40bba8:	movk	w10, #0x58, lsl #16
  40bbac:	str	w9, [x8]
  40bbb0:	stur	w10, [x8, #3]
  40bbb4:	ldp	x29, x30, [sp], #48
  40bbb8:	ret
  40bbbc:	sub	sp, sp, #0x50
  40bbc0:	stp	x29, x30, [sp, #32]
  40bbc4:	stp	x22, x21, [sp, #48]
  40bbc8:	stp	x20, x19, [sp, #64]
  40bbcc:	add	x29, sp, #0x20
  40bbd0:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40bbd4:	ldr	x19, [x8, #1304]
  40bbd8:	cbz	x19, 40bc54 <_ZdlPvm@@Base+0x17e8>
  40bbdc:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x3b94>
  40bbe0:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bbe4:	add	x20, x20, #0x30f
  40bbe8:	add	x21, x21, #0xfc8
  40bbec:	b	40bc00 <_ZdlPvm@@Base+0x1794>
  40bbf0:	mov	x0, x19
  40bbf4:	bl	40a454 <_ZdlPv@@Base>
  40bbf8:	mov	x19, x22
  40bbfc:	cbz	x22, 40bc54 <_ZdlPvm@@Base+0x17e8>
  40bc00:	ldr	x0, [x19]
  40bc04:	bl	401cb0 <unlink@plt>
  40bc08:	tbz	w0, #31, 40bc44 <_ZdlPvm@@Base+0x17d8>
  40bc0c:	ldr	x1, [x19]
  40bc10:	add	x0, sp, #0x10
  40bc14:	bl	404f80 <feof@plt+0x2fe0>
  40bc18:	bl	401df0 <__errno_location@plt>
  40bc1c:	ldr	w0, [x0]
  40bc20:	bl	401c50 <strerror@plt>
  40bc24:	mov	x1, x0
  40bc28:	mov	x0, sp
  40bc2c:	bl	404f80 <feof@plt+0x2fe0>
  40bc30:	add	x1, sp, #0x10
  40bc34:	mov	x2, sp
  40bc38:	mov	x0, x20
  40bc3c:	mov	x3, x21
  40bc40:	bl	405214 <feof@plt+0x3274>
  40bc44:	ldp	x0, x22, [x19]
  40bc48:	cbz	x0, 40bbf0 <_ZdlPvm@@Base+0x1784>
  40bc4c:	bl	401de0 <_ZdaPv@plt>
  40bc50:	b	40bbf0 <_ZdlPvm@@Base+0x1784>
  40bc54:	ldp	x20, x19, [sp, #64]
  40bc58:	ldp	x22, x21, [sp, #48]
  40bc5c:	ldp	x29, x30, [sp, #32]
  40bc60:	add	sp, sp, #0x50
  40bc64:	ret
  40bc68:	bl	404f4c <feof@plt+0x2fac>
  40bc6c:	bl	404f4c <feof@plt+0x2fac>
  40bc70:	sub	sp, sp, #0x50
  40bc74:	stp	x29, x30, [sp, #16]
  40bc78:	str	x23, [sp, #32]
  40bc7c:	stp	x22, x21, [sp, #48]
  40bc80:	stp	x20, x19, [sp, #64]
  40bc84:	add	x29, sp, #0x10
  40bc88:	mov	x19, x0
  40bc8c:	mov	x0, x1
  40bc90:	mov	x1, x2
  40bc94:	mov	w21, w3
  40bc98:	bl	40bb14 <_ZdlPvm@@Base+0x16a8>
  40bc9c:	mov	x20, x0
  40bca0:	bl	401df0 <__errno_location@plt>
  40bca4:	mov	x22, x0
  40bca8:	str	wzr, [x0]
  40bcac:	mov	x0, x20
  40bcb0:	bl	401d00 <mkstemp@plt>
  40bcb4:	mov	w23, w0
  40bcb8:	tbz	w0, #31, 40bcec <_ZdlPvm@@Base+0x1880>
  40bcbc:	ldr	w0, [x22]
  40bcc0:	bl	401c50 <strerror@plt>
  40bcc4:	mov	x1, x0
  40bcc8:	mov	x0, sp
  40bccc:	bl	404f80 <feof@plt+0x2fe0>
  40bcd0:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bcd4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40bcd8:	add	x2, x2, #0xfc8
  40bcdc:	add	x0, x0, #0x326
  40bce0:	mov	x1, sp
  40bce4:	mov	x3, x2
  40bce8:	bl	4052a8 <feof@plt+0x3308>
  40bcec:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x3b94>
  40bcf0:	add	x1, x1, #0x347
  40bcf4:	mov	w0, w23
  40bcf8:	str	wzr, [x22]
  40bcfc:	bl	401f60 <fdopen@plt>
  40bd00:	mov	x23, x0
  40bd04:	cbz	x0, 40bd20 <_ZdlPvm@@Base+0x18b4>
  40bd08:	cbz	w21, 40bd14 <_ZdlPvm@@Base+0x18a8>
  40bd0c:	mov	x0, x20
  40bd10:	bl	40bd7c <_ZdlPvm@@Base+0x1910>
  40bd14:	cbz	x19, 40bd58 <_ZdlPvm@@Base+0x18ec>
  40bd18:	str	x20, [x19]
  40bd1c:	b	40bd60 <_ZdlPvm@@Base+0x18f4>
  40bd20:	ldr	w0, [x22]
  40bd24:	bl	401c50 <strerror@plt>
  40bd28:	mov	x1, x0
  40bd2c:	mov	x0, sp
  40bd30:	bl	404f80 <feof@plt+0x2fe0>
  40bd34:	adrp	x2, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bd38:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x3b94>
  40bd3c:	add	x2, x2, #0xfc8
  40bd40:	add	x0, x0, #0x34a
  40bd44:	mov	x1, sp
  40bd48:	mov	x3, x2
  40bd4c:	bl	4052a8 <feof@plt+0x3308>
  40bd50:	cbnz	w21, 40bd0c <_ZdlPvm@@Base+0x18a0>
  40bd54:	b	40bd14 <_ZdlPvm@@Base+0x18a8>
  40bd58:	mov	x0, x20
  40bd5c:	bl	401de0 <_ZdaPv@plt>
  40bd60:	mov	x0, x23
  40bd64:	ldp	x20, x19, [sp, #64]
  40bd68:	ldp	x22, x21, [sp, #48]
  40bd6c:	ldr	x23, [sp, #32]
  40bd70:	ldp	x29, x30, [sp, #16]
  40bd74:	add	sp, sp, #0x50
  40bd78:	ret
  40bd7c:	stp	x29, x30, [sp, #-32]!
  40bd80:	stp	x20, x19, [sp, #16]
  40bd84:	mov	x29, sp
  40bd88:	mov	x19, x0
  40bd8c:	bl	401b40 <strlen@plt>
  40bd90:	add	x0, x0, #0x1
  40bd94:	bl	401aa0 <_Znam@plt>
  40bd98:	mov	x1, x19
  40bd9c:	mov	x20, x0
  40bda0:	bl	401c60 <strcpy@plt>
  40bda4:	mov	w0, #0x10                  	// #16
  40bda8:	bl	40a3d0 <_Znwm@@Base>
  40bdac:	mov	x1, x20
  40bdb0:	mov	x19, x0
  40bdb4:	bl	40bdd4 <_ZdlPvm@@Base+0x1968>
  40bdb8:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40bdbc:	ldr	x9, [x8, #1304]
  40bdc0:	str	x19, [x8, #1304]
  40bdc4:	str	x9, [x19, #8]
  40bdc8:	ldp	x20, x19, [sp, #16]
  40bdcc:	ldp	x29, x30, [sp], #32
  40bdd0:	ret
  40bdd4:	stp	x1, xzr, [x0]
  40bdd8:	ret
  40bddc:	stp	x29, x30, [sp, #-80]!
  40bde0:	stp	x24, x23, [sp, #32]
  40bde4:	stp	x22, x21, [sp, #48]
  40bde8:	stp	x20, x19, [sp, #64]
  40bdec:	ldrb	w8, [x0]
  40bdf0:	str	x25, [sp, #16]
  40bdf4:	mov	x29, sp
  40bdf8:	cmp	w8, #0x75
  40bdfc:	b.ne	40beec <_ZdlPvm@@Base+0x1a80>  // b.any
  40be00:	add	x19, x0, #0x1
  40be04:	adrp	x20, 424000 <stderr@@GLIBC_2.17+0x1108>
  40be08:	adrp	x21, 424000 <stderr@@GLIBC_2.17+0x1108>
  40be0c:	adrp	x22, 424000 <stderr@@GLIBC_2.17+0x1108>
  40be10:	add	x20, x20, #0x924
  40be14:	add	x21, x21, #0x824
  40be18:	add	x22, x22, #0x624
  40be1c:	mov	x24, x19
  40be20:	mov	x23, x19
  40be24:	mov	w25, wzr
  40be28:	ldrb	w1, [x23]
  40be2c:	mov	x0, x20
  40be30:	bl	408440 <feof@plt+0x64a0>
  40be34:	cbz	w0, 40be98 <_ZdlPvm@@Base+0x1a2c>
  40be38:	ldrb	w1, [x23]
  40be3c:	mov	x0, x21
  40be40:	bl	408440 <feof@plt+0x64a0>
  40be44:	cbz	w0, 40be50 <_ZdlPvm@@Base+0x19e4>
  40be48:	mov	w8, #0xffffffd0            	// #-48
  40be4c:	b	40be64 <_ZdlPvm@@Base+0x19f8>
  40be50:	ldrb	w1, [x23]
  40be54:	mov	x0, x22
  40be58:	bl	408440 <feof@plt+0x64a0>
  40be5c:	cbz	w0, 40be98 <_ZdlPvm@@Base+0x1a2c>
  40be60:	mov	w8, #0xffffffc9            	// #-55
  40be64:	ldrb	w9, [x23]
  40be68:	add	w8, w8, w25, lsl #4
  40be6c:	add	w25, w8, w9
  40be70:	cmp	w25, #0x110, lsl #12
  40be74:	b.ge	40be98 <_ZdlPvm@@Base+0x1a2c>  // b.tcont
  40be78:	ldrb	w8, [x23, #1]!
  40be7c:	cmp	w8, #0x5f
  40be80:	b.eq	40be88 <_ZdlPvm@@Base+0x1a1c>  // b.none
  40be84:	cbnz	w8, 40be28 <_ZdlPvm@@Base+0x19bc>
  40be88:	orr	w9, w25, #0x400
  40be8c:	lsr	w9, w9, #10
  40be90:	cmp	w9, #0x37
  40be94:	b.ne	40bea8 <_ZdlPvm@@Base+0x1a3c>  // b.any
  40be98:	mov	w8, #0x1                   	// #1
  40be9c:	mov	x24, x23
  40bea0:	cbz	w8, 40be24 <_ZdlPvm@@Base+0x19b8>
  40bea4:	b	40bee4 <_ZdlPvm@@Base+0x1a78>
  40bea8:	cmp	w25, #0x10, lsl #12
  40beac:	b.lt	40bec0 <_ZdlPvm@@Base+0x1a54>  // b.tstop
  40beb0:	ldrb	w9, [x24]
  40beb4:	cmp	w9, #0x30
  40beb8:	b.eq	40be98 <_ZdlPvm@@Base+0x1a2c>  // b.none
  40bebc:	b	40becc <_ZdlPvm@@Base+0x1a60>
  40bec0:	sub	x9, x23, x24
  40bec4:	cmp	x9, #0x4
  40bec8:	b.ne	40be98 <_ZdlPvm@@Base+0x1a2c>  // b.any
  40becc:	cmp	w8, #0x0
  40bed0:	cset	w8, eq  // eq = none
  40bed4:	cinc	x23, x23, ne  // ne = any
  40bed8:	lsl	w8, w8, #1
  40bedc:	mov	x24, x23
  40bee0:	cbz	w8, 40be24 <_ZdlPvm@@Base+0x19b8>
  40bee4:	cmp	w8, #0x2
  40bee8:	b.eq	40bef0 <_ZdlPvm@@Base+0x1a84>  // b.none
  40beec:	mov	x19, xzr
  40bef0:	mov	x0, x19
  40bef4:	ldp	x20, x19, [sp, #64]
  40bef8:	ldp	x22, x21, [sp, #48]
  40befc:	ldp	x24, x23, [sp, #32]
  40bf00:	ldr	x25, [sp, #16]
  40bf04:	ldp	x29, x30, [sp], #80
  40bf08:	ret
  40bf0c:	stp	x29, x30, [sp, #-48]!
  40bf10:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x1108>
  40bf14:	ldr	x2, [x8, #1256]
  40bf18:	str	x21, [sp, #16]
  40bf1c:	stp	x20, x19, [sp, #32]
  40bf20:	mov	x19, x1
  40bf24:	mov	w20, w0
  40bf28:	adrp	x21, 422000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bf2c:	mov	x29, sp
  40bf30:	cbz	x2, 40bf44 <_ZdlPvm@@Base+0x1ad8>
  40bf34:	ldr	x0, [x21, #3832]
  40bf38:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x3b94>
  40bf3c:	add	x1, x1, #0x361
  40bf40:	bl	401b50 <fprintf@plt>
  40bf44:	ldr	x0, [x21, #3832]
  40bf48:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x3b94>
  40bf4c:	add	x1, x1, #0x366
  40bf50:	mov	w2, w20
  40bf54:	mov	x3, x19
  40bf58:	bl	401b50 <fprintf@plt>
  40bf5c:	ldr	x0, [x21, #3832]
  40bf60:	bl	401db0 <fflush@plt>
  40bf64:	bl	401ee0 <abort@plt>
  40bf68:	movi	v0.2d, #0x0
  40bf6c:	stp	q0, q0, [x0, #224]
  40bf70:	stp	q0, q0, [x0, #192]
  40bf74:	stp	q0, q0, [x0, #160]
  40bf78:	stp	q0, q0, [x0, #128]
  40bf7c:	stp	q0, q0, [x0, #96]
  40bf80:	stp	q0, q0, [x0, #64]
  40bf84:	stp	q0, q0, [x0, #32]
  40bf88:	stp	q0, q0, [x0]
  40bf8c:	ret
  40bf90:	stp	x29, x30, [sp, #-16]!
  40bf94:	mov	x29, sp
  40bf98:	bl	40bf68 <_ZdlPvm@@Base+0x1afc>
  40bf9c:	ldp	x29, x30, [sp], #16
  40bfa0:	ret
  40bfa4:	stp	x29, x30, [sp, #-32]!
  40bfa8:	stp	x20, x19, [sp, #16]
  40bfac:	mov	x29, sp
  40bfb0:	mov	x20, x1
  40bfb4:	mov	x19, x0
  40bfb8:	bl	40bf68 <_ZdlPvm@@Base+0x1afc>
  40bfbc:	ldrb	w8, [x20]
  40bfc0:	cbz	w8, 40bfdc <_ZdlPvm@@Base+0x1b70>
  40bfc4:	add	x9, x20, #0x1
  40bfc8:	mov	w10, #0x1                   	// #1
  40bfcc:	and	x8, x8, #0xff
  40bfd0:	strb	w10, [x19, x8]
  40bfd4:	ldrb	w8, [x9], #1
  40bfd8:	cbnz	w8, 40bfcc <_ZdlPvm@@Base+0x1b60>
  40bfdc:	ldp	x20, x19, [sp, #16]
  40bfe0:	ldp	x29, x30, [sp], #32
  40bfe4:	ret
  40bfe8:	stp	x29, x30, [sp, #-32]!
  40bfec:	stp	x20, x19, [sp, #16]
  40bff0:	mov	x29, sp
  40bff4:	mov	x20, x1
  40bff8:	mov	x19, x0
  40bffc:	bl	40bf68 <_ZdlPvm@@Base+0x1afc>
  40c000:	ldrb	w8, [x20]
  40c004:	cbz	w8, 40c020 <_ZdlPvm@@Base+0x1bb4>
  40c008:	add	x9, x20, #0x1
  40c00c:	mov	w10, #0x1                   	// #1
  40c010:	and	x8, x8, #0xff
  40c014:	strb	w10, [x19, x8]
  40c018:	ldrb	w8, [x9], #1
  40c01c:	cbnz	w8, 40c010 <_ZdlPvm@@Base+0x1ba4>
  40c020:	ldp	x20, x19, [sp, #16]
  40c024:	ldp	x29, x30, [sp], #32
  40c028:	ret
  40c02c:	ret
  40c030:	mov	x8, xzr
  40c034:	mov	w9, #0x1                   	// #1
  40c038:	b	40c048 <_ZdlPvm@@Base+0x1bdc>
  40c03c:	add	x8, x8, #0x1
  40c040:	cmp	x8, #0x100
  40c044:	b.eq	40c058 <_ZdlPvm@@Base+0x1bec>  // b.none
  40c048:	ldrb	w10, [x1, x8]
  40c04c:	cbz	w10, 40c03c <_ZdlPvm@@Base+0x1bd0>
  40c050:	strb	w9, [x0, x8]
  40c054:	b	40c03c <_ZdlPvm@@Base+0x1bd0>
  40c058:	ret
  40c05c:	stp	x29, x30, [sp, #-96]!
  40c060:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x2108>
  40c064:	ldr	w9, [x8, #36]
  40c068:	stp	x28, x27, [sp, #16]
  40c06c:	stp	x26, x25, [sp, #32]
  40c070:	stp	x24, x23, [sp, #48]
  40c074:	stp	x22, x21, [sp, #64]
  40c078:	stp	x20, x19, [sp, #80]
  40c07c:	mov	x29, sp
  40c080:	cbz	w9, 40c0a0 <_ZdlPvm@@Base+0x1c34>
  40c084:	ldp	x20, x19, [sp, #80]
  40c088:	ldp	x22, x21, [sp, #64]
  40c08c:	ldp	x24, x23, [sp, #48]
  40c090:	ldp	x26, x25, [sp, #32]
  40c094:	ldp	x28, x27, [sp, #16]
  40c098:	ldp	x29, x30, [sp], #96
  40c09c:	ret
  40c0a0:	adrp	x23, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c0a4:	adrp	x24, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c0a8:	adrp	x25, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c0ac:	adrp	x26, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c0b0:	adrp	x27, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c0b4:	adrp	x28, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c0b8:	adrp	x20, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c0bc:	adrp	x21, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c0c0:	mov	x19, xzr
  40c0c4:	mov	w9, #0x1                   	// #1
  40c0c8:	add	x23, x23, #0x824
  40c0cc:	add	x24, x24, #0x924
  40c0d0:	add	x25, x25, #0xa24
  40c0d4:	add	x26, x26, #0xb24
  40c0d8:	add	x27, x27, #0xc24
  40c0dc:	add	x28, x28, #0xd24
  40c0e0:	add	x20, x20, #0xe24
  40c0e4:	add	x21, x21, #0xf24
  40c0e8:	str	w9, [x8, #36]
  40c0ec:	b	40c108 <_ZdlPvm@@Base+0x1c9c>
  40c0f0:	mov	w8, wzr
  40c0f4:	strb	wzr, [x20, x19]
  40c0f8:	strb	w8, [x21, x19]
  40c0fc:	add	x19, x19, #0x1
  40c100:	cmp	x19, #0x100
  40c104:	b.eq	40c084 <_ZdlPvm@@Base+0x1c18>  // b.none
  40c108:	ands	x22, x19, #0x7fffff80
  40c10c:	b.eq	40c130 <_ZdlPvm@@Base+0x1cc4>  // b.none
  40c110:	adrp	x9, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c114:	add	x9, x9, #0x524
  40c118:	strb	wzr, [x9, x19]
  40c11c:	adrp	x9, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c120:	mov	w8, wzr
  40c124:	add	x9, x9, #0x624
  40c128:	strb	wzr, [x9, x19]
  40c12c:	b	40c178 <_ZdlPvm@@Base+0x1d0c>
  40c130:	mov	w0, w19
  40c134:	bl	401dd0 <isalpha@plt>
  40c138:	cmp	w0, #0x0
  40c13c:	adrp	x9, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c140:	cset	w8, ne  // ne = any
  40c144:	add	x9, x9, #0x524
  40c148:	mov	w0, w19
  40c14c:	strb	w8, [x9, x19]
  40c150:	bl	401d60 <isupper@plt>
  40c154:	cmp	w0, #0x0
  40c158:	adrp	x9, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c15c:	cset	w8, ne  // ne = any
  40c160:	add	x9, x9, #0x624
  40c164:	mov	w0, w19
  40c168:	strb	w8, [x9, x19]
  40c16c:	bl	401b90 <islower@plt>
  40c170:	cmp	w0, #0x0
  40c174:	cset	w8, ne  // ne = any
  40c178:	adrp	x9, 424000 <stderr@@GLIBC_2.17+0x1108>
  40c17c:	add	x9, x9, #0x724
  40c180:	strb	w8, [x9, x19]
  40c184:	cbz	x22, 40c1bc <_ZdlPvm@@Base+0x1d50>
  40c188:	mov	w8, wzr
  40c18c:	strb	wzr, [x23, x19]
  40c190:	strb	w8, [x24, x19]
  40c194:	cbz	x22, 40c1e8 <_ZdlPvm@@Base+0x1d7c>
  40c198:	mov	w8, wzr
  40c19c:	strb	wzr, [x25, x19]
  40c1a0:	strb	w8, [x26, x19]
  40c1a4:	cbz	x22, 40c214 <_ZdlPvm@@Base+0x1da8>
  40c1a8:	mov	w8, wzr
  40c1ac:	strb	wzr, [x27, x19]
  40c1b0:	strb	w8, [x28, x19]
  40c1b4:	cbnz	x22, 40c0f0 <_ZdlPvm@@Base+0x1c84>
  40c1b8:	b	40c240 <_ZdlPvm@@Base+0x1dd4>
  40c1bc:	mov	w0, w19
  40c1c0:	bl	401e90 <isdigit@plt>
  40c1c4:	cmp	w0, #0x0
  40c1c8:	cset	w8, ne  // ne = any
  40c1cc:	mov	w0, w19
  40c1d0:	strb	w8, [x23, x19]
  40c1d4:	bl	401c90 <isxdigit@plt>
  40c1d8:	cmp	w0, #0x0
  40c1dc:	cset	w8, ne  // ne = any
  40c1e0:	strb	w8, [x24, x19]
  40c1e4:	cbnz	x22, 40c198 <_ZdlPvm@@Base+0x1d2c>
  40c1e8:	mov	w0, w19
  40c1ec:	bl	401bb0 <isspace@plt>
  40c1f0:	cmp	w0, #0x0
  40c1f4:	cset	w8, ne  // ne = any
  40c1f8:	mov	w0, w19
  40c1fc:	strb	w8, [x25, x19]
  40c200:	bl	401ec0 <ispunct@plt>
  40c204:	cmp	w0, #0x0
  40c208:	cset	w8, ne  // ne = any
  40c20c:	strb	w8, [x26, x19]
  40c210:	cbnz	x22, 40c1a8 <_ZdlPvm@@Base+0x1d3c>
  40c214:	mov	w0, w19
  40c218:	bl	401b30 <isalnum@plt>
  40c21c:	cmp	w0, #0x0
  40c220:	cset	w8, ne  // ne = any
  40c224:	mov	w0, w19
  40c228:	strb	w8, [x27, x19]
  40c22c:	bl	401d50 <isprint@plt>
  40c230:	cmp	w0, #0x0
  40c234:	cset	w8, ne  // ne = any
  40c238:	strb	w8, [x28, x19]
  40c23c:	cbnz	x22, 40c0f0 <_ZdlPvm@@Base+0x1c84>
  40c240:	mov	w0, w19
  40c244:	bl	401d20 <isgraph@plt>
  40c248:	cmp	w0, #0x0
  40c24c:	cset	w8, ne  // ne = any
  40c250:	mov	w0, w19
  40c254:	strb	w8, [x20, x19]
  40c258:	bl	401ed0 <iscntrl@plt>
  40c25c:	cmp	w0, #0x0
  40c260:	cset	w8, ne  // ne = any
  40c264:	b	40c0f8 <_ZdlPvm@@Base+0x1c8c>
  40c268:	stp	x29, x30, [sp, #-16]!
  40c26c:	mov	w1, #0x3                   	// #3
  40c270:	mov	x29, sp
  40c274:	bl	401dc0 <pathconf@plt>
  40c278:	ldp	x29, x30, [sp], #16
  40c27c:	ret
  40c280:	stp	x29, x30, [sp, #-64]!
  40c284:	mov	x29, sp
  40c288:	stp	x19, x20, [sp, #16]
  40c28c:	adrp	x20, 420000 <_ZdlPvm@@Base+0x15b94>
  40c290:	add	x20, x20, #0xd68
  40c294:	stp	x21, x22, [sp, #32]
  40c298:	adrp	x21, 420000 <_ZdlPvm@@Base+0x15b94>
  40c29c:	add	x21, x21, #0xd10
  40c2a0:	sub	x20, x20, x21
  40c2a4:	mov	w22, w0
  40c2a8:	stp	x23, x24, [sp, #48]
  40c2ac:	mov	x23, x1
  40c2b0:	mov	x24, x2
  40c2b4:	bl	401a60 <_Znam@plt-0x40>
  40c2b8:	cmp	xzr, x20, asr #3
  40c2bc:	b.eq	40c2e8 <_ZdlPvm@@Base+0x1e7c>  // b.none
  40c2c0:	asr	x20, x20, #3
  40c2c4:	mov	x19, #0x0                   	// #0
  40c2c8:	ldr	x3, [x21, x19, lsl #3]
  40c2cc:	mov	x2, x24
  40c2d0:	add	x19, x19, #0x1
  40c2d4:	mov	x1, x23
  40c2d8:	mov	w0, w22
  40c2dc:	blr	x3
  40c2e0:	cmp	x20, x19
  40c2e4:	b.ne	40c2c8 <_ZdlPvm@@Base+0x1e5c>  // b.any
  40c2e8:	ldp	x19, x20, [sp, #16]
  40c2ec:	ldp	x21, x22, [sp, #32]
  40c2f0:	ldp	x23, x24, [sp, #48]
  40c2f4:	ldp	x29, x30, [sp], #64
  40c2f8:	ret
  40c2fc:	nop
  40c300:	ret

Disassembly of section .fini:

000000000040c304 <.fini>:
  40c304:	stp	x29, x30, [sp, #-16]!
  40c308:	mov	x29, sp
  40c30c:	ldp	x29, x30, [sp], #16
  40c310:	ret
