<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p144" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_144{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_144{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_144{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_144{left:69px;bottom:1084px;}
#t5_144{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.18px;}
#t6_144{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_144{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_144{left:69px;bottom:1028px;}
#t9_144{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.18px;}
#ta_144{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tb_144{left:95px;bottom:998px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tc_144{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#td_144{left:69px;bottom:954px;}
#te_144{left:95px;bottom:958px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#tf_144{left:95px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tg_144{left:95px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_144{left:95px;bottom:907px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#ti_144{left:643px;bottom:914px;}
#tj_144{left:650px;bottom:907px;}
#tk_144{left:95px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_144{left:95px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_144{left:95px;bottom:851px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tn_144{left:69px;bottom:825px;}
#to_144{left:95px;bottom:828px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#tp_144{left:95px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tq_144{left:95px;bottom:794px;letter-spacing:-0.14px;}
#tr_144{left:120px;bottom:794px;letter-spacing:-0.17px;}
#ts_144{left:196px;bottom:794px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#tt_144{left:274px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#tu_144{left:330px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tv_144{left:95px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tw_144{left:95px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_144{left:69px;bottom:734px;}
#ty_144{left:95px;bottom:738px;letter-spacing:-0.13px;word-spacing:-0.29px;}
#tz_144{left:95px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t10_144{left:95px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_144{left:95px;bottom:680px;}
#t12_144{left:121px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t13_144{left:121px;bottom:663px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t14_144{left:223px;bottom:663px;}
#t15_144{left:227px;bottom:663px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t16_144{left:293px;bottom:663px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t17_144{left:720px;bottom:663px;letter-spacing:-0.14px;}
#t18_144{left:740px;bottom:663px;}
#t19_144{left:749px;bottom:663px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t1a_144{left:826px;bottom:663px;letter-spacing:-0.13px;}
#t1b_144{left:121px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t1c_144{left:292px;bottom:646px;}
#t1d_144{left:300px;bottom:646px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1e_144{left:121px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_144{left:121px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_144{left:95px;bottom:588px;}
#t1h_144{left:121px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t1i_144{left:121px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1j_144{left:224px;bottom:571px;}
#t1k_144{left:228px;bottom:571px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1l_144{left:729px;bottom:571px;}
#t1m_144{left:738px;bottom:571px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1n_144{left:121px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t1o_144{left:292px;bottom:554px;}
#t1p_144{left:300px;bottom:554px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1q_144{left:121px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_144{left:69px;bottom:511px;}
#t1s_144{left:95px;bottom:515px;letter-spacing:-0.16px;word-spacing:-0.15px;}
#t1t_144{left:95px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t1u_144{left:95px;bottom:481px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t1v_144{left:95px;bottom:464px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1w_144{left:69px;bottom:438px;}
#t1x_144{left:95px;bottom:441px;letter-spacing:-0.21px;word-spacing:-0.17px;}
#t1y_144{left:95px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1z_144{left:95px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t20_144{left:95px;bottom:391px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t21_144{left:95px;bottom:374px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#t22_144{left:95px;bottom:357px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t23_144{left:69px;bottom:331px;}
#t24_144{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t25_144{left:95px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t26_144{left:95px;bottom:301px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t27_144{left:95px;bottom:284px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t28_144{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t29_144{left:69px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t2a_144{left:69px;bottom:149px;letter-spacing:-0.14px;}
#t2b_144{left:91px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2c_144{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t2d_144{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_144{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_144{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_144{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_144{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_144{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_144{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s7_144{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts144" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg144Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg144" style="-webkit-user-select: none;"><object width="935" height="1210" data="144/144.svg" type="image/svg+xml" id="pdf144" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_144" class="t s1_144">4-38 </span><span id="t2_144" class="t s1_144">Vol. 3A </span>
<span id="t3_144" class="t s2_144">PAGING </span>
<span id="t4_144" class="t s3_144">• </span><span id="t5_144" class="t s4_144">W/R (bit 1). </span>
<span id="t6_144" class="t s4_144">If the access causing the page-fault exception was a write, this flag is 1; otherwise, it is 0. This flag describes </span>
<span id="t7_144" class="t s4_144">the access causing the page-fault exception, not the access rights specified by paging. </span>
<span id="t8_144" class="t s3_144">• </span><span id="t9_144" class="t s4_144">U/S (bit 2). </span>
<span id="ta_144" class="t s4_144">If a user-mode access caused the page-fault exception, this flag is 1; it is 0 if a supervisor-mode access did so. </span>
<span id="tb_144" class="t s4_144">This flag describes the access causing the page-fault exception, not the access rights specified by paging. User- </span>
<span id="tc_144" class="t s4_144">mode and supervisor-mode accesses are defined in Section 4.6. </span>
<span id="td_144" class="t s3_144">• </span><span id="te_144" class="t s4_144">RSVD flag (bit 3). </span>
<span id="tf_144" class="t s4_144">This flag is 1 if there is no translation for the linear address because a reserved bit was set in one of the paging- </span>
<span id="tg_144" class="t s4_144">structure entries used to translate that address. (Because reserved bits are not checked in a paging-structure </span>
<span id="th_144" class="t s4_144">entry whose P flag is 0, bit 3 of the error code can be set only if bit 0 is also set. </span>
<span id="ti_144" class="t s5_144">1 </span>
<span id="tj_144" class="t s4_144">) </span>
<span id="tk_144" class="t s4_144">Bits reserved in the paging-structure entries are reserved for future functionality. Software developers should </span>
<span id="tl_144" class="t s4_144">be aware that such bits may be used in the future and that a paging-structure entry that causes a page-fault </span>
<span id="tm_144" class="t s4_144">exception on one processor might not do so in the future. </span>
<span id="tn_144" class="t s3_144">• </span><span id="to_144" class="t s4_144">I/D flag (bit 4). </span>
<span id="tp_144" class="t s4_144">This flag is 1 if (1) the access causing the page-fault exception was an instruction fetch; and (2) either </span>
<span id="tq_144" class="t s4_144">(a) </span><span id="tr_144" class="t s4_144">CR4.SMEP </span><span id="ts_144" class="t s4_144">= 1; or (b) </span><span id="tt_144" class="t s4_144">both (i) </span><span id="tu_144" class="t s4_144">CR4.PAE = 1 (either PAE paging, 4-level paging, or 5-level paging is in use); </span>
<span id="tv_144" class="t s4_144">and (ii) IA32_EFER.NXE = 1. Otherwise, the flag is 0. This flag describes the access causing the page-fault </span>
<span id="tw_144" class="t s4_144">exception, not the access rights specified by paging. </span>
<span id="tx_144" class="t s3_144">• </span><span id="ty_144" class="t s4_144">PK flag (bit 5). </span>
<span id="tz_144" class="t s4_144">This flag is 1 only for data accesses and only with 4-level paging and 5-level paging. In these cases, the setting </span>
<span id="t10_144" class="t s4_144">depends on the mode of the address being accessed: </span>
<span id="t11_144" class="t s4_144">— </span><span id="t12_144" class="t s4_144">For accesses to supervisor-mode addresses, the flag is set if (1) CR4.PKS = 1; (2) the linear address has </span>
<span id="t13_144" class="t s4_144">protection key </span><span id="t14_144" class="t s6_144">i</span><span id="t15_144" class="t s4_144">; and (3) </span><span id="t16_144" class="t s4_144">the IA32_PKRS MSR (see Section 4.6.2) is such that either (a) </span><span id="t17_144" class="t s4_144">AD</span><span id="t18_144" class="t s6_144">i </span><span id="t19_144" class="t s4_144">= 1; or (b) </span><span id="t1a_144" class="t s4_144">the </span>
<span id="t1b_144" class="t s4_144">following all hold: (i) WD</span><span id="t1c_144" class="t s6_144">i </span><span id="t1d_144" class="t s4_144">= 1; (ii) the access is a write access; and (iii) either CR0.WP = 1 or the access </span>
<span id="t1e_144" class="t s4_144">causing the page-fault exception was a user-mode access. (Note that this flag may be set on page faults </span>
<span id="t1f_144" class="t s4_144">due to user-mode accesses to supervisor-mode addresses.) </span>
<span id="t1g_144" class="t s4_144">— </span><span id="t1h_144" class="t s4_144">For accesses to user-mode addresses, the flag is set if (1) CR4.PKE = 1; (2) the linear address has </span>
<span id="t1i_144" class="t s4_144">protection key </span><span id="t1j_144" class="t s6_144">i</span><span id="t1k_144" class="t s4_144">; and (3) the PKRU register (see Section 4.6.2) is such that either (a) AD</span><span id="t1l_144" class="t s6_144">i </span><span id="t1m_144" class="t s4_144">= 1; or (b) the </span>
<span id="t1n_144" class="t s4_144">following all hold: (i) WD</span><span id="t1o_144" class="t s6_144">i </span><span id="t1p_144" class="t s4_144">= 1; (ii) the access is a write access; and (iii) either CR0.WP = 1 or the access </span>
<span id="t1q_144" class="t s4_144">causing the page-fault exception was a user-mode access. </span>
<span id="t1r_144" class="t s3_144">• </span><span id="t1s_144" class="t s4_144">SS (bit 6). </span>
<span id="t1t_144" class="t s4_144">If the access causing the page-fault exception was a shadow-stack access (including shadow-stack accesses in </span>
<span id="t1u_144" class="t s4_144">enclave mode), this flag is 1; otherwise, it is 0. This flag describes the access causing the page-fault exception, </span>
<span id="t1v_144" class="t s4_144">not the access rights specified by paging. </span>
<span id="t1w_144" class="t s3_144">• </span><span id="t1x_144" class="t s4_144">HLAT (bit 7). </span>
<span id="t1y_144" class="t s4_144">This flag is 1 if there is no translation for the linear address using HLAT paging because, in one of the paging- </span>
<span id="t1z_144" class="t s4_144">structure entries used to translate that address, either the P flag was 0 or a reserved bit was set. An error code </span>
<span id="t20_144" class="t s4_144">will set this flag only if it clears bit 0 or sets bit 3. This flag will not be set by a page fault resulting from a </span>
<span id="t21_144" class="t s4_144">violation of access rights, nor for one encountered during ordinary paging, including the case in which there has </span>
<span id="t22_144" class="t s4_144">been a restart of HLAT paging. </span>
<span id="t23_144" class="t s3_144">• </span><span id="t24_144" class="t s4_144">SGX flag (bit 15). </span>
<span id="t25_144" class="t s4_144">This flag is 1 if the exception is unrelated to paging and resulted from violation of SGX-specific access-control </span>
<span id="t26_144" class="t s4_144">requirements. Because such a violation can occur only if there is no ordinary page fault, this flag is set only if </span>
<span id="t27_144" class="t s4_144">the P flag (bit 0) is 1 and the RSVD flag (bit 3) and the PK flag (bit 5) are both 0. </span>
<span id="t28_144" class="t s4_144">Page-fault exceptions occur only due to an attempt to use a linear address. Failures to load the PDPTE registers </span>
<span id="t29_144" class="t s4_144">with PAE paging (see Section 4.4.1) cause general-protection exceptions (#GP(0)) and not page-fault exceptions. </span>
<span id="t2a_144" class="t s7_144">1. </span><span id="t2b_144" class="t s7_144">Some past processors had errata for some page faults that occur when there is no translation for the linear address because the P </span>
<span id="t2c_144" class="t s7_144">flag was 0 in one of the paging-structure entries used to translate that address. Due to these errata, some such page faults pro- </span>
<span id="t2d_144" class="t s7_144">duced error codes that cleared bit 0 (P flag) and set bit 3 (RSVD flag). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
