
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116431                       # Number of seconds simulated
sim_ticks                                116431473774                       # Number of ticks simulated
final_tick                               1169100491839                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37710                       # Simulator instruction rate (inst/s)
host_op_rate                                    47532                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3991508                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904180                       # Number of bytes of host memory used
host_seconds                                 29169.80                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1386509642                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1018880                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1020544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       718080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            718080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         7960                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7973                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5610                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5610                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        14292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      8750898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8765190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        14292                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              14292                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6167405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6167405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6167405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        14292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      8750898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               14932595                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                139773679                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23436725                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     18990033                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2029605                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9375528                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          8991942                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2505933                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        90011                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    102176868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              128982261                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23436725                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11497875                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              28183224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6604062                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        2780675                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          11924690                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1640972                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    137668932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.144248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.558278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        109485708     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2651940      1.93%     81.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2020277      1.47%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4959316      3.60%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1116862      0.81%     87.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1602826      1.16%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1208881      0.88%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           762841      0.55%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13860281     10.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    137668932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.167676                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.922794                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        100984887                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4335899                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          27751721                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        110059                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4486364                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4047132                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         41810                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      155647326                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         77408                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4486364                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        101837599                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1192246                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1725735                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          27000077                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1426909                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      154049943                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         13425                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         265871                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        600849                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents       131025                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    216390069                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     717494211                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    717494211                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170695504                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         45694559                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        38659                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22124                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4961762                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14885871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7259522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       124241                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1611521                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          151313963                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        38642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         140488450                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       187823                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     27741609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     60116909                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5574                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    137668932                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.020480                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.566436                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     78857061     57.28%     57.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     24694115     17.94%     75.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11545102      8.39%     83.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8472457      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7540151      5.48%     95.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2990883      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2961421      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       458721      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       149021      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    137668932                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          564373     68.41%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         117447     14.24%     82.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        143212     17.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     117909746     83.93%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2111475      1.50%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13261706      9.44%     94.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7188989      5.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      140488450                       # Type of FU issued
system.switch_cpus.iq.rate                   1.005114                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              825032                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005873                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    419658687                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    179094640                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    136959721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      141313482                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       344004                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      3651903                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1021                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       233749                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4486364                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          761062                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         90143                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    151352605                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        52890                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14885871                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7259522                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22108                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          78586                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1101502                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1161692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2263194                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     137961515                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12743314                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2526935                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19930572                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19592614                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7187258                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.987035                       # Inst execution rate
system.switch_cpus.iew.wb_sent              137139693                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             136959721                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          82143435                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         227606059                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.979868                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.360902                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     28544167                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2033825                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    133182568                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.922113                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.694217                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     82803481     62.17%     62.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     23571711     17.70%     79.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     10390698      7.80%     87.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5439365      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4340852      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1559171      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1324858      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       989634      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2762798      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    133182568                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122809435                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18259741                       # Number of memory references committed
system.switch_cpus.commit.loads              11233968                       # Number of loads committed
system.switch_cpus.commit.membars               16534                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17645481                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110655596                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2762798                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            281773372                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           307193798                       # The number of ROB writes
system.switch_cpus.timesIdled                   66198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2104747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.397737                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.397737                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.715442                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.715442                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        622071340                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       190751823                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       145566050                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33068                       # number of misc regfile writes
system.l2.replacements                           7973                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1069128                       # Total number of references to valid blocks.
system.l2.sampled_refs                         139045                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.689079                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         99470.602451                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      12.996572                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4221.643206                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    111                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           27255.757771                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.758900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.032209                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000847                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.207945                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        65037                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   65037                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            30083                       # number of Writeback hits
system.l2.Writeback_hits::total                 30083                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         65037                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65037                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        65037                       # number of overall hits
system.l2.overall_hits::total                   65037                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7960                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7973                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         7960                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7973                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         7960                       # number of overall misses
system.l2.overall_misses::total                  7973                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2189936                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1402190869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1404380805                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2189936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1402190869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1404380805                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2189936                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1402190869                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1404380805                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        72997                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               73010                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        30083                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             30083                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        72997                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                73010                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        72997                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               73010                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.109046                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.109204                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.109046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.109204                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.109046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.109204                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 168456.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 176154.631784                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 176142.080145                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 168456.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 176154.631784                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 176142.080145                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 168456.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 176154.631784                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 176142.080145                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5610                       # number of writebacks
system.l2.writebacks::total                      5610                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7960                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7973                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         7960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7973                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         7960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7973                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1431487                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    938019513                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    939451000                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1431487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    938019513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    939451000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1431487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    938019513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    939451000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.109046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.109204                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.109046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109204                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.109046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109204                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 110114.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 117841.647362                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 117829.048037                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 110114.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 117841.647362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117829.048037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 110114.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 117841.647362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117829.048037                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.996565                       # Cycle average of tags in use
system.cpu.icache.total_refs               1011932291                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2040186.070565                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.996565                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020828                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794866                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     11924674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11924674                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     11924674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11924674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     11924674                       # number of overall hits
system.cpu.icache.overall_hits::total        11924674                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2945586                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2945586                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2945586                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2945586                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2945586                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2945586                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     11924690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11924690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     11924690                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11924690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     11924690                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11924690                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 184099.125000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 184099.125000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 184099.125000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 184099.125000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 184099.125000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 184099.125000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2297836                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2297836                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2297836                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2297836                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2297836                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2297836                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 176756.615385                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 176756.615385                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 176756.615385                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 176756.615385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 176756.615385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 176756.615385                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  72997                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                179587832                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  73253                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                2451.610610                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   230.517663                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      25.482337                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.900460                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.099540                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9596201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9596201                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      6992705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6992705                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        21908                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        21908                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16534                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16588906                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16588906                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16588906                       # number of overall hits
system.cpu.dcache.overall_hits::total        16588906                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       174081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        174081                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       174081                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         174081                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       174081                       # number of overall misses
system.cpu.dcache.overall_misses::total        174081                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  16187824184                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16187824184                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  16187824184                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16187824184                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  16187824184                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16187824184                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9770282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9770282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        21908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16762987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16762987                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16762987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16762987                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.017817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017817                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010385                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010385                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 92990.183788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92990.183788                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 92990.183788                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92990.183788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 92990.183788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92990.183788                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        30083                       # number of writebacks
system.cpu.dcache.writebacks::total             30083                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       101084                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       101084                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       101084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       101084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       101084                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       101084                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        72997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        72997                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        72997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        72997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        72997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72997                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   5726035571                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5726035571                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   5726035571                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5726035571                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   5726035571                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5726035571                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004355                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004355                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004355                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78442.067085                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78442.067085                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78442.067085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78442.067085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78442.067085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78442.067085                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
