Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 11 17:38:13 2023
| Host         : circuit09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file piano_timing_summary_routed.rpt -pb piano_timing_summary_routed.pb -rpx piano_timing_summary_routed.rpx -warn_on_violation
| Design       : piano
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.589        0.000                      0                  179        0.149        0.000                      0                  179        3.000        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  CLK_BUF    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLK_BUF           4.589        0.000                      0                  179        0.149        0.000                      0                  179        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM_INST/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_INST/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_INST/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_BUF
  To Clock:  CLK_BUF

Setup :            0  Failing Endpoints,  Worst Slack        4.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.396ns (44.606%)  route 2.975ns (55.394%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.042    count_reg[20]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.156    count_reg[24]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.490 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.490    count_reg[28]_i_1_n_6
    SLICE_X58Y18         FDCE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.508     8.513    CLK
    SLICE_X58Y18         FDCE                                         r  count_reg[29]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    count_reg[29]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.375ns (44.389%)  route 2.975ns (55.611%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.042    count_reg[20]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.156    count_reg[24]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.469 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.469    count_reg[28]_i_1_n_4
    SLICE_X58Y18         FDCE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.508     8.513    CLK
    SLICE_X58Y18         FDCE                                         r  count_reg[31]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    count_reg[31]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 2.301ns (43.609%)  route 2.975ns (56.391%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.042    count_reg[20]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.156    count_reg[24]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.395    count_reg[28]_i_1_n_5
    SLICE_X58Y18         FDCE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.508     8.513    CLK
    SLICE_X58Y18         FDCE                                         r  count_reg[30]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    count_reg[30]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.285ns (43.437%)  route 2.975ns (56.563%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.042    count_reg[20]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.156    count_reg[24]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.379 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.379    count_reg[28]_i_1_n_7
    SLICE_X58Y18         FDCE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.508     8.513    CLK
    SLICE_X58Y18         FDCE                                         r  count_reg[28]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    count_reg[28]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 2.282ns (43.405%)  route 2.975ns (56.595%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.042    count_reg[20]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.376 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.376    count_reg[24]_i_1_n_6
    SLICE_X58Y17         FDCE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.510     8.515    CLK
    SLICE_X58Y17         FDCE                                         r  count_reg[25]/C
                         clock pessimism              0.578     9.092    
                         clock uncertainty           -0.074     9.019    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.062     9.081    count_reg[25]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 2.261ns (43.178%)  route 2.975ns (56.822%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.042    count_reg[20]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.355    count_reg[24]_i_1_n_4
    SLICE_X58Y17         FDCE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.510     8.515    CLK
    SLICE_X58Y17         FDCE                                         r  count_reg[27]/C
                         clock pessimism              0.578     9.092    
                         clock uncertainty           -0.074     9.019    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.062     9.081    count_reg[27]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.187ns (42.363%)  route 2.975ns (57.637%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.042    count_reg[20]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.281 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.281    count_reg[24]_i_1_n_5
    SLICE_X58Y17         FDCE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.510     8.515    CLK
    SLICE_X58Y17         FDCE                                         r  count_reg[26]/C
                         clock pessimism              0.578     9.092    
                         clock uncertainty           -0.074     9.019    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.062     9.081    count_reg[26]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.171ns (42.184%)  route 2.975ns (57.816%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.042    count_reg[20]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.265 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.265    count_reg[24]_i_1_n_7
    SLICE_X58Y17         FDCE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.510     8.515    CLK
    SLICE_X58Y17         FDCE                                         r  count_reg[24]/C
                         clock pessimism              0.578     9.092    
                         clock uncertainty           -0.074     9.019    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.062     9.081    count_reg[24]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.168ns (42.151%)  route 2.975ns (57.850%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.262 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.262    count_reg[20]_i_1_n_6
    SLICE_X58Y16         FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.511     8.516    CLK
    SLICE_X58Y16         FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.578     9.093    
                         clock uncertainty           -0.074     9.020    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.062     9.082    count_reg[21]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_BUF rise@10.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.147ns (41.913%)  route 2.975ns (58.087%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.233     2.691    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.630    -0.882    CLK
    SLICE_X58Y15         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  count_reg[18]/Q
                         net (fo=2, routed)           0.815     0.390    count_reg[18]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.514 r  note_next[4]_i_11/O
                         net (fo=1, routed)           0.403     0.917    note_next[4]_i_11_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.041 f  note_next[4]_i_5/O
                         net (fo=34, routed)          1.757     2.798    note_next[4]_i_5_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     2.922 r  count[0]_i_7__1/O
                         net (fo=1, routed)           0.000     2.922    count[0]_i_7__1_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  count_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    count_reg[0]_i_2__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.586 r  count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    count_reg[4]_i_1__2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.700    count_reg[8]_i_1__2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.814    count_reg[12]_i_1__2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.928    count_reg[16]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.241 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.241    count_reg[20]_i_1_n_4
    SLICE_X58Y16         FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           1.162    12.550    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         1.511     8.516    CLK
    SLICE_X58Y16         FDCE                                         r  count_reg[23]/C
                         clock pessimism              0.578     9.093    
                         clock uncertainty           -0.074     9.020    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.062     9.082    count_reg[23]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  4.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DIV_10k/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_10k/trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.592    -0.589    DIV_10k/CLK
    SLICE_X63Y12         FDCE                                         r  DIV_10k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  DIV_10k/count_reg[14]/Q
                         net (fo=4, routed)           0.068    -0.380    DIV_10k/count_reg[14]
    SLICE_X62Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.335 r  DIV_10k/trigger_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    DIV_10k/eqOp
    SLICE_X62Y12         FDCE                                         r  DIV_10k/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.862    -0.828    DIV_10k/CLK
    SLICE_X62Y12         FDCE                                         r  DIV_10k/trigger_reg/C
                         clock pessimism              0.251    -0.576    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.092    -0.484    DIV_10k/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DIV_10k/toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_10k/ONE_SHOT_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.590    -0.591    DIV_10k/CLK
    SLICE_X65Y16         FDRE                                         r  DIV_10k/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  DIV_10k/toggle_reg/Q
                         net (fo=2, routed)           0.098    -0.352    DIV_10k/toggle
    SLICE_X64Y16         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  DIV_10k/ONE_SHOT_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    DIV_10k/ONE_SHOT0
    SLICE_X64Y16         FDCE                                         r  DIV_10k/ONE_SHOT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.859    -0.831    DIV_10k/CLK
    SLICE_X64Y16         FDCE                                         r  DIV_10k/ONE_SHOT_reg/C
                         clock pessimism              0.252    -0.578    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.120    -0.458    DIV_10k/ONE_SHOT_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DIV_1M/toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_1M/ONE_SHOT_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.592    -0.589    DIV_1M/CLK
    SLICE_X65Y12         FDRE                                         r  DIV_1M/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  DIV_1M/toggle_reg/Q
                         net (fo=2, routed)           0.098    -0.350    DIV_1M/toggle
    SLICE_X64Y12         LUT2 (Prop_lut2_I1_O)        0.045    -0.305 r  DIV_1M/ONE_SHOT_i_1/O
                         net (fo=1, routed)           0.000    -0.305    DIV_1M/ONE_SHOT0
    SLICE_X64Y12         FDCE                                         r  DIV_1M/ONE_SHOT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.862    -0.828    DIV_1M/CLK
    SLICE_X64Y12         FDCE                                         r  DIV_1M/ONE_SHOT_reg/C
                         clock pessimism              0.251    -0.576    
    SLICE_X64Y12         FDCE (Hold_fdce_C_D)         0.120    -0.456    DIV_1M/ONE_SHOT_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 seven_seg_inst/seg_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_inst/digit_now_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.591    -0.590    seven_seg_inst/CLK
    SLICE_X62Y15         FDCE                                         r  seven_seg_inst/seg_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  seven_seg_inst/seg_buf_reg[5]/Q
                         net (fo=1, routed)           0.100    -0.362    seven_seg_inst/seg_buf_reg_n_0_[5]
    SLICE_X62Y15         LUT4 (Prop_lut4_I3_O)        0.101    -0.261 r  seven_seg_inst/digit_now[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    seven_seg_inst/digit_now[0]_i_1_n_0
    SLICE_X62Y15         FDPE                                         r  seven_seg_inst/digit_now_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.860    -0.830    seven_seg_inst/CLK
    SLICE_X62Y15         FDPE                                         r  seven_seg_inst/digit_now_reg[0]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y15         FDPE (Hold_fdpe_C_D)         0.107    -0.483    seven_seg_inst/digit_now_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 seven_seg_inst/seg_buf_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_inst/digit_now_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.590    -0.591    seven_seg_inst/CLK
    SLICE_X62Y16         FDPE                                         r  seven_seg_inst/seg_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDPE (Prop_fdpe_C_Q)         0.128    -0.463 r  seven_seg_inst/seg_buf_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.362    seven_seg_inst/seg_buf_reg_n_0_[4]
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.102    -0.260 r  seven_seg_inst/digit_now[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    seven_seg_inst/digit_now[3]_i_1_n_0
    SLICE_X62Y16         FDPE                                         r  seven_seg_inst/digit_now_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.859    -0.831    seven_seg_inst/CLK
    SLICE_X62Y16         FDPE                                         r  seven_seg_inst/digit_now_reg[3]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X62Y16         FDPE (Hold_fdpe_C_D)         0.107    -0.484    seven_seg_inst/digit_now_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 DIV_1M/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_1M/trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.594    -0.587    DIV_1M/CLK
    SLICE_X65Y8          FDCE                                         r  DIV_1M/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  DIV_1M/count_reg[5]/Q
                         net (fo=5, routed)           0.077    -0.369    DIV_1M/count_reg[5]
    SLICE_X64Y8          LUT5 (Prop_lut5_I2_O)        0.045    -0.324 f  DIV_1M/trigger_i_3/O
                         net (fo=1, routed)           0.056    -0.268    DIV_1M/trigger_i_3_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  DIV_1M/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.223    DIV_1M/eqOp
    SLICE_X64Y8          FDCE                                         r  DIV_1M/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.865    -0.825    DIV_1M/CLK
    SLICE_X64Y8          FDCE                                         r  DIV_1M/trigger_reg/C
                         clock pessimism              0.250    -0.574    
    SLICE_X64Y8          FDCE (Hold_fdce_C_D)         0.120    -0.454    DIV_1M/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 note_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg_rep[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.587    -0.594    CLK
    SLICE_X61Y18         FDCE                                         r  note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  note_reg_rep[6]/Q
                         net (fo=9, routed)           0.179    -0.274    note[6]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.042    -0.232 r  note_rep[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    note_rep[7]_i_1_n_0
    SLICE_X61Y18         FDCE                                         r  note_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.855    -0.835    CLK
    SLICE_X61Y18         FDCE                                         r  note_reg_rep[7]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.107    -0.487    note_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 note_next_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_gen_inst/DIV_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.452%)  route 0.193ns (50.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.588    -0.593    CLK
    SLICE_X61Y17         FDCE                                         r  note_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  note_next_reg[0]/Q
                         net (fo=20, routed)          0.193    -0.259    note_gen_inst/DIV_reg[0]_0[0]
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.048    -0.211 r  note_gen_inst/g0_b11/O
                         net (fo=1, routed)           0.000    -0.211    note_gen_inst/g0_b11_n_0
    SLICE_X61Y15         FDCE                                         r  note_gen_inst/DIV_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.858    -0.832    note_gen_inst/CLK
    SLICE_X61Y15         FDCE                                         r  note_gen_inst/DIV_reg[11]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.107    -0.470    note_gen_inst/DIV_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 note_next_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_inst/seg_buf_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.213ns (52.895%)  route 0.190ns (47.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.589    -0.592    CLK
    SLICE_X60Y16         FDCE                                         r  note_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  note_next_reg[2]/Q
                         net (fo=21, routed)          0.190    -0.239    seven_seg_inst/seg_buf_reg[7]_0[2]
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.049    -0.190 r  seven_seg_inst/g0_b8__0/O
                         net (fo=1, routed)           0.000    -0.190    seven_seg_inst/g0_b8__0_n_0
    SLICE_X62Y16         FDPE                                         r  seven_seg_inst/seg_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.859    -0.831    seven_seg_inst/CLK
    SLICE_X62Y16         FDPE                                         r  seven_seg_inst/seg_buf_reg[8]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X62Y16         FDPE (Hold_fdpe_C_D)         0.107    -0.449    seven_seg_inst/seg_buf_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 note_next_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_gen_inst/DIV_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_BUF  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_BUF rise@0.000ns - CLK_BUF rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.455%)  route 0.194ns (50.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.440     0.667    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.588    -0.593    CLK
    SLICE_X61Y17         FDCE                                         r  note_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  note_next_reg[0]/Q
                         net (fo=20, routed)          0.194    -0.258    note_gen_inst/DIV_reg[0]_0[0]
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.049    -0.209 r  note_gen_inst/g0_b3/O
                         net (fo=1, routed)           0.000    -0.209    note_gen_inst/g0_b3_n_0
    SLICE_X61Y15         FDCE                                         r  note_gen_inst/DIV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_BUF rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUFG_INST/O
                         net (fo=1, routed)           0.480     0.894    CLK0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM_INST/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_BUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK0_BUFG_INST/O
                         net (fo=135, routed)         0.858    -0.832    note_gen_inst/CLK
    SLICE_X61Y15         FDCE                                         r  note_gen_inst/DIV_reg[3]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.107    -0.470    note_gen_inst/DIV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_BUF
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_INST/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    CLK0_BUFG_INST/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM_INST/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM_INST/CLKFBIN
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y16     DIV_10k/ONE_SHOT_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X63Y9      DIV_10k/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y11     DIV_10k/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y11     DIV_10k/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y12     DIV_10k/count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y12     DIV_10k/count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y9      DIV_10k/count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM_INST/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM_INST/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X65Y7      DIV_1M/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y7      DIV_1M/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y7      DIV_1M/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y7      DIV_1M/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y8      DIV_1M/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y8      DIV_1M/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y8      DIV_1M/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y8      DIV_1M/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y8      DIV_1M/trigger_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y11     count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y16     DIV_10k/ONE_SHOT_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X63Y9      DIV_10k/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y11     DIV_10k/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y11     DIV_10k/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y9      DIV_10k/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y9      DIV_10k/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y9      DIV_10k/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y10     DIV_10k/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y10     DIV_10k/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y10     DIV_10k/count_reg[6]/C



