Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Mar 18 22:42:09 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-355140430.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.259        0.000                      0                10773        0.071        0.000                      0                10771        0.264        0.000                       0                  3401  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.540        0.000                      0                   13        0.215        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.259        0.000                      0                10758        0.071        0.000                      0                10758        3.750        0.000                       0                  3305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.742        0.000                      0                    1                                                                        
              sys_clk             2.403        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.831    reset_counter[1]
    SLICE_X161Y175       LUT4 (Prop_lut4_I0_O)        0.299     8.130 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.717    reset_counter[3]_i_1_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y175       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.831    reset_counter[1]
    SLICE_X161Y175       LUT4 (Prop_lut4_I0_O)        0.299     8.130 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.717    reset_counter[3]_i_1_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y175       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.831    reset_counter[1]
    SLICE_X161Y175       LUT4 (Prop_lut4_I0_O)        0.299     8.130 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.717    reset_counter[3]_i_1_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y175       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.831    reset_counter[1]
    SLICE_X161Y175       LUT4 (Prop_lut4_I0_O)        0.299     8.130 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.717    reset_counter[3]_i_1_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y175       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.264%)  route 1.810ns (75.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.456     6.971 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.810     8.781    reset_counter[0]
    SLICE_X161Y175       LUT1 (Prop_lut1_I0_O)        0.124     8.905 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.905    reset_counter0[0]
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y175       FDSE (Setup_fdse_C_D)        0.029    11.491    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.606ns (25.078%)  route 1.810ns (74.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.810     8.781    reset_counter[0]
    SLICE_X161Y175       LUT2 (Prop_lut2_I0_O)        0.150     8.931 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.931    reset_counter[1]_i_1_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y175       FDSE (Setup_fdse_C_D)        0.075    11.537    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.775%)  route 0.538ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.538     7.472    clk200_rst
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y175       FDSE (Setup_fdse_C_S)       -0.604    10.836    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.775%)  route 0.538ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.538     7.472    clk200_rst
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y175       FDSE (Setup_fdse_C_S)       -0.604    10.836    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.775%)  route 0.538ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.538     7.472    clk200_rst
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y175       FDSE (Setup_fdse_C_S)       -0.604    10.836    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.775%)  route 0.538ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.538     7.472    clk200_rst
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y175       FDSE (Setup_fdse_C_S)       -0.604    10.836    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y175       FDRE                                         r  ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDRE (Prop_fdre_C_Q)         0.164     2.102 r  ic_reset_reg/Q
                         net (fo=2, routed)           0.127     2.228    ic_reset
    SLICE_X162Y175       LUT6 (Prop_lut6_I4_O)        0.045     2.273 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.273    ic_reset_i_1_n_0
    SLICE_X162Y175       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y175       FDRE (Hold_fdre_C_D)         0.121     2.059    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.261    reset_counter[0]
    SLICE_X161Y175       LUT4 (Prop_lut4_I1_O)        0.043     2.304 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.304    reset_counter[3]_i_2_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y175       FDSE (Hold_fdse_C_D)         0.107     2.045    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.261    reset_counter[0]
    SLICE_X161Y175       LUT3 (Prop_lut3_I1_O)        0.045     2.306 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.306    reset_counter[2]_i_1_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y175       FDSE (Hold_fdse_C_D)         0.092     2.030    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.401%)  route 0.181ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.181     2.247    clk200_rst
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y175       FDSE (Hold_fdse_C_S)        -0.072     1.879    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.401%)  route 0.181ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.181     2.247    clk200_rst
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y175       FDSE (Hold_fdse_C_S)        -0.072     1.879    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.401%)  route 0.181ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.181     2.247    clk200_rst
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y175       FDSE (Hold_fdse_C_S)        -0.072     1.879    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.401%)  route 0.181ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.181     2.247    clk200_rst
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y175       FDSE (Hold_fdse_C_S)        -0.072     1.879    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.291%)  route 0.321ns (58.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.128     2.066 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.321     2.387    reset_counter[1]
    SLICE_X161Y175       LUT2 (Prop_lut2_I1_O)        0.098     2.485 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.485    reset_counter[1]_i_1_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y175       FDSE (Hold_fdse_C_D)         0.107     2.045    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.628%)  route 0.304ns (57.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.128     2.066 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.182    reset_counter[3]
    SLICE_X161Y175       LUT4 (Prop_lut4_I3_O)        0.098     2.280 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.468    reset_counter[3]_i_1_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y175       FDSE (Hold_fdse_C_CE)       -0.039     1.899    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.628%)  route 0.304ns (57.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDSE (Prop_fdse_C_Q)         0.128     2.066 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.182    reset_counter[3]
    SLICE_X161Y175       LUT4 (Prop_lut4_I3_O)        0.098     2.280 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.468    reset_counter[3]_i_1_n_0
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y175       FDSE (Hold_fdse_C_CE)       -0.039     1.899    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.569    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y175   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y175   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y175   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y175   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y175   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y175   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X162Y175   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y175   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 3.671ns (39.113%)  route 5.715ns (60.887%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.728     1.728    sys_clk
    SLICE_X155Y177       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y177       FDRE (Prop_fdre_C_Q)         0.456     2.184 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.800     2.984    bridge_address[0]
    SLICE_X155Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.108    tag_mem_reg_i_43_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.640 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.640    tag_mem_reg_i_33_n_0
    SLICE_X155Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.754 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.754    tag_mem_reg_i_32_n_0
    SLICE_X155Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.868 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.868    tag_mem_reg_i_31_n_0
    SLICE_X155Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.982 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.982    tag_mem_reg_i_37_n_0
    SLICE_X155Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.096 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.096    tag_mem_reg_i_36_n_0
    SLICE_X155Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.210 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.210    tag_mem_reg_i_35_n_0
    SLICE_X155Y182       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.523 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.456     4.979    lm32_cpu/instruction_unit/bridge_wishbone_adr[27]
    SLICE_X153Y182       LUT5 (Prop_lut5_I4_O)        0.306     5.285 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=11, routed)          0.830     6.115    lm32_cpu/instruction_unit/tag_port_dat_w[16]
    SLICE_X154Y181       LUT6 (Prop_lut6_I1_O)        0.124     6.239 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.239    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.772 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.127     7.900    lm32_cpu/instruction_unit/interface0_wb_sdram_ack0
    SLICE_X152Y181       LUT4 (Prop_lut4_I1_O)        0.117     8.017 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=1, routed)           0.290     8.306    lm32_cpu/instruction_unit/interface0_wb_sdram_ack
    SLICE_X152Y181       LUT5 (Prop_lut5_I3_O)        0.348     8.654 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.605     9.259    lm32_cpu/instruction_unit/basesoc_shared_ack
    SLICE_X152Y182       LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  lm32_cpu/instruction_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.676    10.059    lm32_cpu/instruction_unit/bridge_wishbone_ack
    SLICE_X143Y182       LUT6 (Prop_lut6_I0_O)        0.124    10.183 r  lm32_cpu/instruction_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.930    11.114    lm32_cpu_n_229
    SLICE_X137Y186       FDRE                                         r  bridge_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.556    11.556    sys_clk
    SLICE_X137Y186       FDRE                                         r  bridge_data_reg[21]/C
                         clock pessimism              0.078    11.634    
                         clock uncertainty           -0.057    11.577    
    SLICE_X137Y186       FDRE (Setup_fdre_C_CE)      -0.205    11.372    bridge_data_reg[21]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 3.671ns (39.113%)  route 5.715ns (60.887%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.728     1.728    sys_clk
    SLICE_X155Y177       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y177       FDRE (Prop_fdre_C_Q)         0.456     2.184 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.800     2.984    bridge_address[0]
    SLICE_X155Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.108    tag_mem_reg_i_43_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.640 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.640    tag_mem_reg_i_33_n_0
    SLICE_X155Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.754 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.754    tag_mem_reg_i_32_n_0
    SLICE_X155Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.868 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.868    tag_mem_reg_i_31_n_0
    SLICE_X155Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.982 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.982    tag_mem_reg_i_37_n_0
    SLICE_X155Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.096 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.096    tag_mem_reg_i_36_n_0
    SLICE_X155Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.210 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.210    tag_mem_reg_i_35_n_0
    SLICE_X155Y182       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.523 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.456     4.979    lm32_cpu/instruction_unit/bridge_wishbone_adr[27]
    SLICE_X153Y182       LUT5 (Prop_lut5_I4_O)        0.306     5.285 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=11, routed)          0.830     6.115    lm32_cpu/instruction_unit/tag_port_dat_w[16]
    SLICE_X154Y181       LUT6 (Prop_lut6_I1_O)        0.124     6.239 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.239    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.772 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.127     7.900    lm32_cpu/instruction_unit/interface0_wb_sdram_ack0
    SLICE_X152Y181       LUT4 (Prop_lut4_I1_O)        0.117     8.017 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=1, routed)           0.290     8.306    lm32_cpu/instruction_unit/interface0_wb_sdram_ack
    SLICE_X152Y181       LUT5 (Prop_lut5_I3_O)        0.348     8.654 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.605     9.259    lm32_cpu/instruction_unit/basesoc_shared_ack
    SLICE_X152Y182       LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  lm32_cpu/instruction_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.676    10.059    lm32_cpu/instruction_unit/bridge_wishbone_ack
    SLICE_X143Y182       LUT6 (Prop_lut6_I0_O)        0.124    10.183 r  lm32_cpu/instruction_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.930    11.114    lm32_cpu_n_229
    SLICE_X137Y186       FDRE                                         r  bridge_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.556    11.556    sys_clk
    SLICE_X137Y186       FDRE                                         r  bridge_data_reg[26]/C
                         clock pessimism              0.078    11.634    
                         clock uncertainty           -0.057    11.577    
    SLICE_X137Y186       FDRE (Setup_fdre_C_CE)      -0.205    11.372    bridge_data_reg[26]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 sdram_bankmachine7_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_wdata_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 3.107ns (32.047%)  route 6.588ns (67.953%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.741     1.741    sys_clk
    SLICE_X153Y161       FDRE                                         r  sdram_bankmachine7_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDRE (Prop_fdre_C_Q)         0.419     2.160 r  sdram_bankmachine7_consume_reg[1]/Q
                         net (fo=26, routed)          1.045     3.205    storage_9_reg_0_7_12_17/ADDRA1
    SLICE_X154Y160       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     3.523 r  storage_9_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.014     4.536    p_0_in5_in[4]
    SLICE_X155Y160       LUT6 (Prop_lut6_I1_O)        0.328     4.864 r  sdram_bankmachine7_consume[2]_i_16/O
                         net (fo=1, routed)           0.000     4.864    sdram_bankmachine7_consume[2]_i_16_n_0
    SLICE_X155Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.414 r  sdram_bankmachine7_consume_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.414    sdram_bankmachine7_consume_reg[2]_i_11_n_0
    SLICE_X155Y161       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.685 r  sdram_bankmachine7_consume_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.558     6.243    sdram_bankmachine7_hit
    SLICE_X156Y162       LUT6 (Prop_lut6_I1_O)        0.373     6.616 r  sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=9, routed)           0.468     7.084    sdram_bankmachine7_cmd_payload_cas
    SLICE_X156Y162       LUT5 (Prop_lut5_I0_O)        0.124     7.208 r  sdram_choose_req_grant[2]_i_5/O
                         net (fo=18, routed)          1.189     8.397    sdram_choose_req_valids_reg[7]
    SLICE_X150Y161       LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=5, routed)           0.588     9.109    sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X149Y161       LUT3 (Prop_lut3_I1_O)        0.150     9.259 r  new_master_wdata_ready0_i_21/O
                         net (fo=3, routed)           0.867    10.126    new_master_wdata_ready0_i_21_n_0
    SLICE_X157Y162       LUT6 (Prop_lut6_I4_O)        0.326    10.452 r  new_master_wdata_ready0_i_6/O
                         net (fo=1, routed)           0.860    11.312    sdram_bankmachine7_req_wdata_ready
    SLICE_X154Y167       LUT6 (Prop_lut6_I4_O)        0.124    11.436 r  new_master_wdata_ready0_i_1/O
                         net (fo=1, routed)           0.000    11.436    new_master_wdata_ready00
    SLICE_X154Y167       FDRE                                         r  new_master_wdata_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.619    11.619    sys_clk
    SLICE_X154Y167       FDRE                                         r  new_master_wdata_ready0_reg/C
                         clock pessimism              0.078    11.697    
                         clock uncertainty           -0.057    11.640    
    SLICE_X154Y167       FDRE (Setup_fdre_C_D)        0.079    11.719    new_master_wdata_ready0_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 sdram_bankmachine3_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 2.978ns (31.062%)  route 6.609ns (68.938%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.740     1.740    sys_clk
    SLICE_X153Y162       FDRE                                         r  sdram_bankmachine3_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y162       FDRE (Prop_fdre_C_Q)         0.456     2.196 r  sdram_bankmachine3_consume_reg[0]/Q
                         net (fo=27, routed)          1.048     3.244    storage_5_reg_0_7_12_17/ADDRA0
    SLICE_X154Y162       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.394 r  storage_5_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.873     4.267    p_0_in1_in[4]
    SLICE_X155Y162       LUT6 (Prop_lut6_I1_O)        0.328     4.595 r  sdram_bankmachine3_consume[2]_i_11/O
                         net (fo=1, routed)           0.000     4.595    sdram_bankmachine3_consume[2]_i_11_n_0
    SLICE_X155Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.145 r  sdram_bankmachine3_consume_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.145    sdram_bankmachine3_consume_reg[2]_i_7_n_0
    SLICE_X155Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.416 r  sdram_bankmachine3_consume_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.684     6.100    sdram_bankmachine3_hit
    SLICE_X155Y159       LUT6 (Prop_lut6_I1_O)        0.373     6.473 r  sdram_bankmachine3_consume[2]_i_2/O
                         net (fo=9, routed)           0.753     7.226    sdram_bankmachine3_cmd_payload_cas
    SLICE_X153Y161       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  sdram_choose_req_grant[2]_i_10/O
                         net (fo=15, routed)          0.820     8.171    sdram_choose_req_valids_reg[3]
    SLICE_X150Y161       LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=5, routed)           0.746     9.040    sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X150Y165       LUT3 (Prop_lut3_I1_O)        0.150     9.190 r  new_master_wdata_ready0_i_9/O
                         net (fo=5, routed)           0.343     9.533    new_master_wdata_ready0_i_9_n_0
    SLICE_X151Y164       LUT6 (Prop_lut6_I4_O)        0.328     9.861 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_6/O
                         net (fo=1, routed)           1.011    10.872    sdram_bankmachine3_req_rdata_valid
    SLICE_X153Y161       LUT6 (Prop_lut6_I4_O)        0.124    10.996 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_1/O
                         net (fo=1, routed)           0.331    11.327    new_master_rdata_valid00
    SLICE_X152Y162       SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.622    11.622    sys_clk
    SLICE_X152Y162       SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/CLK
                         clock pessimism              0.096    11.718    
                         clock uncertainty           -0.057    11.661    
    SLICE_X152Y162       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.617    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r
  -------------------------------------------------------------------
                         required time                         11.617    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/wb_data_m_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 3.573ns (39.166%)  route 5.550ns (60.834%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.728     1.728    sys_clk
    SLICE_X155Y177       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y177       FDRE (Prop_fdre_C_Q)         0.456     2.184 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.800     2.984    bridge_address[0]
    SLICE_X155Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.108    tag_mem_reg_i_43_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.640 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.640    tag_mem_reg_i_33_n_0
    SLICE_X155Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.754 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.754    tag_mem_reg_i_32_n_0
    SLICE_X155Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.868 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.868    tag_mem_reg_i_31_n_0
    SLICE_X155Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.982 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.982    tag_mem_reg_i_37_n_0
    SLICE_X155Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.096 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.096    tag_mem_reg_i_36_n_0
    SLICE_X155Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.210 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.210    tag_mem_reg_i_35_n_0
    SLICE_X155Y182       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.523 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.456     4.979    lm32_cpu/instruction_unit/bridge_wishbone_adr[27]
    SLICE_X153Y182       LUT5 (Prop_lut5_I4_O)        0.306     5.285 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=11, routed)          0.830     6.115    lm32_cpu/instruction_unit/tag_port_dat_w[16]
    SLICE_X154Y181       LUT6 (Prop_lut6_I1_O)        0.124     6.239 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.239    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.772 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.127     7.900    lm32_cpu/instruction_unit/interface0_wb_sdram_ack0
    SLICE_X152Y181       LUT4 (Prop_lut4_I1_O)        0.117     8.017 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=1, routed)           0.290     8.306    lm32_cpu/instruction_unit/interface0_wb_sdram_ack
    SLICE_X152Y181       LUT5 (Prop_lut5_I3_O)        0.348     8.654 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.605     9.259    lm32_cpu/instruction_unit/basesoc_shared_ack
    SLICE_X152Y182       LUT4 (Prop_lut4_I0_O)        0.150     9.409 r  lm32_cpu/instruction_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          1.441    10.851    lm32_cpu/load_store_unit/wb_load_complete
    SLICE_X127Y183       FDRE                                         r  lm32_cpu/load_store_unit/wb_data_m_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.552    11.552    lm32_cpu/load_store_unit/out
    SLICE_X127Y183       FDRE                                         r  lm32_cpu/load_store_unit/wb_data_m_reg[19]/C
                         clock pessimism              0.078    11.630    
                         clock uncertainty           -0.057    11.573    
    SLICE_X127Y183       FDRE (Setup_fdre_C_CE)      -0.409    11.164    lm32_cpu/load_store_unit/wb_data_m_reg[19]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 3.671ns (39.623%)  route 5.594ns (60.377%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.728     1.728    sys_clk
    SLICE_X155Y177       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y177       FDRE (Prop_fdre_C_Q)         0.456     2.184 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.800     2.984    bridge_address[0]
    SLICE_X155Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.108    tag_mem_reg_i_43_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.640 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.640    tag_mem_reg_i_33_n_0
    SLICE_X155Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.754 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.754    tag_mem_reg_i_32_n_0
    SLICE_X155Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.868 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.868    tag_mem_reg_i_31_n_0
    SLICE_X155Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.982 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.982    tag_mem_reg_i_37_n_0
    SLICE_X155Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.096 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.096    tag_mem_reg_i_36_n_0
    SLICE_X155Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.210 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.210    tag_mem_reg_i_35_n_0
    SLICE_X155Y182       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.523 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.456     4.979    lm32_cpu/instruction_unit/bridge_wishbone_adr[27]
    SLICE_X153Y182       LUT5 (Prop_lut5_I4_O)        0.306     5.285 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=11, routed)          0.830     6.115    lm32_cpu/instruction_unit/tag_port_dat_w[16]
    SLICE_X154Y181       LUT6 (Prop_lut6_I1_O)        0.124     6.239 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.239    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.772 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.127     7.900    lm32_cpu/instruction_unit/interface0_wb_sdram_ack0
    SLICE_X152Y181       LUT4 (Prop_lut4_I1_O)        0.117     8.017 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=1, routed)           0.290     8.306    lm32_cpu/instruction_unit/interface0_wb_sdram_ack
    SLICE_X152Y181       LUT5 (Prop_lut5_I3_O)        0.348     8.654 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.605     9.259    lm32_cpu/instruction_unit/basesoc_shared_ack
    SLICE_X152Y182       LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  lm32_cpu/instruction_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.676    10.059    lm32_cpu/instruction_unit/bridge_wishbone_ack
    SLICE_X143Y182       LUT6 (Prop_lut6_I0_O)        0.124    10.183 r  lm32_cpu/instruction_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.810    10.993    lm32_cpu_n_229
    SLICE_X135Y184       FDRE                                         r  bridge_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.554    11.554    sys_clk
    SLICE_X135Y184       FDRE                                         r  bridge_data_reg[8]/C
                         clock pessimism              0.078    11.632    
                         clock uncertainty           -0.057    11.575    
    SLICE_X135Y184       FDRE (Setup_fdre_C_CE)      -0.205    11.370    bridge_data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 3.671ns (39.623%)  route 5.594ns (60.377%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.728     1.728    sys_clk
    SLICE_X155Y177       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y177       FDRE (Prop_fdre_C_Q)         0.456     2.184 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.800     2.984    bridge_address[0]
    SLICE_X155Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.108    tag_mem_reg_i_43_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.640 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.640    tag_mem_reg_i_33_n_0
    SLICE_X155Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.754 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.754    tag_mem_reg_i_32_n_0
    SLICE_X155Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.868 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.868    tag_mem_reg_i_31_n_0
    SLICE_X155Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.982 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.982    tag_mem_reg_i_37_n_0
    SLICE_X155Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.096 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.096    tag_mem_reg_i_36_n_0
    SLICE_X155Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.210 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.210    tag_mem_reg_i_35_n_0
    SLICE_X155Y182       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.523 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.456     4.979    lm32_cpu/instruction_unit/bridge_wishbone_adr[27]
    SLICE_X153Y182       LUT5 (Prop_lut5_I4_O)        0.306     5.285 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=11, routed)          0.830     6.115    lm32_cpu/instruction_unit/tag_port_dat_w[16]
    SLICE_X154Y181       LUT6 (Prop_lut6_I1_O)        0.124     6.239 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.239    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.772 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.127     7.900    lm32_cpu/instruction_unit/interface0_wb_sdram_ack0
    SLICE_X152Y181       LUT4 (Prop_lut4_I1_O)        0.117     8.017 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=1, routed)           0.290     8.306    lm32_cpu/instruction_unit/interface0_wb_sdram_ack
    SLICE_X152Y181       LUT5 (Prop_lut5_I3_O)        0.348     8.654 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.605     9.259    lm32_cpu/instruction_unit/basesoc_shared_ack
    SLICE_X152Y182       LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  lm32_cpu/instruction_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.676    10.059    lm32_cpu/instruction_unit/bridge_wishbone_ack
    SLICE_X143Y182       LUT6 (Prop_lut6_I0_O)        0.124    10.183 r  lm32_cpu/instruction_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.810    10.993    lm32_cpu_n_229
    SLICE_X135Y184       FDRE                                         r  bridge_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.554    11.554    sys_clk
    SLICE_X135Y184       FDRE                                         r  bridge_data_reg[9]/C
                         clock pessimism              0.078    11.632    
                         clock uncertainty           -0.057    11.575    
    SLICE_X135Y184       FDRE (Setup_fdre_C_CE)      -0.205    11.370    bridge_data_reg[9]
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 3.671ns (39.615%)  route 5.596ns (60.385%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.728     1.728    sys_clk
    SLICE_X155Y177       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y177       FDRE (Prop_fdre_C_Q)         0.456     2.184 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.800     2.984    bridge_address[0]
    SLICE_X155Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.108    tag_mem_reg_i_43_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.640 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.640    tag_mem_reg_i_33_n_0
    SLICE_X155Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.754 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.754    tag_mem_reg_i_32_n_0
    SLICE_X155Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.868 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.868    tag_mem_reg_i_31_n_0
    SLICE_X155Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.982 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.982    tag_mem_reg_i_37_n_0
    SLICE_X155Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.096 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.096    tag_mem_reg_i_36_n_0
    SLICE_X155Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.210 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.210    tag_mem_reg_i_35_n_0
    SLICE_X155Y182       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.523 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.456     4.979    lm32_cpu/instruction_unit/bridge_wishbone_adr[27]
    SLICE_X153Y182       LUT5 (Prop_lut5_I4_O)        0.306     5.285 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=11, routed)          0.830     6.115    lm32_cpu/instruction_unit/tag_port_dat_w[16]
    SLICE_X154Y181       LUT6 (Prop_lut6_I1_O)        0.124     6.239 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.239    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.772 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.127     7.900    lm32_cpu/instruction_unit/interface0_wb_sdram_ack0
    SLICE_X152Y181       LUT4 (Prop_lut4_I1_O)        0.117     8.017 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=1, routed)           0.290     8.306    lm32_cpu/instruction_unit/interface0_wb_sdram_ack
    SLICE_X152Y181       LUT5 (Prop_lut5_I3_O)        0.348     8.654 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.605     9.259    lm32_cpu/instruction_unit/basesoc_shared_ack
    SLICE_X152Y182       LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  lm32_cpu/instruction_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.676    10.059    lm32_cpu/instruction_unit/bridge_wishbone_ack
    SLICE_X143Y182       LUT6 (Prop_lut6_I0_O)        0.124    10.183 r  lm32_cpu/instruction_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.811    10.995    lm32_cpu_n_229
    SLICE_X138Y185       FDRE                                         r  bridge_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.556    11.556    sys_clk
    SLICE_X138Y185       FDRE                                         r  bridge_data_reg[10]/C
                         clock pessimism              0.078    11.634    
                         clock uncertainty           -0.057    11.577    
    SLICE_X138Y185       FDRE (Setup_fdre_C_CE)      -0.205    11.372    bridge_data_reg[10]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 3.671ns (39.615%)  route 5.596ns (60.385%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.728     1.728    sys_clk
    SLICE_X155Y177       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y177       FDRE (Prop_fdre_C_Q)         0.456     2.184 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.800     2.984    bridge_address[0]
    SLICE_X155Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.108    tag_mem_reg_i_43_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.640 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.640    tag_mem_reg_i_33_n_0
    SLICE_X155Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.754 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.754    tag_mem_reg_i_32_n_0
    SLICE_X155Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.868 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.868    tag_mem_reg_i_31_n_0
    SLICE_X155Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.982 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.982    tag_mem_reg_i_37_n_0
    SLICE_X155Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.096 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.096    tag_mem_reg_i_36_n_0
    SLICE_X155Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.210 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.210    tag_mem_reg_i_35_n_0
    SLICE_X155Y182       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.523 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.456     4.979    lm32_cpu/instruction_unit/bridge_wishbone_adr[27]
    SLICE_X153Y182       LUT5 (Prop_lut5_I4_O)        0.306     5.285 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=11, routed)          0.830     6.115    lm32_cpu/instruction_unit/tag_port_dat_w[16]
    SLICE_X154Y181       LUT6 (Prop_lut6_I1_O)        0.124     6.239 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.239    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.772 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.127     7.900    lm32_cpu/instruction_unit/interface0_wb_sdram_ack0
    SLICE_X152Y181       LUT4 (Prop_lut4_I1_O)        0.117     8.017 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=1, routed)           0.290     8.306    lm32_cpu/instruction_unit/interface0_wb_sdram_ack
    SLICE_X152Y181       LUT5 (Prop_lut5_I3_O)        0.348     8.654 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.605     9.259    lm32_cpu/instruction_unit/basesoc_shared_ack
    SLICE_X152Y182       LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  lm32_cpu/instruction_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.676    10.059    lm32_cpu/instruction_unit/bridge_wishbone_ack
    SLICE_X143Y182       LUT6 (Prop_lut6_I0_O)        0.124    10.183 r  lm32_cpu/instruction_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.811    10.995    lm32_cpu_n_229
    SLICE_X138Y185       FDRE                                         r  bridge_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.556    11.556    sys_clk
    SLICE_X138Y185       FDRE                                         r  bridge_data_reg[11]/C
                         clock pessimism              0.078    11.634    
                         clock uncertainty           -0.057    11.577    
    SLICE_X138Y185       FDRE (Setup_fdre_C_CE)      -0.205    11.372    bridge_data_reg[11]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 3.671ns (39.620%)  route 5.595ns (60.380%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.728     1.728    sys_clk
    SLICE_X155Y177       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y177       FDRE (Prop_fdre_C_Q)         0.456     2.184 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.800     2.984    bridge_address[0]
    SLICE_X155Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.108    tag_mem_reg_i_43_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.640 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.640    tag_mem_reg_i_33_n_0
    SLICE_X155Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.754 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.754    tag_mem_reg_i_32_n_0
    SLICE_X155Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.868 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.868    tag_mem_reg_i_31_n_0
    SLICE_X155Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.982 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.982    tag_mem_reg_i_37_n_0
    SLICE_X155Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.096 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.096    tag_mem_reg_i_36_n_0
    SLICE_X155Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.210 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.210    tag_mem_reg_i_35_n_0
    SLICE_X155Y182       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.523 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.456     4.979    lm32_cpu/instruction_unit/bridge_wishbone_adr[27]
    SLICE_X153Y182       LUT5 (Prop_lut5_I4_O)        0.306     5.285 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=11, routed)          0.830     6.115    lm32_cpu/instruction_unit/tag_port_dat_w[16]
    SLICE_X154Y181       LUT6 (Prop_lut6_I1_O)        0.124     6.239 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.239    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.772 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.127     7.900    lm32_cpu/instruction_unit/interface0_wb_sdram_ack0
    SLICE_X152Y181       LUT4 (Prop_lut4_I1_O)        0.117     8.017 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=1, routed)           0.290     8.306    lm32_cpu/instruction_unit/interface0_wb_sdram_ack
    SLICE_X152Y181       LUT5 (Prop_lut5_I3_O)        0.348     8.654 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.605     9.259    lm32_cpu/instruction_unit/basesoc_shared_ack
    SLICE_X152Y182       LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  lm32_cpu/instruction_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.676    10.059    lm32_cpu/instruction_unit/bridge_wishbone_ack
    SLICE_X143Y182       LUT6 (Prop_lut6_I0_O)        0.124    10.183 r  lm32_cpu/instruction_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.810    10.994    lm32_cpu_n_229
    SLICE_X138Y186       FDRE                                         r  bridge_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.556    11.556    sys_clk
    SLICE_X138Y186       FDRE                                         r  bridge_data_reg[18]/C
                         clock pessimism              0.078    11.634    
                         clock uncertainty           -0.057    11.577    
    SLICE_X138Y186       FDRE (Setup_fdre_C_CE)      -0.205    11.372    bridge_data_reg[18]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  0.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.941%)  route 0.274ns (66.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.586     0.586    sys_clk
    SLICE_X135Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.274     1.001    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.853     0.853    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X136Y180       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.941%)  route 0.274ns (66.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.586     0.586    sys_clk
    SLICE_X135Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.274     1.001    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.853     0.853    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X136Y180       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.941%)  route 0.274ns (66.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.586     0.586    sys_clk
    SLICE_X135Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.274     1.001    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.853     0.853    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X136Y180       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.941%)  route 0.274ns (66.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.586     0.586    sys_clk
    SLICE_X135Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.274     1.001    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.853     0.853    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X136Y180       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.941%)  route 0.274ns (66.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.586     0.586    sys_clk
    SLICE_X135Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.274     1.001    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.853     0.853    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X136Y180       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.941%)  route 0.274ns (66.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.586     0.586    sys_clk
    SLICE_X135Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.274     1.001    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.853     0.853    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y180       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X136Y180       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.941%)  route 0.274ns (66.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.586     0.586    sys_clk
    SLICE_X135Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.274     1.001    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y180       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.853     0.853    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y180       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X136Y180       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.941%)  route 0.274ns (66.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.586     0.586    sys_clk
    SLICE_X135Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y181       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.274     1.001    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y180       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.853     0.853    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y180       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X136Y180       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r2_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.190%)  route 0.260ns (64.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.587     0.587    lm32_cpu/out
    SLICE_X119Y184       FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y184       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.260     0.987    lm32_cpu/registers_reg_r2_0_31_6_11/ADDRD0
    SLICE_X116Y183       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.855     0.855    lm32_cpu/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X116Y183       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.255     0.600    
    SLICE_X116Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    lm32_cpu/registers_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r2_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.190%)  route 0.260ns (64.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.587     0.587    lm32_cpu/out
    SLICE_X119Y184       FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y184       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.260     0.987    lm32_cpu/registers_reg_r2_0_31_6_11/ADDRD0
    SLICE_X116Y183       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.855     0.855    lm32_cpu/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X116Y183       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.255     0.600    
    SLICE_X116Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    lm32_cpu/registers_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y74     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y72     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y40    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y32    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y30    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y38    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y36    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y181  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y181  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y181  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y181  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y181  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y181  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y181  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y181  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y181  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y181  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y185  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y185  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y185  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y185  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y185  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y185  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y185  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y185  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y186  lm32_cpu/registers_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y186  lm32_cpu/registers_reg_r2_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.742ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y175       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     3.938    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.938    
                         clock uncertainty           -0.125     3.813    
    SLICE_X163Y175       FDPE (Setup_fdpe_C_D)       -0.005     3.808    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.808    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.742    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y174       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3306, routed)        0.633     2.633    sys_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.633    
                         clock uncertainty           -0.129     2.503    
    SLICE_X162Y174       FDPE (Setup_fdpe_C_D)       -0.035     2.468    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.468    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.403    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.697 (r) | FAST    |     4.109 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.476 (r) | SLOW    |    -0.111 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.515 (r) | SLOW    |    -2.415 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     6.962 (r) | SLOW    |    -2.234 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.382 (r) | SLOW    |    -2.451 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.200 (r) | SLOW    |      1.833 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.725 (r) | SLOW    |      1.597 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.884 (r) | SLOW    |      1.669 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.372 (r) | SLOW    |      1.938 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.674 (r) | SLOW    |      2.065 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.744 (r) | SLOW    |      1.620 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.521 (r) | SLOW    |      1.979 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.897 (r) | SLOW    |      1.681 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.525 (r) | SLOW    |      1.997 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.587 (r) | SLOW    |      2.455 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.679 (r) | SLOW    |      2.035 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.973 (r) | SLOW    |      2.180 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.438 (r) | SLOW    |      2.391 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.431 (r) | SLOW    |      2.402 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      8.285 (r) | SLOW    |      2.309 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.571 (r) | SLOW    |      2.447 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.187 (r) | SLOW    |      1.797 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.285 (r) | SLOW    |      2.293 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.188 (r) | SLOW    |      1.800 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.286 (r) | SLOW    |      2.291 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     13.061 (r) | SLOW    |      4.944 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     13.090 (r) | SLOW    |      4.943 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     12.795 (r) | SLOW    |      4.812 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     12.928 (r) | SLOW    |      4.893 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     12.992 (r) | SLOW    |      4.923 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     10.621 (r) | SLOW    |      3.574 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     13.475 (r) | SLOW    |      5.178 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     15.065 (r) | SLOW    |      5.468 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     15.208 (r) | SLOW    |      5.573 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.460 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.741 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.863 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.200 (r) | SLOW    |   1.833 (r) | FAST    |    0.475 |
ddram_dq[1]        |   6.725 (r) | SLOW    |   1.597 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.884 (r) | SLOW    |   1.669 (r) | FAST    |    0.160 |
ddram_dq[3]        |   7.372 (r) | SLOW    |   1.938 (r) | FAST    |    0.648 |
ddram_dq[4]        |   7.674 (r) | SLOW    |   2.065 (r) | FAST    |    0.949 |
ddram_dq[5]        |   6.744 (r) | SLOW    |   1.620 (r) | FAST    |    0.024 |
ddram_dq[6]        |   7.521 (r) | SLOW    |   1.979 (r) | FAST    |    0.797 |
ddram_dq[7]        |   6.897 (r) | SLOW    |   1.681 (r) | FAST    |    0.172 |
ddram_dq[8]        |   7.525 (r) | SLOW    |   1.997 (r) | FAST    |    0.800 |
ddram_dq[9]        |   8.587 (r) | SLOW    |   2.455 (r) | FAST    |    1.863 |
ddram_dq[10]       |   7.679 (r) | SLOW    |   2.035 (r) | FAST    |    0.955 |
ddram_dq[11]       |   7.973 (r) | SLOW    |   2.180 (r) | FAST    |    1.248 |
ddram_dq[12]       |   8.438 (r) | SLOW    |   2.391 (r) | FAST    |    1.714 |
ddram_dq[13]       |   8.431 (r) | SLOW    |   2.402 (r) | FAST    |    1.707 |
ddram_dq[14]       |   8.285 (r) | SLOW    |   2.309 (r) | FAST    |    1.560 |
ddram_dq[15]       |   8.571 (r) | SLOW    |   2.447 (r) | FAST    |    1.847 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.587 (r) | SLOW    |   1.597 (r) | FAST    |    1.863 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.099 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.187 (r) | SLOW    |   1.797 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.285 (r) | SLOW    |   2.293 (r) | FAST    |    1.098 |
ddram_dqs_p[0]     |   7.188 (r) | SLOW    |   1.800 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.286 (r) | SLOW    |   2.291 (r) | FAST    |    1.099 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.286 (r) | SLOW    |   1.797 (r) | FAST    |    1.099 |
-------------------+-------------+---------+-------------+---------+----------+




