<<<<<<< HEAD
Running: D:\Xillinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Sonia/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/Prueba2reloj50_isim_beh.exe -prj C:/Users/Sonia/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/Prueba2reloj50_beh.prj work.Prueba2reloj50 work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Sonia/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/Clock25.v" into library work
Analyzing Verilog file "C:/Users/Sonia/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/Prueba2reloj50.v" into library work
Analyzing Verilog file "D:/Xillinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 122096 KB
Fuse CPU Usage: 795 ms
Compiling module Clock25
Compiling module Prueba2reloj50
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Sonia/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/Prueba2reloj50_isim_beh.exe
Fuse Memory Usage: 125664 KB
Fuse CPU Usage: 1122 ms
=======
Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Rodrigo/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/SonidoTest_isim_beh.exe" -prj "C:/Users/Rodrigo/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/SonidoTest_beh.prj" "work.SonidoTest" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Rodrigo/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/TransmisionDAC.v" into library work
Analyzing Verilog file "C:/Users/Rodrigo/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/Sclk.v" into library work
Analyzing Verilog file "C:/Users/Rodrigo/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/Lrclk.v" into library work
Analyzing Verilog file "C:/Users/Rodrigo/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/Sonido.v" into library work
Analyzing Verilog file "C:/Users/Rodrigo/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/SonidoTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Lrclk
Compiling module Sclk
Compiling module TransmisionDAC
Compiling module Sonido
Compiling module SonidoTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/Rodrigo/Documents/GitHub/ProyectoFinalTaller-DH/DrumsHeroe/SonidoTest_isim_beh.exe
Fuse Memory Usage: 26692 KB
Fuse CPU Usage: 1029 ms
>>>>>>> origin/master
