# Component constraints for C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\UART_Full_Duplex01.cydsn\TopDesign\TopDesign.cysch
# Project: C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\UART_Full_Duplex01.cydsn\UART_Full_Duplex01.cyprj
# Date: Wed, 11 Mar 2020 09:19:04 GMT
