#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-26-gb0c57ab1-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x55b880dda840 .scope module, "spi_master_tb" "spi_master_tb" 2 1;
 .timescale 0 0;
v0x55b880e08bd0_0 .var "MISO", 0 0;
v0x55b880e08c90_0 .net "MOSI", 0 0, v0x55b880e01700_0;  1 drivers
v0x55b880e08d50_0 .net "SCK", 0 0, L_0x55b880e09e30;  1 drivers
v0x55b880e08df0_0 .net "SS", 0 0, L_0x55b880ddfc10;  1 drivers
v0x55b880e08e90_0 .var "clk_cpu", 0 0;
v0x55b880e08f30_0 .var "cpu_addr", 31 0;
v0x55b880e08fd0_0 .var "cpu_instr", 0 0;
v0x55b880e090c0_0 .var "cpu_valid", 0 0;
v0x55b880e091b0_0 .var "cpu_wdata", 31 0;
v0x55b880e09250_0 .var "cpu_wstrb", 3 0;
v0x55b880e09360_0 .net "interrpt", 0 0, v0x55b880e05020_0;  1 drivers
o0x7f7fca1e74e8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b880e09400_0 .net "mem_rdata", 31 0, o0x7f7fca1e74e8;  0 drivers
o0x7f7fca1e7518 .functor BUFZ 1, c4<z>; HiZ drive
v0x55b880e094c0_0 .net "mem_ready", 0 0, o0x7f7fca1e7518;  0 drivers
v0x55b880e09560_0 .var "rst", 0 0;
S_0x55b880db6430 .scope module, "uut" "spi_master" 2 22, 3 1 0, S_0x55b880dda840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 32 "cpu_wdata";
    .port_info 4 /INPUT 4 "cpu_wstrb";
    .port_info 5 /INPUT 1 "cpu_valid";
    .port_info 6 /INPUT 1 "cpu_instr";
    .port_info 7 /OUTPUT 1 "mem_ready";
    .port_info 8 /OUTPUT 32 "mem_rdata";
    .port_info 9 /OUTPUT 1 "SCK";
    .port_info 10 /OUTPUT 1 "MOSI";
    .port_info 11 /INPUT 1 "MISO";
    .port_info 12 /OUTPUT 1 "SS";
    .port_info 13 /OUTPUT 1 "interrpt";
v0x55b880e079f0_0 .net "MISO", 0 0, v0x55b880e08bd0_0;  1 drivers
v0x55b880e07ab0_0 .net "MOSI", 0 0, v0x55b880e01700_0;  alias, 1 drivers
v0x55b880e07bc0_0 .net "SCK", 0 0, L_0x55b880e09e30;  alias, 1 drivers
v0x55b880e07cb0_0 .net "SPI_BITRATE", 31 0, v0x55b880e06d60_0;  1 drivers
v0x55b880e07d50_0 .net "SPI_CTRL", 8 0, v0x55b880e06e90_0;  1 drivers
v0x55b880e07e40_0 .net "SPI_DATA_IN", 31 0, v0x55b880e02f70_0;  1 drivers
v0x55b880e07f90_0 .net "SPI_DATA_OUT", 31 0, v0x55b880e07040_0;  1 drivers
v0x55b880e080e0_0 .net "SS", 0 0, L_0x55b880ddfc10;  alias, 1 drivers
v0x55b880e08180_0 .net "clk_cpu", 0 0, v0x55b880e08e90_0;  1 drivers
v0x55b880e08340_0 .net "cpu_addr", 31 0, v0x55b880e08f30_0;  1 drivers
v0x55b880e08400_0 .net "cpu_instr", 0 0, v0x55b880e08fd0_0;  1 drivers
v0x55b880e084a0_0 .net "cpu_valid", 0 0, v0x55b880e090c0_0;  1 drivers
v0x55b880e08540_0 .net "cpu_wdata", 31 0, v0x55b880e091b0_0;  1 drivers
v0x55b880e085e0_0 .net "cpu_wstrb", 3 0, v0x55b880e09250_0;  1 drivers
v0x55b880e08680_0 .net "interrpt", 0 0, v0x55b880e05020_0;  alias, 1 drivers
v0x55b880e08720_0 .net "mem_rdata", 31 0, o0x7f7fca1e74e8;  alias, 0 drivers
v0x55b880e087c0_0 .net "mem_ready", 0 0, o0x7f7fca1e7518;  alias, 0 drivers
v0x55b880e08970_0 .net "rst", 0 0, v0x55b880e09560_0;  1 drivers
S_0x55b880dcca80 .scope module, "spi_master" "spi_logic_master" 3 43, 4 1 0, S_0x55b880db6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_BITRATE";
    .port_info 3 /INPUT 32 "SPI_DATA_OUT";
    .port_info 4 /OUTPUT 32 "SPI_DATA_IN";
    .port_info 5 /INPUT 9 "SPI_CTRL";
    .port_info 6 /OUTPUT 1 "SCK";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /INPUT 1 "MISO";
    .port_info 9 /OUTPUT 1 "SS";
    .port_info 10 /OUTPUT 1 "interrpt";
v0x55b880e05660_0 .net "MISO", 0 0, v0x55b880e08bd0_0;  alias, 1 drivers
v0x55b880e05720_0 .net "MOSI", 0 0, v0x55b880e01700_0;  alias, 1 drivers
v0x55b880e057c0_0 .net "NEW_SPI_DATA_OUT", 31 0, v0x55b880e038e0_0;  1 drivers
v0x55b880e05890_0 .net "SCK", 0 0, L_0x55b880e09e30;  alias, 1 drivers
v0x55b880e05960_0 .net "SCK_inter", 0 0, v0x55b880e03f50_0;  1 drivers
v0x55b880e05a50_0 .net "SPI_BITRATE", 31 0, v0x55b880e06d60_0;  alias, 1 drivers
v0x55b880e05af0_0 .net "SPI_CTRL", 8 0, v0x55b880e06e90_0;  alias, 1 drivers
v0x55b880e05b90_0 .net "SPI_DATA_IN", 31 0, v0x55b880e02f70_0;  alias, 1 drivers
v0x55b880e05c80_0 .net "SPI_DATA_IN_I", 31 0, v0x55b880e01c30_0;  1 drivers
v0x55b880e05d20_0 .net "SPI_DATA_LEN", 1 0, L_0x55b880e098f0;  1 drivers
v0x55b880e05dc0_0 .net "SPI_DATA_OUT", 31 0, v0x55b880e07040_0;  alias, 1 drivers
v0x55b880e05ed0_0 .net "SS", 0 0, L_0x55b880ddfc10;  alias, 1 drivers
v0x55b880e05f70_0 .net "clk_cpu", 0 0, v0x55b880e08e90_0;  alias, 1 drivers
v0x55b880e06060_0 .net "clk_divider", 0 0, v0x55b880ddfd20_0;  1 drivers
v0x55b880e06150_0 .net "done", 0 0, v0x55b880e01d10_0;  1 drivers
v0x55b880e06240_0 .net "en_SCK", 0 0, v0x55b880e04f50_0;  1 drivers
v0x55b880e06330_0 .net "interrpt", 0 0, v0x55b880e05020_0;  alias, 1 drivers
v0x55b880e063d0_0 .net "load_data", 0 0, v0x55b880e050c0_0;  1 drivers
v0x55b880e06470_0 .net "load_data_in", 0 0, v0x55b880e01e90_0;  1 drivers
v0x55b880e06510_0 .net "rst", 0 0, v0x55b880e09560_0;  alias, 1 drivers
S_0x55b880dccc60 .scope module, "clock_divider" "divider_clock_spi" 4 29, 5 1 0, S_0x55b880dcca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "spi_bitrate";
    .port_info 4 /OUTPUT 1 "SCK";
v0x55b880ddfd20_0 .var "SCK", 0 0;
v0x55b880ddfe20_0 .net "clk_cpu", 0 0, v0x55b880e08e90_0;  alias, 1 drivers
v0x55b880e00de0_0 .var/i "counter", 31 0;
v0x55b880e00ea0_0 .net "en", 0 0, v0x55b880e04f50_0;  alias, 1 drivers
v0x55b880e00f60_0 .net "rst", 0 0, v0x55b880e09560_0;  alias, 1 drivers
v0x55b880e01070_0 .net "spi_bitrate", 31 0, v0x55b880e06d60_0;  alias, 1 drivers
E_0x55b880db3050 .event posedge, v0x55b880e00f60_0, v0x55b880ddfe20_0;
S_0x55b880e011f0 .scope module, "piso_sipo_spi" "piso_sipo" 4 37, 6 1 0, S_0x55b880dcca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "MISO";
    .port_info 5 /INPUT 2 "SPI_DATA_LEN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /OUTPUT 1 "load_data_in";
P_0x55b880e013f0 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
v0x55b880e01620_0 .net "MISO", 0 0, v0x55b880e08bd0_0;  alias, 1 drivers
v0x55b880e01700_0 .var "MOSI", 0 0;
v0x55b880e017c0_0 .net "SPI_DATA_LEN", 1 0, L_0x55b880e098f0;  alias, 1 drivers
v0x55b880e01880_0 .net "clk", 0 0, v0x55b880e03f50_0;  alias, 1 drivers
v0x55b880e01940_0 .var "couter_bit", 5 0;
v0x55b880e01a70_0 .net "data_in", 31 0, v0x55b880e038e0_0;  alias, 1 drivers
v0x55b880e01b50_0 .var "data_len", 4 0;
v0x55b880e01c30_0 .var "data_out", 31 0;
v0x55b880e01d10_0 .var "done", 0 0;
v0x55b880e01dd0_0 .net "load", 0 0, v0x55b880e050c0_0;  alias, 1 drivers
v0x55b880e01e90_0 .var "load_data_in", 0 0;
v0x55b880e01f50_0 .net "rst", 0 0, v0x55b880e09560_0;  alias, 1 drivers
v0x55b880e01ff0_0 .var "shift_reg", 31 0;
E_0x55b880db2e00 .event anyedge, v0x55b880e01dd0_0, v0x55b880e01a70_0, v0x55b880e017c0_0;
E_0x55b880db3470 .event posedge, v0x55b880e00f60_0, v0x55b880e01880_0;
S_0x55b880e02250 .scope module, "spi_control" "spi_logic_control" 4 50, 7 1 0, S_0x55b880dcca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_DATA_OUT";
    .port_info 3 /INPUT 9 "SPI_CTRL";
    .port_info 4 /OUTPUT 1 "SCK";
    .port_info 5 /OUTPUT 1 "SS";
    .port_info 6 /OUTPUT 1 "interrpt";
    .port_info 7 /INPUT 1 "clk_divider";
    .port_info 8 /INPUT 1 "done";
    .port_info 9 /OUTPUT 1 "SCK_inter";
    .port_info 10 /OUTPUT 1 "en_SCK";
    .port_info 11 /OUTPUT 1 "load_data";
    .port_info 12 /OUTPUT 32 "NEW_SPI_DATA_OUT";
    .port_info 13 /OUTPUT 2 "SPI_DATA_LEN";
    .port_info 14 /INPUT 1 "load_data_in";
    .port_info 15 /INPUT 32 "SPI_DATA_IN_I";
    .port_info 16 /OUTPUT 32 "NEW_SPI_DATA_IN";
P_0x55b880e023e0 .param/l "DONE" 0 7 27, C4<011>;
P_0x55b880e02420 .param/l "FRAME_STOP" 0 7 28, C4<100>;
P_0x55b880e02460 .param/l "IDLE" 0 7 24, C4<000>;
P_0x55b880e024a0 .param/l "LOAD" 0 7 25, C4<001>;
P_0x55b880e024e0 .param/l "TRANSMIT" 0 7 26, C4<010>;
L_0x55b880ddfc10 .functor BUFZ 1, v0x55b880e01d10_0, C4<0>, C4<0>, C4<0>;
L_0x7f7fca19d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b880de30d0 .functor XNOR 1, L_0x55b880e09cc0, L_0x7f7fca19d018, C4<0>, C4<0>;
L_0x55b880de3140 .functor NOT 1, v0x55b880ddfd20_0, C4<0>, C4<0>, C4<0>;
v0x55b880e03ce0_0 .net "NEW_SPI_DATA_IN", 31 0, v0x55b880e02f70_0;  alias, 1 drivers
v0x55b880e03dc0_0 .net "NEW_SPI_DATA_OUT", 31 0, v0x55b880e038e0_0;  alias, 1 drivers
v0x55b880e03eb0_0 .net "SCK", 0 0, L_0x55b880e09e30;  alias, 1 drivers
v0x55b880e03f50_0 .var "SCK_inter", 0 0;
v0x55b880e04020_0 .net "SPI_BIT_ORDER", 0 0, L_0x55b880e09850;  1 drivers
v0x55b880e04160_0 .net "SPI_CTRL", 8 0, v0x55b880e06e90_0;  alias, 1 drivers
v0x55b880e04220_0 .net "SPI_DATA_IN_I", 31 0, v0x55b880e01c30_0;  alias, 1 drivers
v0x55b880e04330_0 .net "SPI_DATA_LEN", 1 0, L_0x55b880e098f0;  alias, 1 drivers
v0x55b880e043f0_0 .net "SPI_DATA_OUT", 31 0, v0x55b880e07040_0;  alias, 1 drivers
v0x55b880e04490_0 .net "SPI_FRAME_START", 0 0, L_0x55b880e09990;  1 drivers
v0x55b880e04530_0 .net "SPI_I_MSK", 0 0, L_0x55b880e09c20;  1 drivers
v0x55b880e045f0_0 .net "SPI_MODE", 1 0, L_0x55b880e097b0;  1 drivers
v0x55b880e046d0_0 .net "SPI_ON", 0 0, L_0x55b880e09710;  1 drivers
v0x55b880e04790_0 .net "SPI_START", 0 0, L_0x55b880e09b40;  1 drivers
v0x55b880e04850_0 .net "SS", 0 0, L_0x55b880ddfc10;  alias, 1 drivers
v0x55b880e04910_0 .net *"_ivl_17", 0 0, L_0x55b880e09cc0;  1 drivers
v0x55b880e049f0_0 .net/2u *"_ivl_18", 0 0, L_0x7f7fca19d018;  1 drivers
v0x55b880e04ad0_0 .net *"_ivl_20", 0 0, L_0x55b880de30d0;  1 drivers
v0x55b880e04b90_0 .net *"_ivl_22", 0 0, L_0x55b880de3140;  1 drivers
v0x55b880e04c70_0 .net "clk_cpu", 0 0, v0x55b880e08e90_0;  alias, 1 drivers
v0x55b880e04d10_0 .net "clk_divider", 0 0, v0x55b880ddfd20_0;  alias, 1 drivers
v0x55b880e04de0_0 .var "corrent_state", 2 0;
v0x55b880e04e80_0 .net "done", 0 0, v0x55b880e01d10_0;  alias, 1 drivers
v0x55b880e04f50_0 .var "en_SCK", 0 0;
v0x55b880e05020_0 .var "interrpt", 0 0;
v0x55b880e050c0_0 .var "load_data", 0 0;
v0x55b880e05160_0 .net "load_data_in", 0 0, v0x55b880e01e90_0;  alias, 1 drivers
v0x55b880e05250_0 .var "next_state", 2 0;
v0x55b880e05310_0 .net "rst", 0 0, v0x55b880e09560_0;  alias, 1 drivers
E_0x55b880d7e360/0 .event anyedge, v0x55b880e04de0_0, v0x55b880e045f0_0, v0x55b880ddfd20_0, v0x55b880e046d0_0;
E_0x55b880d7e360/1 .event anyedge, v0x55b880e04490_0, v0x55b880e04790_0, v0x55b880e01d10_0;
E_0x55b880d7e360 .event/or E_0x55b880d7e360/0, E_0x55b880d7e360/1;
L_0x55b880e09710 .part v0x55b880e06e90_0, 8, 1;
L_0x55b880e097b0 .part v0x55b880e06e90_0, 6, 2;
L_0x55b880e09850 .part v0x55b880e06e90_0, 5, 1;
L_0x55b880e098f0 .part v0x55b880e06e90_0, 3, 2;
L_0x55b880e09990 .part v0x55b880e06e90_0, 2, 1;
L_0x55b880e09b40 .part v0x55b880e06e90_0, 1, 1;
L_0x55b880e09c20 .part v0x55b880e06e90_0, 0, 1;
L_0x55b880e09cc0 .part L_0x55b880e097b0, 1, 1;
L_0x55b880e09e30 .functor MUXZ 1, L_0x55b880de3140, v0x55b880ddfd20_0, L_0x55b880de30d0, C4<>;
S_0x55b880e029d0 .scope module, "data_order" "spi_data_order" 7 44, 8 1 0, S_0x55b880e02250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "SPI_DATA_IN";
    .port_info 3 /INPUT 1 "SPI_BIT_ORDER";
    .port_info 4 /OUTPUT 32 "SPI_DATA_OUT";
P_0x55b880e02bd0 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0x55b880e02da0_0 .net "SPI_BIT_ORDER", 0 0, L_0x55b880e09850;  alias, 1 drivers
v0x55b880e02e80_0 .net "SPI_DATA_IN", 31 0, v0x55b880e01c30_0;  alias, 1 drivers
v0x55b880e02f70_0 .var "SPI_DATA_OUT", 31 0;
v0x55b880e03040_0 .net "en", 0 0, v0x55b880e01e90_0;  alias, 1 drivers
v0x55b880e03110_0 .var/i "i", 31 0;
v0x55b880e03220_0 .net "rst", 0 0, v0x55b880e09560_0;  alias, 1 drivers
E_0x55b880de63d0 .event anyedge, v0x55b880e00f60_0, v0x55b880e01e90_0, v0x55b880e02da0_0, v0x55b880e01c30_0;
S_0x55b880e033b0 .scope module, "data_order_in" "spi_data_order" 7 53, 8 1 0, S_0x55b880e02250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "SPI_DATA_IN";
    .port_info 3 /INPUT 1 "SPI_BIT_ORDER";
    .port_info 4 /OUTPUT 32 "SPI_DATA_OUT";
P_0x55b880e035b0 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0x55b880e03730_0 .net "SPI_BIT_ORDER", 0 0, L_0x55b880e09850;  alias, 1 drivers
v0x55b880e03820_0 .net "SPI_DATA_IN", 31 0, v0x55b880e07040_0;  alias, 1 drivers
v0x55b880e038e0_0 .var "SPI_DATA_OUT", 31 0;
v0x55b880e039e0_0 .net "en", 0 0, v0x55b880e050c0_0;  alias, 1 drivers
v0x55b880e03ab0_0 .var/i "i", 31 0;
v0x55b880e03ba0_0 .net "rst", 0 0, v0x55b880e09560_0;  alias, 1 drivers
E_0x55b880de66b0 .event anyedge, v0x55b880e00f60_0, v0x55b880e01dd0_0, v0x55b880e02da0_0, v0x55b880e03820_0;
S_0x55b880e066d0 .scope module, "spi_memory" "spi_memory_interface" 3 29, 9 1 0, S_0x55b880db6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 32 "cpu_wdata";
    .port_info 4 /INPUT 4 "cpu_wstrb";
    .port_info 5 /INPUT 1 "cpu_valid";
    .port_info 6 /INPUT 1 "cpu_instr";
    .port_info 7 /OUTPUT 1 "mem_ready";
    .port_info 8 /OUTPUT 32 "mem_rdata";
    .port_info 9 /OUTPUT 32 "SPI_BITRATE";
    .port_info 10 /OUTPUT 32 "SPI_DATA_OUT";
    .port_info 11 /INPUT 32 "SPI_DATA_IN";
    .port_info 12 /OUTPUT 9 "SPI_CTRL";
P_0x55b880e068d0 .param/l "ADDR_SPI_BITRATE" 1 9 23, C4<00000000000000000000000000100000>;
P_0x55b880e06910 .param/l "ADDR_SPI_CTRL" 1 9 26, C4<00000000000000000000000000100011>;
P_0x55b880e06950 .param/l "ADDR_SPI_DATA_IN" 1 9 25, C4<00000000000000000000000000100010>;
P_0x55b880e06990 .param/l "ADDR_SPI_DATA_OUT" 1 9 24, C4<00000000000000000000000000100001>;
v0x55b880e06d60_0 .var "SPI_BITRATE", 31 0;
v0x55b880e06e90_0 .var "SPI_CTRL", 8 0;
v0x55b880e06fa0_0 .net "SPI_DATA_IN", 31 0, v0x55b880e02f70_0;  alias, 1 drivers
v0x55b880e07040_0 .var "SPI_DATA_OUT", 31 0;
v0x55b880e07100_0 .net "clk_cpu", 0 0, v0x55b880e08e90_0;  alias, 1 drivers
v0x55b880e071f0_0 .net "cpu_addr", 31 0, v0x55b880e08f30_0;  alias, 1 drivers
v0x55b880e072d0_0 .net "cpu_instr", 0 0, v0x55b880e08fd0_0;  alias, 1 drivers
v0x55b880e07390_0 .net "cpu_valid", 0 0, v0x55b880e090c0_0;  alias, 1 drivers
v0x55b880e07450_0 .net "cpu_wdata", 31 0, v0x55b880e091b0_0;  alias, 1 drivers
v0x55b880e07530_0 .net "cpu_wstrb", 3 0, v0x55b880e09250_0;  alias, 1 drivers
v0x55b880e07610_0 .var "mem_rdata", 31 0;
v0x55b880e076f0_0 .var "mem_ready", 0 0;
v0x55b880e077b0_0 .net "rst", 0 0, v0x55b880e09560_0;  alias, 1 drivers
E_0x55b880e06cd0/0 .event anyedge, v0x55b880e00f60_0, v0x55b880e07390_0, v0x55b880e07530_0, v0x55b880e071f0_0;
E_0x55b880e06cd0/1 .event anyedge, v0x55b880e07450_0, v0x55b880e01070_0, v0x55b880e03820_0, v0x55b880e04160_0;
E_0x55b880e06cd0/2 .event anyedge, v0x55b880e02f70_0;
E_0x55b880e06cd0 .event/or E_0x55b880e06cd0/0, E_0x55b880e06cd0/1, E_0x55b880e06cd0/2;
    .scope S_0x55b880e066d0;
T_0 ;
    %wait E_0x55b880e06cd0;
    %load/vec4 v0x55b880e077b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e076f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e07610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e06d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e07040_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55b880e06e90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b880e07390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55b880e07530_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x55b880e071f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 32;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x55b880e07530_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.11, 8;
    %load/vec4 v0x55b880e07450_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %load/vec4 v0x55b880e06d60_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %load/vec4 v0x55b880e07530_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.13, 8;
    %load/vec4 v0x55b880e07450_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %load/vec4 v0x55b880e06d60_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b880e07530_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %load/vec4 v0x55b880e07450_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %load/vec4 v0x55b880e06d60_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b880e07530_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.17, 8;
    %load/vec4 v0x55b880e07450_0;
    %parti/s 9, 0, 2;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %load/vec4 v0x55b880e06d60_0;
    %parti/s 9, 0, 2;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x55b880e06d60_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x55b880e07530_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.19, 8;
    %load/vec4 v0x55b880e07450_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %load/vec4 v0x55b880e07040_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %load/vec4 v0x55b880e07530_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.21, 8;
    %load/vec4 v0x55b880e07450_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_0.22, 8;
T_0.21 ; End of true expr.
    %load/vec4 v0x55b880e07040_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_0.22, 8;
 ; End of false expr.
    %blend;
T_0.22;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b880e07530_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.23, 8;
    %load/vec4 v0x55b880e07450_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_0.24, 8;
T_0.23 ; End of true expr.
    %load/vec4 v0x55b880e07040_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_0.24, 8;
 ; End of false expr.
    %blend;
T_0.24;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b880e07530_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.25, 8;
    %load/vec4 v0x55b880e07450_0;
    %parti/s 9, 0, 2;
    %jmp/1 T_0.26, 8;
T_0.25 ; End of true expr.
    %load/vec4 v0x55b880e07040_0;
    %parti/s 9, 0, 2;
    %jmp/0 T_0.26, 8;
 ; End of false expr.
    %blend;
T_0.26;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x55b880e07040_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x55b880e07530_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.27, 8;
    %load/vec4 v0x55b880e07450_0;
    %parti/s 9, 0, 2;
    %jmp/1 T_0.28, 8;
T_0.27 ; End of true expr.
    %load/vec4 v0x55b880e06e90_0;
    %jmp/0 T_0.28, 8;
 ; End of false expr.
    %blend;
T_0.28;
    %assign/vec4 v0x55b880e06e90_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55b880e071f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 32;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 32;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 32;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e07610_0, 0;
    %jmp T_0.34;
T_0.29 ;
    %load/vec4 v0x55b880e06d60_0;
    %assign/vec4 v0x55b880e07610_0, 0;
    %jmp T_0.34;
T_0.30 ;
    %load/vec4 v0x55b880e07040_0;
    %assign/vec4 v0x55b880e07610_0, 0;
    %jmp T_0.34;
T_0.31 ;
    %load/vec4 v0x55b880e06fa0_0;
    %assign/vec4 v0x55b880e07610_0, 0;
    %jmp T_0.34;
T_0.32 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55b880e06e90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x55b880e07610_0, 0;
    %jmp T_0.34;
T_0.34 ;
    %pop/vec4 1;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b880e076f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e076f0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b880dccc60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b880e00de0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x55b880dccc60;
T_2 ;
    %wait E_0x55b880db3050;
    %load/vec4 v0x55b880e00f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e00de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880ddfd20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55b880e00ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55b880e00de0_0;
    %load/vec4 v0x55b880e01070_0;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e00de0_0, 0;
    %load/vec4 v0x55b880ddfd20_0;
    %inv;
    %assign/vec4 v0x55b880ddfd20_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55b880e00de0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b880e00de0_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880ddfd20_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b880e011f0;
T_3 ;
    %wait E_0x55b880db3470;
    %load/vec4 v0x55b880e01f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e01ff0_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x55b880e01940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e01700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e01c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e01d10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55b880e01b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e01e90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55b880e01940_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55b880e01b50_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x55b880e01ff0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55b880e01b50_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x55b880e01700_0, 0;
    %load/vec4 v0x55b880e01ff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55b880e01ff0_0, 0;
    %load/vec4 v0x55b880e01620_0;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b880e01ff0_0, 4, 5;
    %load/vec4 v0x55b880e01940_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55b880e01940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e01e90_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55b880e01ff0_0;
    %assign/vec4 v0x55b880e01c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b880e01d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e01700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b880e01e90_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b880e011f0;
T_4 ;
    %wait E_0x55b880db2e00;
    %load/vec4 v0x55b880e01dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55b880e01a70_0;
    %assign/vec4 v0x55b880e01ff0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55b880e01940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e01700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e01d10_0, 0;
    %load/vec4 v0x55b880e017c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55b880e01b50_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x55b880e01b50_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55b880e01b50_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x55b880e01b50_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55b880e01b50_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b880e029d0;
T_5 ;
    %wait E_0x55b880de63d0;
    %load/vec4 v0x55b880e03220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e02f70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b880e03040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55b880e02da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b880e03110_0, 0, 32;
T_5.6 ; Top of for-loop
    %load/vec4 v0x55b880e03110_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_5.7, 5;
    %load/vec4 v0x55b880e02e80_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55b880e03110_0;
    %sub;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55b880e03110_0;
    %assign/vec4/off/d v0x55b880e02f70_0, 4, 5;
T_5.8 ; for-loop step statement
    %load/vec4 v0x55b880e03110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b880e03110_0, 0, 32;
    %jmp T_5.6;
T_5.7 ; for-loop exit label
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55b880e02e80_0;
    %assign/vec4 v0x55b880e02f70_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b880e033b0;
T_6 ;
    %wait E_0x55b880de66b0;
    %load/vec4 v0x55b880e03ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b880e038e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55b880e039e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55b880e03730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b880e03ab0_0, 0, 32;
T_6.6 ; Top of for-loop
    %load/vec4 v0x55b880e03ab0_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_6.7, 5;
    %load/vec4 v0x55b880e03820_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55b880e03ab0_0;
    %sub;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55b880e03ab0_0;
    %assign/vec4/off/d v0x55b880e038e0_0, 4, 5;
T_6.8 ; for-loop step statement
    %load/vec4 v0x55b880e03ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b880e03ab0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ; for-loop exit label
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55b880e03820_0;
    %assign/vec4 v0x55b880e038e0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b880e02250;
T_7 ;
    %wait E_0x55b880db3050;
    %load/vec4 v0x55b880e05310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e050c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e03f50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b880e04de0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55b880e05250_0;
    %assign/vec4 v0x55b880e04de0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b880e02250;
T_8 ;
    %wait E_0x55b880d7e360;
    %load/vec4 v0x55b880e04de0_0;
    %store/vec4 v0x55b880e05250_0, 0, 3;
    %load/vec4 v0x55b880e045f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v0x55b880e04d10_0;
    %assign/vec4 v0x55b880e03f50_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x55b880e04d10_0;
    %assign/vec4 v0x55b880e03f50_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x55b880e04d10_0;
    %inv;
    %assign/vec4 v0x55b880e03f50_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x55b880e04d10_0;
    %assign/vec4 v0x55b880e03f50_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x55b880e04d10_0;
    %inv;
    %assign/vec4 v0x55b880e03f50_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55b880e04de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x55b880e046d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.13, 9;
    %load/vec4 v0x55b880e04490_0;
    %and;
T_8.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b880e05250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b880e04f50_0, 0;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b880e04f50_0, 0;
T_8.12 ;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x55b880e04790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b880e050c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b880e05250_0, 0, 3;
T_8.14 ;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x55b880e04e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b880e05250_0, 0, 3;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e050c0_0, 0, 1;
T_8.17 ;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b880e05250_0, 0, 3;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55b880dda840;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e08e90_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55b880dda840;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x55b880e08e90_0;
    %inv;
    %store/vec4 v0x55b880e08e90_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55b880dda840;
T_11 ;
    %vpi_call 2 46 "$dumpfile", "spi_masterr.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %vpi_call 2 48 "$monitor", $time, "clk_cpu=%b,rst=%b,cpu_addr=%b, cpu_wdata=%b, cpu_wstrb=%b, cpu_valid=%b, cpu_instr=%b, mem_ready=%b, mem_rdata=%b", v0x55b880e08e90_0, v0x55b880e09560_0, v0x55b880e08f30_0, v0x55b880e091b0_0, v0x55b880e09250_0, v0x55b880e090c0_0, v0x55b880e08fd0_0, v0x55b880e094c0_0, v0x55b880e09400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b880e09560_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b880e08f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b880e091b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b880e09250_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e090c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e08fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e08bd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e09560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x55b880e08f30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55b880e091b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b880e09250_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b880e090c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e090c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 33, 0, 32;
    %store/vec4 v0x55b880e08f30_0, 0, 32;
    %pushi/vec4 32771, 0, 32;
    %store/vec4 v0x55b880e091b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b880e09250_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b880e090c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e090c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0x55b880e08f30_0, 0, 32;
    %pushi/vec4 236, 0, 32;
    %store/vec4 v0x55b880e091b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b880e09250_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b880e090c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e090c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0x55b880e08f30_0, 0, 32;
    %pushi/vec4 494, 0, 32;
    %store/vec4 v0x55b880e091b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b880e09250_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b880e090c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e090c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b880e08bd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e08bd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b880e08bd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b880e08bd0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "spi_master_tb.v";
    "spi_master.v";
    "spi_logic_master.v";
    "divider_clock_spi.v";
    "piso_sipo.v";
    "spi_logic_control.v";
    "spi_data_order.v";
    "spi_memory_interface.v";
