{"sections":[],"metadata":{"symbolKind":"case","externalID":"s:11VHDLParsing13VectorLiteralO6logicsyAcA05LogicB0V_tcACmF","role":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logics","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"LogicVector","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing11LogicVectorV"},{"text":")","kind":"text"}],"title":"VectorLiteral.logics(value:)","roleHeading":"Case","modules":[{"name":"VHDLParsing"}]},"variants":[{"paths":["\/documentation\/vhdlparsing\/vectorliteral\/logics(value:)"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral"]]},"abstract":[{"text":"A vector of logic values.","type":"text"}],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"logics"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"LogicVector","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector","preciseIdentifier":"s:11VHDLParsing11LogicVectorV"},{"kind":"text","text":")"}],"languages":["swift"],"platforms":["Linux"]}]}],"kind":"symbol","identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/logics(value:)","interfaceLanguage":"swift"},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral/logics(value:)":{"role":"symbol","abstract":[{"text":"A vector of logic values.","type":"text"}],"type":"topic","title":"VectorLiteral.logics(value:)","url":"\/documentation\/vhdlparsing\/vectorliteral\/logics(value:)","kind":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logics","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"LogicVector","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing11LogicVectorV"},{"text":")","kind":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/logics(value:)"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral":{"title":"LogicLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicLiteral","kind":"identifier"}],"abstract":[{"text":"The possible values for a single bit logic value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"LogicLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector":{"title":"LogicVector","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"LogicVector"}],"abstract":[{"text":"A type for representing a ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"text":" of ","type":"text"},{"code":"std_logic","type":"codeVoice"},{"text":" values (","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","type":"reference"},{"text":").","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"LogicVector"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicvector","type":"topic"}}}