HelpInfo,C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG775||@N: Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||top.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/113||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CG775||@N: Component Webserver_TCP_sb_COREAHBLSRAM_0_0_COREAHBLSRAM not found in library "work" or "__hyper__lib__", but found in library COREAHBLSRAM_LIB||top.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/114||CoreAHBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v'/linenumber/29
Implementation;Synthesis||CG168||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/118||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/119||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/120||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/121||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/122||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/123||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/171||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/173||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/174||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/214||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/216||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/217||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CL169||@W:Pruning unused register HWDATA_d[31:0]. Make sure that there are no unused intermediate registers.||top.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/366||AHBLSramIf.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/161
Implementation;Synthesis||CL169||@W:Pruning unused register HTRANS_d[1:0]. Make sure that there are no unused intermediate registers.||top.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/367||AHBLSramIf.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/161
Implementation;Synthesis||CL169||@W:Pruning unused register HSEL_d. Make sure that there are no unused intermediate registers.||top.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/368||AHBLSramIf.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/161
Implementation;Synthesis||CL169||@W:Pruning unused register HREADYIN_d. Make sure that there are no unused intermediate registers.||top.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/369||AHBLSramIf.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/161
Implementation;Synthesis||CL265||@W:Removing unused bit 15 of ckRdAddr[15:9]. Either assign all bits or reduce the width of the signal.||top.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/390||lsram_2048to139264x8.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/229
Implementation;Synthesis||CL265||@W:Removing unused bit 9 of ckRdAddr[15:9]. Either assign all bits or reduce the width of the signal.||top.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/391||lsram_2048to139264x8.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 13 to 10 of ckRdAddr[14:10]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/392||lsram_2048to139264x8.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/229
Implementation;Synthesis||CG133||@W:Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/395||SramCtrlIf.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/396||SramCtrlIf.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v'/linenumber/96
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_0, as there is no assignment to it.||top.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/397||SramCtrlIf.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v'/linenumber/103
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_1, as there is no assignment to it.||top.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/398||SramCtrlIf.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v'/linenumber/104
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_2, as there is no assignment to it.||top.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/399||SramCtrlIf.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v'/linenumber/105
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_3, as there is no assignment to it.||top.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/400||SramCtrlIf.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v'/linenumber/106
Implementation;Synthesis||CG360||@W:Removing wire u_ahbsram_wdata_upd, as there is no assignment to it.||top.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/401||SramCtrlIf.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v'/linenumber/113
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||top.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/483||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||top.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/484||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||top.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/485||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||top.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/486||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||top.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/487||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||top.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/488||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||top.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/489||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||top.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/490||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||top.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/491||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||top.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/492||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/493||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||top.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/494||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/495||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/496||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/497||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/498||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/499||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/500||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/501||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||top.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/502||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/503||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||top.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/504||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/514||Webserver_TCP_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/515||Webserver_TCP_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/516||Webserver_TCP_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/517||Webserver_TCP_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||Webserver_TCP_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/577||coreresetp_pcie_hotreset.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/179
Implementation;Synthesis||CL247||@W:Input port bit 31 of prdata[31:0] is unused||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||coreresetp_pcie_hotreset.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/36
Implementation;Synthesis||CL246||@W:Input port bits 25 to 0 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||coreresetp_pcie_hotreset.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/589||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/590||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/591||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/592||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/599||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/606||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/613||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/620||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/630||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||top.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/631||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/632||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||top.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/633||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/634||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||top.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/635||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/636||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/637||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/638||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||top.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/639||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/640||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||top.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/641||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/642||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/645||coreconfigp.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/447
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/653||CoreAHBLSRAM.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v'/linenumber/68
Implementation;Synthesis||CL247||@W:Input port bit 15 of writeAddr[15:0] is unused||top.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/656||lsram_2048to139264x8.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/61
Implementation;Synthesis||CL247||@W:Input port bit 15 of readAddr[15:0] is unused||top.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/658||lsram_2048to139264x8.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/62
Implementation;Synthesis||CL246||@W:Input port bits 13 to 0 of readAddr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/660||lsram_2048to139264x8.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input ren is unused.||top.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/661||lsram_2048to139264x8.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/60
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sramcurr_state.||top.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/666||SramCtrlIf.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v'/linenumber/127
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of ahbsram_addr[19:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/672||SramCtrlIf.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v'/linenumber/72
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbcurr_state.||top.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/675||AHBLSramIf.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input BUSY is unused.||top.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/681||AHBLSramIf.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/97
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||top.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/684||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||top.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/686||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||top.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/688||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||top.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/690||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||top.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/692||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||top.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/694||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||top.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/696||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||top.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/698||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||top.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/700||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||top.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/702||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||top.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/704||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||top.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/706||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||top.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/708||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||top.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/710||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||top.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/712||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||top.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/714||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||top.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/716||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||top.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/718||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||top.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/720||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||top.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/722||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||top.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/724||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL159||@N: Input HBURST_M0 is unused.||top.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/726||coreahblite.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input HPROT_M0 is unused.||top.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/727||coreahblite.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input HBURST_M1 is unused.||top.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/728||coreahblite.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input HPROT_M1 is unused.||top.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/729||coreahblite.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input HBURST_M2 is unused.||top.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/730||coreahblite.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input HPROT_M2 is unused.||top.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/731||coreahblite.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input HBURST_M3 is unused.||top.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/732||coreahblite.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input HPROT_M3 is unused.||top.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/733||coreahblite.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||top.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/736||coreahblite_matrix4x16.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||top.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/737||coreahblite_matrix4x16.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||top.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/738||coreahblite_matrix4x16.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/739||coreahblite_matrix4x16.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/740||coreahblite_matrix4x16.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||top.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/741||coreahblite_matrix4x16.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/742||coreahblite_matrix4x16.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/743||coreahblite_matrix4x16.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||top.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/744||coreahblite_matrix4x16.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/745||coreahblite_matrix4x16.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/746||coreahblite_matrix4x16.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||top.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/747||coreahblite_matrix4x16.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/748||coreahblite_matrix4x16.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/749||coreahblite_matrix4x16.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||top.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/750||coreahblite_matrix4x16.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/751||coreahblite_matrix4x16.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/752||coreahblite_matrix4x16.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||top.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/753||coreahblite_matrix4x16.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/754||coreahblite_matrix4x16.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||top.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/755||coreahblite_matrix4x16.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||top.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/756||coreahblite_matrix4x16.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||top.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/757||coreahblite_matrix4x16.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||top.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/758||coreahblite_matrix4x16.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||top.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/759||coreahblite_matrix4x16.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||top.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/760||coreahblite_matrix4x16.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||top.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/761||coreahblite_matrix4x16.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||top.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/762||coreahblite_matrix4x16.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||top.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/763||coreahblite_matrix4x16.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||top.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/764||coreahblite_matrix4x16.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/173
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||top.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/765||coreahblite_matrix4x16.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||top.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/766||coreahblite_matrix4x16.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||top.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/767||coreahblite_matrix4x16.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/184
Implementation;Synthesis||CL159||@N: Input HRESP_S10 is unused.||top.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/768||coreahblite_matrix4x16.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||top.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/769||coreahblite_matrix4x16.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/194
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||top.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/770||coreahblite_matrix4x16.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/195
Implementation;Synthesis||CL159||@N: Input HRESP_S11 is unused.||top.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/771||coreahblite_matrix4x16.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/196
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||top.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/772||coreahblite_matrix4x16.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/205
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||top.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/773||coreahblite_matrix4x16.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/206
Implementation;Synthesis||CL159||@N: Input HRESP_S12 is unused.||top.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/774||coreahblite_matrix4x16.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/207
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||top.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/775||coreahblite_matrix4x16.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/216
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||top.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/776||coreahblite_matrix4x16.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/217
Implementation;Synthesis||CL159||@N: Input HRESP_S13 is unused.||top.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/777||coreahblite_matrix4x16.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/218
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||top.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/778||coreahblite_matrix4x16.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||top.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/779||coreahblite_matrix4x16.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input HRESP_S14 is unused.||top.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/780||coreahblite_matrix4x16.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/229
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||top.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/781||coreahblite_matrix4x16.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/238
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||top.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/782||coreahblite_matrix4x16.v(239);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/239
Implementation;Synthesis||CL159||@N: Input HRESP_S15 is unused.||top.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/783||coreahblite_matrix4x16.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/240
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||top.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/784||coreahblite_matrix4x16.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/249
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||top.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/785||coreahblite_matrix4x16.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/250
Implementation;Synthesis||CL159||@N: Input HRESP_S16 is unused.||top.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/786||coreahblite_matrix4x16.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/251
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||top.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/791||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||top.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/812||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||top.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/813||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||top.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/814||coreahblite_masterstage.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||top.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/815||coreahblite_masterstage.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/816||coreahblite_masterstage.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/817||coreahblite_masterstage.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/818||coreahblite_masterstage.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/819||coreahblite_masterstage.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/820||coreahblite_masterstage.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/821||coreahblite_masterstage.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/822||coreahblite_masterstage.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/823||coreahblite_masterstage.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/824||coreahblite_masterstage.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/825||coreahblite_masterstage.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/826||coreahblite_masterstage.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||top.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/827||coreahblite_masterstage.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||top.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/828||coreahblite_masterstage.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||top.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/829||coreahblite_masterstage.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||top.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/830||coreahblite_masterstage.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||top.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/831||coreahblite_masterstage.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||top.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/832||coreahblite_masterstage.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||top.srr(833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/833||coreahblite_masterstage.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||top.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/834||coreahblite_masterstage.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||top.srr(835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/835||coreahblite_masterstage.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||top.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/836||coreahblite_masterstage.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/843||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/844||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL156||@W:*Input un1_gnd_net[63:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/853||top_SERDES_IF_0_SERDES_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\top\SERDES_IF_0\top_SERDES_IF_0_SERDES_IF.v'/linenumber/198
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||top.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/987||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/11
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||top.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/988||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/12
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||top.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/989||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/13
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/990||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/14
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||top.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/991||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1007||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1008||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1009||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1010||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1011||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1012||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1013||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1014||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1015||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1016||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1017||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1018||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1019||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1020||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1021||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Webserver_TCP_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1022||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||top.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1023||webserver_tcp_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||top.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1024||webserver_tcp_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||top.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1025||webserver_tcp_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||top.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1026||webserver_tcp_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1027||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1028||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1029||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1030||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1031||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1032||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1033||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1034||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1035||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1036||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1037||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1038||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1039||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1040||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Webserver_TCP_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1041||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.||top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1042||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.||top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1043||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1044||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.||top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1045||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.||top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1046||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1047||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.||top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1048||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.||top.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1049||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1050||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.||top.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1051||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||top.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1052||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||top.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1053||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1054||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1055||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1056||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1057||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1058||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1059||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1060||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1061||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1062||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1063||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN115||@N: Removing instance slavestage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog) because it does not drive other instances.||top.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1064||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1065||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1066||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1067||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1068||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance block16 (in view: COREAHBLSRAM_LIB.Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_0(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1069||lsram_2048to139264x8.v(2708);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/2708
Implementation;Synthesis||BN362||@N: Removing sequential instance block16 (in view: COREAHBLSRAM_LIB.Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_1(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1070||lsram_2048to139264x8.v(2708);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/2708
Implementation;Synthesis||BN362||@N: Removing sequential instance block16 (in view: COREAHBLSRAM_LIB.Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_2(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1071||lsram_2048to139264x8.v(2708);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/2708
Implementation;Synthesis||BN362||@N: Removing sequential instance block16 (in view: COREAHBLSRAM_LIB.Webserver_TCP_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_32768s_8s_3(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1072||lsram_2048to139264x8.v(2708);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/2708
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1073||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1074||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1075||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1076||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog) because it does not drive other instances.||top.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1077||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1078||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1079||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1080||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1081||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=236 on top level netlist top ||top.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1082||null;null
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock FCCC_0/GL0 ||top.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1086||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock FCCC_0/GL1 ||top.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1087||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock FCCC_1/GL0 ||top.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1088||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock Webserver_TCP_sb_0/CCC_0/GL0 ||top.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1089||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock Webserver_TCP_sb_0/CCC_0/GL3 ||top.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1090||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT530||@W:Found inferred clock top_SERDES_IF_0_SERDES_IF|REFCLK1_OUT_inferred_clock which controls 1 sequential elements including SERDES_IF_0.SERDESIF_INST. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1139||top_serdes_if_0_serdes_if.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\top\SERDES_IF_0\top_SERDES_IF_0_SERDES_IF.v'/linenumber/103
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1141||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.coreresetp_pcie_hotreset(verilog)); safe FSM implementation is not required.||top.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1186||coreresetp_pcie_hotreset.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/179
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine sdif3_state[3:0] (in view: work.CoreResetP_Z6(verilog)); safe FSM implementation is not required.||top.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1202||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\top_cck.rpt" .||top.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1206||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||top.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1260||webserver_tcp_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||top.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1261||webserver_tcp_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||top.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1262||webserver_tcp_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Webserver_TCP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||top.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1263||webserver_tcp_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Webserver_TCP_sb_0.CORERESETP_0.sdif2_spll_lock_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1264||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.sdif3_spll_lock_q2 because it is equivalent to instance Webserver_TCP_sb_0.CORERESETP_0.sdif2_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1265||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance Webserver_TCP_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.genblk1.byte_3.ckRdAddr[14] because it is equivalent to instance Webserver_TCP_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.genblk1.byte_2.ckRdAddr[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1266||lsram_2048to139264x8.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing sequential instance Webserver_TCP_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.genblk1.byte_2.ckRdAddr[14] because it is equivalent to instance Webserver_TCP_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.genblk1.byte_1.ckRdAddr[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1267||lsram_2048to139264x8.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing sequential instance Webserver_TCP_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.genblk1.byte_1.ckRdAddr[14] because it is equivalent to instance Webserver_TCP_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.genblk1.byte_0.ckRdAddr[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1268||lsram_2048to139264x8.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.Webserver_TCP_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1276||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Webserver_TCP_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1277||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1278||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1279||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1280||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1299||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1300||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1301||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance HADDR_d[17] (in view: COREAHBLSRAM_LIB.AHBLSramIf(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1307||ahblsramif.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/161
Implementation;Synthesis||BN362||@N: Removing sequential instance HADDR_d[18] (in view: COREAHBLSRAM_LIB.AHBLSramIf(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1308||ahblsramif.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/161
Implementation;Synthesis||BN362||@N: Removing sequential instance HADDR_d[19] (in view: COREAHBLSRAM_LIB.AHBLSramIf(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1309||ahblsramif.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/161
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine sdif3_state[3:0] (in view: work.CoreResetP_Z6(verilog)); safe FSM implementation is not required.||top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1335||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreResetP_Z6(verilog) instance count_ddr[13:0] ||top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1336||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreResetP_Z6(verilog) instance count_sdif3[12:0] ||top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1337||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN132||@W:Removing instance Webserver_TCP_sb_0.CORERESETP_0.SDIF_READY_int because it is equivalent to instance Webserver_TCP_sb_0.CORERESETP_0.sm0_state[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1338||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.coreresetp_pcie_hotreset(verilog)); safe FSM implementation is not required.||top.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1345||coreresetp_pcie_hotreset.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/179
Implementation;Synthesis||MO231||@N: Found counter in view:work.coreresetp_pcie_hotreset(verilog) instance count[6:0] ||top.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1346||coreresetp_pcie_hotreset.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/227
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1350||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1351||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1352||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1353||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1354||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1355||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1356||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1357||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1358||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1359||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1360||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d[2] (in view: work.Webserver_TCP_sb(verilog)) because it does not drive other instances.||top.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1362||ahblsramif.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v'/linenumber/161
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.DDR_READY_int (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1370||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.sdif_core_reset_n (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1371||coreresetp_pcie_hotreset.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/257
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.sdif_core_reset_n_q1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1372||coreresetp_pcie_hotreset.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/257
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.hot_reset_n (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1373||coreresetp_pcie_hotreset.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/179
Implementation;Synthesis||BN132||@W:Removing instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1374||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1375||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1376||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1377||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1378||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[2] because it is equivalent to instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1379||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1380||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1381||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.count[6] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1394||coreresetp_pcie_hotreset.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/227
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.count[5] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1395||coreresetp_pcie_hotreset.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/227
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.count[4] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1396||coreresetp_pcie_hotreset.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/227
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.count[3] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1397||coreresetp_pcie_hotreset.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/227
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.count[2] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1398||coreresetp_pcie_hotreset.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/227
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.count[1] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1399||coreresetp_pcie_hotreset.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/227
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.count[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1400||coreresetp_pcie_hotreset.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/227
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.SDIF3_CORE_RESET_N_0 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1401||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.reset_n_clk_ltssm (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1402||coreresetp_pcie_hotreset.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.pwrite_q2 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1403||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.psel_q2 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1404||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.reset_n_q1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1405||coreresetp_pcie_hotreset.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.LTSSM_HotReset_q (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1406||coreresetp_pcie_hotreset.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.LTSSM_Disabled_q (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1407||coreresetp_pcie_hotreset.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.LTSSM_DetectQuiet_q (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1408||coreresetp_pcie_hotreset.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.pwrite_q1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1409||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.psel_q1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1410||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.LTSSM_HotReset (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1411||coreresetp_pcie_hotreset.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.LTSSM_Disabled (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1412||coreresetp_pcie_hotreset.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.LTSSM_DetectQuiet (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1413||coreresetp_pcie_hotreset.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.LTSSM_HotReset_entry_p (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1414||coreresetp_pcie_hotreset.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.LTSSM_Disabled_entry_p (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1415||coreresetp_pcie_hotreset.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.LTSSM_DetectQuiet_entry_p (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1416||coreresetp_pcie_hotreset.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.state[1] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1417||coreresetp_pcie_hotreset.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.state[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1418||coreresetp_pcie_hotreset.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q1[4] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1419||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q1[3] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1420||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q1[2] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1421||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q1[1] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1422||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q1[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1423||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q2[4] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1424||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q2[3] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1425||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q2[2] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1426||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q2[1] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1427||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance Webserver_TCP_sb_0.CORERESETP_0.genblk5\.sdif3_phr.ltssm_q2[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1428||coreresetp_pcie_hotreset.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v'/linenumber/99
Implementation;Synthesis||FP130||@N: Promoting Net Webserver_TCP_sb_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_92 ||top.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1444||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Webserver_TCP_sb_0_INIT_APB_S_PCLK on CLKINT  I_93 ||top.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1445||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Webserver_TCP_sb_0.MSS_HPMS_READY_int_arst on CLKINT  I_94 ||top.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1446||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Webserver_TCP_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_95 ||top.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1447||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Webserver_TCP_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_96 ||top.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1448||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Webserver_TCP_sb_0.CORERESETP_0.sdif3_areset_n_rcosc on CLKINT  I_97 ||top.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1449||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Webserver_TCP_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_98 ||top.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1450||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1503||null;null
Implementation;Synthesis||MT615||@N: Found clock SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK[1] with period 8.00ns ||top.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1514||null;null
Implementation;Synthesis||MT615||@N: Found clock SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[1] with period 8.00ns ||top.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1515||null;null
Implementation;Synthesis||MT615||@N: Found clock Webserver_TCP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||top.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1516||null;null
Implementation;Synthesis||MT615||@N: Found clock Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/CLK_CONFIG_APB with period 40.00ns ||top.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1517||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_0/GL0 with period 16.00ns ||top.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1518||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_0/GL1 with period 16.00ns ||top.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1519||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_1/GL0 with period 8.00ns ||top.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1520||null;null
Implementation;Synthesis||MT615||@N: Found clock Webserver_TCP_sb_0/CCC_0/GL0 with period 10.00ns ||top.srr(1521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1521||null;null
Implementation;Synthesis||MT615||@N: Found clock Webserver_TCP_sb_0/CCC_0/GL3 with period 8.00ns ||top.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1522||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock top_SERDES_IF_0_SERDES_IF|REFCLK1_OUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net SERDES_IF_0.REFCLK1_OUT.||top.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1523||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { Webserver_TCP_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { Webserver_TCP_sb_0.CORERESETP_0.sm0_areset_n_rcosc Webserver_TCP_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(1866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1866||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { Webserver_TCP_sb_0.CORERESETP_0.MSS_HPMS_READY_int Webserver_TCP_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { Webserver_TCP_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(1867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1867||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { Webserver_TCP_sb_0.CORERESETP_0.*sdif*_phr.hot_reset_n Webserver_TCP_sb_0.CORERESETP_0.*sdif*_phr.sdif_core_reset_n_0 }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||top.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1868||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_cells { Webserver_TCP_sb_0.CORERESETP_0.*sdif*_phr.ltssm_q1[*] Webserver_TCP_sb_0.CORERESETP_0.*sdif*_phr.psel_q1 Webserver_TCP_sb_0.CORERESETP_0.*sdif*_phr.pwrite_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||top.srr(1869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1869||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { Webserver_TCP_sb_0.Webserver_TCP_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(1870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1870||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { Webserver_TCP_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(1871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1871||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT443||@W:Timing constraint (through [get_nets { Webserver_TCP_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL Webserver_TCP_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { Webserver_TCP_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* Webserver_TCP_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(1872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1872||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/25
Implementation;Place and Route;RootName:Webserver_TCP_sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 8 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
