#[doc = "Register `CCCR` reader"]
pub type R = crate::R<CccrSpec>;
#[doc = "Register `CCCR` writer"]
pub type W = crate::W<CccrSpec>;
#[doc = "Field `INIT` reader - Initialization."]
pub type InitR = crate::BitReader;
#[doc = "Field `INIT` writer - Initialization."]
pub type InitW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CCE` reader - Configuration change enable."]
pub type CceR = crate::BitReader;
#[doc = "Field `CCE` writer - Configuration change enable."]
pub type CceW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ASM` reader - Restricted operational mode."]
pub type AsmR = crate::BitReader;
#[doc = "Field `ASM` writer - Restricted operational mode."]
pub type AsmW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CSA` reader - Clock Stop Acknowledge."]
pub type CsaR = crate::BitReader;
#[doc = "Field `CSA` writer - Clock Stop Acknowledge."]
pub type CsaW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CSR` reader - Clock Stop Request."]
pub type CsrR = crate::BitReader;
#[doc = "Field `CSR` writer - Clock Stop Request."]
pub type CsrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MON` reader - Bus monitoring mode."]
pub type MonR = crate::BitReader;
#[doc = "Field `MON` writer - Bus monitoring mode."]
pub type MonW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DAR` reader - Disable automatic retransmission."]
pub type DarR = crate::BitReader;
#[doc = "Field `DAR` writer - Disable automatic retransmission."]
pub type DarW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TEST` reader - Test mode enable."]
pub type TestR = crate::BitReader;
#[doc = "Field `TEST` writer - Test mode enable."]
pub type TestW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FDOE` reader - CAN FD operation enable."]
pub type FdoeR = crate::BitReader;
#[doc = "Field `FDOE` writer - CAN FD operation enable."]
pub type FdoeW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BRSE` reader - When CAN FD operation is disabled, this bit is not evaluated."]
pub type BrseR = crate::BitReader;
#[doc = "Field `BRSE` writer - When CAN FD operation is disabled, this bit is not evaluated."]
pub type BrseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PXHD` reader - Protocol exception handling disable."]
pub type PxhdR = crate::BitReader;
#[doc = "Field `PXHD` writer - Protocol exception handling disable."]
pub type PxhdW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `EFBI` reader - Edge filtering during bus integration."]
pub type EfbiR = crate::BitReader;
#[doc = "Field `EFBI` writer - Edge filtering during bus integration."]
pub type EfbiW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TXP` reader - Transmit pause."]
pub type TxpR = crate::BitReader;
#[doc = "Field `TXP` writer - Transmit pause."]
pub type TxpW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NISO` reader - Non ISO operation."]
pub type NisoR = crate::BitReader;
#[doc = "Field `NISO` writer - Non ISO operation."]
pub type NisoW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Initialization."]
    #[inline(always)]
    pub fn init(&self) -> InitR {
        InitR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Configuration change enable."]
    #[inline(always)]
    pub fn cce(&self) -> CceR {
        CceR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Restricted operational mode."]
    #[inline(always)]
    pub fn asm(&self) -> AsmR {
        AsmR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Clock Stop Acknowledge."]
    #[inline(always)]
    pub fn csa(&self) -> CsaR {
        CsaR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Clock Stop Request."]
    #[inline(always)]
    pub fn csr(&self) -> CsrR {
        CsrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Bus monitoring mode."]
    #[inline(always)]
    pub fn mon(&self) -> MonR {
        MonR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Disable automatic retransmission."]
    #[inline(always)]
    pub fn dar(&self) -> DarR {
        DarR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Test mode enable."]
    #[inline(always)]
    pub fn test(&self) -> TestR {
        TestR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - CAN FD operation enable."]
    #[inline(always)]
    pub fn fdoe(&self) -> FdoeR {
        FdoeR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - When CAN FD operation is disabled, this bit is not evaluated."]
    #[inline(always)]
    pub fn brse(&self) -> BrseR {
        BrseR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 12 - Protocol exception handling disable."]
    #[inline(always)]
    pub fn pxhd(&self) -> PxhdR {
        PxhdR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Edge filtering during bus integration."]
    #[inline(always)]
    pub fn efbi(&self) -> EfbiR {
        EfbiR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Transmit pause."]
    #[inline(always)]
    pub fn txp(&self) -> TxpR {
        TxpR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Non ISO operation."]
    #[inline(always)]
    pub fn niso(&self) -> NisoR {
        NisoR::new(((self.bits >> 15) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CCCR")
            .field("init", &self.init())
            .field("cce", &self.cce())
            .field("asm", &self.asm())
            .field("csa", &self.csa())
            .field("csr", &self.csr())
            .field("mon", &self.mon())
            .field("dar", &self.dar())
            .field("test", &self.test())
            .field("fdoe", &self.fdoe())
            .field("brse", &self.brse())
            .field("pxhd", &self.pxhd())
            .field("efbi", &self.efbi())
            .field("txp", &self.txp())
            .field("niso", &self.niso())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Initialization."]
    #[inline(always)]
    pub fn init(&mut self) -> InitW<'_, CccrSpec> {
        InitW::new(self, 0)
    }
    #[doc = "Bit 1 - Configuration change enable."]
    #[inline(always)]
    pub fn cce(&mut self) -> CceW<'_, CccrSpec> {
        CceW::new(self, 1)
    }
    #[doc = "Bit 2 - Restricted operational mode."]
    #[inline(always)]
    pub fn asm(&mut self) -> AsmW<'_, CccrSpec> {
        AsmW::new(self, 2)
    }
    #[doc = "Bit 3 - Clock Stop Acknowledge."]
    #[inline(always)]
    pub fn csa(&mut self) -> CsaW<'_, CccrSpec> {
        CsaW::new(self, 3)
    }
    #[doc = "Bit 4 - Clock Stop Request."]
    #[inline(always)]
    pub fn csr(&mut self) -> CsrW<'_, CccrSpec> {
        CsrW::new(self, 4)
    }
    #[doc = "Bit 5 - Bus monitoring mode."]
    #[inline(always)]
    pub fn mon(&mut self) -> MonW<'_, CccrSpec> {
        MonW::new(self, 5)
    }
    #[doc = "Bit 6 - Disable automatic retransmission."]
    #[inline(always)]
    pub fn dar(&mut self) -> DarW<'_, CccrSpec> {
        DarW::new(self, 6)
    }
    #[doc = "Bit 7 - Test mode enable."]
    #[inline(always)]
    pub fn test(&mut self) -> TestW<'_, CccrSpec> {
        TestW::new(self, 7)
    }
    #[doc = "Bit 8 - CAN FD operation enable."]
    #[inline(always)]
    pub fn fdoe(&mut self) -> FdoeW<'_, CccrSpec> {
        FdoeW::new(self, 8)
    }
    #[doc = "Bit 9 - When CAN FD operation is disabled, this bit is not evaluated."]
    #[inline(always)]
    pub fn brse(&mut self) -> BrseW<'_, CccrSpec> {
        BrseW::new(self, 9)
    }
    #[doc = "Bit 12 - Protocol exception handling disable."]
    #[inline(always)]
    pub fn pxhd(&mut self) -> PxhdW<'_, CccrSpec> {
        PxhdW::new(self, 12)
    }
    #[doc = "Bit 13 - Edge filtering during bus integration."]
    #[inline(always)]
    pub fn efbi(&mut self) -> EfbiW<'_, CccrSpec> {
        EfbiW::new(self, 13)
    }
    #[doc = "Bit 14 - Transmit pause."]
    #[inline(always)]
    pub fn txp(&mut self) -> TxpW<'_, CccrSpec> {
        TxpW::new(self, 14)
    }
    #[doc = "Bit 15 - Non ISO operation."]
    #[inline(always)]
    pub fn niso(&mut self) -> NisoW<'_, CccrSpec> {
        NisoW::new(self, 15)
    }
}
#[doc = "CC Control Register\n\nYou can [`read`](crate::Reg::read) this register and get [`cccr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cccr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CccrSpec;
impl crate::RegisterSpec for CccrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cccr::R`](R) reader structure"]
impl crate::Readable for CccrSpec {}
#[doc = "`write(|w| ..)` method takes [`cccr::W`](W) writer structure"]
impl crate::Writable for CccrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets CCCR to value 0x01"]
impl crate::Resettable for CccrSpec {
    const RESET_VALUE: u32 = 0x01;
}
