git clone --depth 1 --no-tags https://github.com/pateldivyam26/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512454114
git clone --depth 1 --no-tags https://github.com/kmkim036/FFT-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509063201
git clone --depth 1 --no-tags https://github.com/JeonHoe/summer_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508964754
git clone --depth 1 --no-tags https://github.com/AlanPonnachan/Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508968059
git clone --depth 1 --no-tags https://github.com/Lewis-Tsai/Logic-Design-Laboratory-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506984313
git clone --depth 1 --no-tags https://github.com/Max-Klenyshev/CVSD-PCM-codec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506902321
git clone --depth 1 --no-tags https://github.com/fennecfox38/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507295732
git clone --depth 1 --no-tags https://github.com/LongHoGit/Exp_mod7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507506114
git clone --depth 1 --no-tags https://github.com/Chun-Ching-Hsu/MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507617281
git clone --depth 1 --no-tags https://github.com/madhav2391/Tomasulo-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508667363
git clone --depth 1 --no-tags https://github.com/Pierre120/CSARCH1_HDLProject3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506640403
git clone --depth 1 --no-tags https://github.com/ShubhamGupta577/HDLbits_solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507022386
git clone --depth 1 --no-tags https://github.com/DiyadotSaha/OOP-interactive-game-Frog-Frenzy-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507157326
git clone --depth 1 --no-tags https://github.com/pepijndevos/74xx-gameoflife.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507977645
git clone --depth 1 --no-tags https://github.com/Mazen-Elaraby/A-full-implementation-of-the-pipelined-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508058931
git clone --depth 1 --no-tags https://github.com/Ther-nullptr/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508146224
git clone --depth 1 --no-tags https://github.com/aamir1412/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508170996
git clone --depth 1 --no-tags https://github.com/sshyran/openfpga-macros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507973063
git clone --depth 1 --no-tags https://github.com/chrispustka/HDL-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508061457
git clone --depth 1 --no-tags https://github.com/call-me-ab/Speech-Recognition-Simulation-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508786486
git clone --depth 1 --no-tags https://github.com/TheKingOfForest/TaskOne.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506683713
git clone --depth 1 --no-tags https://github.com/Precioux/Logic-Circuit-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507429983
git clone --depth 1 --no-tags https://github.com/LEANA18/Verilog-Programs-S4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507272564
git clone --depth 1 --no-tags https://github.com/mwebbs1/HDL_Design_Snippits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508564104
git clone --depth 1 --no-tags https://github.com/JJHYE0N/CSED273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508338303
git clone --depth 1 --no-tags https://github.com/tyrosey/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511659558
git clone --depth 1 --no-tags https://github.com/AyaseErii/my_openlane_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509186047
git clone --depth 1 --no-tags https://github.com/mateobode/GreenHouse-temperature-monitoring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509585989
git clone --depth 1 --no-tags https://github.com/nikmilj/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510012028
git clone --depth 1 --no-tags https://github.com/jayasree2411/Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506531412
git clone --depth 1 --no-tags https://github.com/russelljjarvis/ali_test_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506493643
git clone --depth 1 --no-tags https://github.com/ahpinder/FPGPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506825318
git clone --depth 1 --no-tags https://github.com/LanaP2000/Microarchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509720470
git clone --depth 1 --no-tags https://github.com/faiek-ahsan/test_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510372010
git clone --depth 1 --no-tags https://github.com/abhinav1601/4-Staged-RISC-V-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511578551
git clone --depth 1 --no-tags https://github.com/kamzaaa/State-Machine-Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511604841
git clone --depth 1 --no-tags https://github.com/frank355325/HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509098362
git clone --depth 1 --no-tags https://github.com/MertArslanoglu/FPGA-Implementation-of-Simple-Quality-of-Service-QoS-based-Queuing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509898745
git clone --depth 1 --no-tags https://github.com/Pawantech-App/DDCO_Mini_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510047043
git clone --depth 1 --no-tags https://github.com/priyank-091/RISC-V-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509954987
git clone --depth 1 --no-tags https://github.com/bojieli/dlx-cpu-backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507549985
git clone --depth 1 --no-tags https://github.com/ngrabbs/linuxFoundationRISCVCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508509441
git clone --depth 1 --no-tags https://github.com/RuochenDai78/2021_hackdac_phase1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508398401
git clone --depth 1 --no-tags https://github.com/BaselDOS/Verilog_Practice_BitCoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510336441
git clone --depth 1 --no-tags https://github.com/Hua-rookie/Gobang-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507046407
git clone --depth 1 --no-tags https://github.com/demeritbird/50.002-1D-The-Holding-Dice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509268826
git clone --depth 1 --no-tags https://github.com/minecraftdixit/verilog-codes-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509245077
git clone --depth 1 --no-tags https://github.com/PokrAndrey/Concentrator_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509074948
git clone --depth 1 --no-tags https://github.com/Janavind/MPW_7A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512100437
git clone --depth 1 --no-tags https://github.com/tstren1223/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507360480
git clone --depth 1 --no-tags https://github.com/tv8630/PWM-Generator---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508137218
git clone --depth 1 --no-tags https://github.com/Gaurav-Krishna-Gaali/votingMachine_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507878508
git clone --depth 1 --no-tags https://github.com/Hetvi21/efabless_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506575486
git clone --depth 1 --no-tags https://github.com/Rahulwadhwa157/Structural-Modeling-of-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511021511
git clone --depth 1 --no-tags https://github.com/Ch1-n/Multi-architecture-simplified-LC-3-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511518004
git clone --depth 1 --no-tags https://github.com/ShashwatGupta2001/P_GCD-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511448263
git clone --depth 1 --no-tags https://github.com/kaivalyaeAnilP/I-Chip-PS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511551748
git clone --depth 1 --no-tags https://github.com/egoRTL/VGA-Framebuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511084861
git clone --depth 1 --no-tags https://github.com/Voidcharacter/Verilog-D-Flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509406761
git clone --depth 1 --no-tags https://github.com/noraalsubaie/Traffic_signal-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509441691
git clone --depth 1 --no-tags https://github.com/tejas2605/IEEE-Floating-Point-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510097772
git clone --depth 1 --no-tags https://github.com/marwaneltoukhy/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511496122
git clone --depth 1 --no-tags https://github.com/pyong-1459/Deinterleaver-2022-mod1536.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511377659
git clone --depth 1 --no-tags https://github.com/kamzaaa/Pong-Mini-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511597340
git clone --depth 1 --no-tags https://github.com/dzwduan/axi4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511750193
git clone --depth 1 --no-tags https://github.com/maheshbhatk/RTL_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509639762
git clone --depth 1 --no-tags https://github.com/liyutong343/MIPS_CPU_Single-Multi_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509963888
git clone --depth 1 --no-tags https://github.com/yohitha08/CRPTO-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510507475
git clone --depth 1 --no-tags https://github.com/NguyenHuan22/He_thong_cay_xang_tu_dong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510778201
git clone --depth 1 --no-tags https://github.com/kassane/FPGA_Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509829350
git clone --depth 1 --no-tags https://github.com/Rohit-Mundada/IEEE-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509700261
git clone --depth 1 --no-tags https://github.com/SHIVANSH-DUBEY/Verilog-Based-Image-Editor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507822752
git clone --depth 1 --no-tags https://github.com/hihii11/The-Code-Lock-design-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508135791
git clone --depth 1 --no-tags https://github.com/LongHoGit/inv_AES_128bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507499258
git clone --depth 1 --no-tags https://github.com/HK-Finaviya/Gates100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507496979
git clone --depth 1 --no-tags https://github.com/ftmyrk/FPGA-Nexys7-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507592294
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB0-Full-Substractor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507805316
git clone --depth 1 --no-tags https://github.com/ArmandoVVV/RISC_V_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506562045
git clone --depth 1 --no-tags https://github.com/adityan18/Minor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506974896
git clone --depth 1 --no-tags https://github.com/BigNixon/VerilogProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508468062
git clone --depth 1 --no-tags https://github.com/KINGPIN8825/8-bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508790483
git clone --depth 1 --no-tags https://github.com/kxdxzr/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508565696
git clone --depth 1 --no-tags https://github.com/Sachini007/Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509189453
git clone --depth 1 --no-tags https://github.com/katariaak579/Door-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509320774
git clone --depth 1 --no-tags https://github.com/zouming74/just_for_fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509102948
git clone --depth 1 --no-tags https://github.com/rkvaishnavp/Display-and-VGA-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512449430
git clone --depth 1 --no-tags https://github.com/ateeque-ahmed/RISC-V-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510739451
git clone --depth 1 --no-tags https://github.com/Basten1209/CSED273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509707892
git clone --depth 1 --no-tags https://github.com/tejas2605/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510084841
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/ALU-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509532485
git clone --depth 1 --no-tags https://github.com/BulletForce69/RISC_V_SC-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509625844
git clone --depth 1 --no-tags https://github.com/CarlosCraveiro/ProjetoSistemasDigitais_SEL0628.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510956372
git clone --depth 1 --no-tags https://github.com/h20210154/Booth-s-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510293686
git clone --depth 1 --no-tags https://github.com/oreomustdoit/Car_alarm_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510628156
git clone --depth 1 --no-tags https://github.com/mkkassem/clearxx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510691275
