Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  9 15:34:55 2022
| Host         : DESKTOP-9MND0DI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: adder_tester/slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.302        0.000                      0                   27        0.308        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.302        0.000                      0                   27        0.308        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 1.930ns (70.196%)  route 0.819ns (29.804%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  adder_tester/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.633    adder_tester/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.956 r  adder_tester/slowclock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.956    adder_tester/slowclock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X64Y94         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.913    adder_tester/slowclock/clk
    SLICE_X64Y94         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[25]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)        0.109    15.259    adder_tester/slowclock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.846ns (69.256%)  route 0.819ns (30.744%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  adder_tester/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.633    adder_tester/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.872 r  adder_tester/slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.872    adder_tester/slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X64Y94         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.913    adder_tester/slowclock/clk
    SLICE_X64Y94         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[26]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)        0.109    15.259    adder_tester/slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.826ns (69.024%)  route 0.819ns (30.976%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  adder_tester/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.633    adder_tester/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.852 r  adder_tester/slowclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.852    adder_tester/slowclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X64Y94         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.913    adder_tester/slowclock/clk
    SLICE_X64Y94         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[24]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)        0.109    15.259    adder_tester/slowclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.813ns (68.871%)  route 0.819ns (31.129%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.839 r  adder_tester/slowclock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.839    adder_tester/slowclock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.913    adder_tester/slowclock/clk
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[21]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.109    15.259    adder_tester/slowclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.805ns (68.776%)  route 0.819ns (31.224%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.831 r  adder_tester/slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.831    adder_tester/slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.913    adder_tester/slowclock/clk
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[23]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.109    15.259    adder_tester/slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.729ns (67.845%)  route 0.819ns (32.155%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.755 r  adder_tester/slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.755    adder_tester/slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.913    adder_tester/slowclock/clk
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[22]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.109    15.259    adder_tester/slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.709ns (67.591%)  route 0.819ns (32.409%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.735 r  adder_tester/slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.735    adder_tester/slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.913    adder_tester/slowclock/clk
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[20]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.109    15.259    adder_tester/slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.696ns (67.423%)  route 0.819ns (32.577%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.722 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.722    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X64Y92         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.912    adder_tester/slowclock/clk
    SLICE_X64Y92         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.109    15.258    adder_tester/slowclock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.688ns (67.319%)  route 0.819ns (32.681%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.714 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.714    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X64Y92         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.912    adder_tester/slowclock/clk
    SLICE_X64Y92         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.109    15.258    adder_tester/slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 1.612ns (66.298%)  route 0.819ns (33.702%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.207    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  adder_tester/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.819     6.544    adder_tester/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.048 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.638 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.638    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y92         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.912    adder_tester/slowclock/clk
    SLICE_X64Y92         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.109    15.258    adder_tester/slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  7.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.535    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  adder_tester/slowclock/M_ctr_q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.862    adder_tester/slowclock/M_ctr_q_reg_n_0_[0]
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  adder_tester/slowclock/M_ctr_q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.907    adder_tester/slowclock/M_ctr_q[0]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.977 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_7
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.051    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.134     1.669    adder_tester/slowclock/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.535    adder_tester/slowclock/clk
    SLICE_X64Y89         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  adder_tester/slowclock/M_ctr_q_reg[4]/Q
                         net (fo=1, routed)           0.170     1.869    adder_tester/slowclock/M_ctr_q_reg_n_0_[4]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.984 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X64Y89         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.051    adder_tester/slowclock/clk
    SLICE_X64Y89         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.134     1.669    adder_tester/slowclock/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.536    adder_tester/slowclock/clk
    SLICE_X64Y91         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  adder_tester/slowclock/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.170     1.870    adder_tester/slowclock/M_ctr_q_reg_n_0_[12]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.985 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X64Y91         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.052    adder_tester/slowclock/clk
    SLICE_X64Y91         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[12]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.134     1.670    adder_tester/slowclock/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.536    adder_tester/slowclock/clk
    SLICE_X64Y92         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  adder_tester/slowclock/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.170     1.870    adder_tester/slowclock/M_ctr_q_reg_n_0_[16]
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.985 r  adder_tester/slowclock/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    adder_tester/slowclock/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X64Y92         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.052    adder_tester/slowclock/clk
    SLICE_X64Y92         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[16]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.134     1.670    adder_tester/slowclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.537    adder_tester/slowclock/clk
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  adder_tester/slowclock/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.170     1.871    adder_tester/slowclock/M_ctr_q_reg_n_0_[20]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.986 r  adder_tester/slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    adder_tester/slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.053    adder_tester/slowclock/clk
    SLICE_X64Y93         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.134     1.671    adder_tester/slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.537    adder_tester/slowclock/clk
    SLICE_X64Y94         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  adder_tester/slowclock/M_ctr_q_reg[24]/Q
                         net (fo=1, routed)           0.170     1.871    adder_tester/slowclock/M_ctr_q_reg_n_0_[24]
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.986 r  adder_tester/slowclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    adder_tester/slowclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X64Y94         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.053    adder_tester/slowclock/clk
    SLICE_X64Y94         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[24]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.134     1.671    adder_tester/slowclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.536    adder_tester/slowclock/clk
    SLICE_X64Y90         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  adder_tester/slowclock/M_ctr_q_reg[8]/Q
                         net (fo=1, routed)           0.170     1.870    adder_tester/slowclock/M_ctr_q_reg_n_0_[8]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.985 r  adder_tester/slowclock/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    adder_tester/slowclock/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X64Y90         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.052    adder_tester/slowclock/clk
    SLICE_X64Y90         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[8]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.134     1.670    adder_tester/slowclock/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.535    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  adder_tester/slowclock/M_ctr_q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.862    adder_tester/slowclock/M_ctr_q_reg_n_0_[0]
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  adder_tester/slowclock/M_ctr_q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.907    adder_tester/slowclock/M_ctr_q[0]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.012 r  adder_tester/slowclock/M_ctr_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.012    adder_tester/slowclock/M_ctr_q_reg[0]_i_1_n_6
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.051    adder_tester/slowclock/clk
    SLICE_X64Y88         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.134     1.669    adder_tester/slowclock/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.535    adder_tester/slowclock/clk
    SLICE_X64Y89         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  adder_tester/slowclock/M_ctr_q_reg[4]/Q
                         net (fo=1, routed)           0.170     1.869    adder_tester/slowclock/M_ctr_q_reg_n_0_[4]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.019 r  adder_tester/slowclock/M_ctr_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.019    adder_tester/slowclock/M_ctr_q_reg[4]_i_1_n_6
    SLICE_X64Y89         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.051    adder_tester/slowclock/clk
    SLICE_X64Y89         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[5]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.134     1.669    adder_tester/slowclock/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 adder_tester/slowclock/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_tester/slowclock/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.536    adder_tester/slowclock/clk
    SLICE_X64Y91         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  adder_tester/slowclock/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.170     1.870    adder_tester/slowclock/M_ctr_q_reg_n_0_[12]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.020 r  adder_tester/slowclock/M_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.020    adder_tester/slowclock/M_ctr_q_reg[12]_i_1_n_6
    SLICE_X64Y91         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.052    adder_tester/slowclock/clk
    SLICE_X64Y91         FDRE                                         r  adder_tester/slowclock/M_ctr_q_reg[13]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.134     1.670    adder_tester/slowclock/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y88   adder_tester/slowclock/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y90   adder_tester/slowclock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y90   adder_tester/slowclock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y92   adder_tester/slowclock/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y92   adder_tester/slowclock/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   adder_tester/slowclock/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   adder_tester/slowclock/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   adder_tester/slowclock/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   adder_tester/slowclock/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   adder_tester/slowclock/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   adder_tester/slowclock/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   adder_tester/slowclock/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   adder_tester/slowclock/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   adder_tester/slowclock/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   adder_tester/slowclock/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   adder_tester/slowclock/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   adder_tester/slowclock/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   adder_tester/slowclock/M_ctr_q_reg[21]/C



