<stg><name>udpAddIpHeader</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:11 %specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln241"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3">
<![CDATA[
entry:12 %addIpState_load = load i3 %addIpState

]]></Node>
<StgValue><ssdm name="addIpState_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %p_Val2_s = load i64 %tempWord_data_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
entry:14 %switch_ln250 = switch i3 %addIpState_load, void %udpAddIpHeader.exit, i3 0, void, i3 1, void, i3 2, void, i3 3, void, i3 4, void

]]></Node>
<StgValue><ssdm name="switch_ln250"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0 %tmp_3_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln306 = br i1 %tmp_3_i, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:1 %zext_ln414 = zext i32 %p_Result_12

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
:2 %p_Val2_3 = load i8 %tempWord_keep_V

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %p_Result_13 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_3, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:4 %zext_ln414_1 = zext i4 %p_Result_13

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1" op_7_bw="0">
<![CDATA[
:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %zext_ln414, i8 %zext_ln414_1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:6 %store_ln311 = store i3 0, i3 %addIpState

]]></Node>
<StgValue><ssdm name="store_ln311"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="-4"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln312 = br void %udpAddIpHeader.exit

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln288 = br i1 %tmp_2_i, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0 %tmp_7_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln288 = br i1 %tmp_7_i, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_19_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_19_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:1 %tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="128">
<![CDATA[
:2 %p_Val2_9 = trunc i128 %tmp

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:3 %store_ln291 = store i64 %p_Val2_9, i64 %tempWord_data_V

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %p_Val2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tmp, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %store_ln291 = store i8 %p_Val2_1, i8 %tempWord_keep_V

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:6 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %tmp, i32 72

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="128">
<![CDATA[
:7 %trunc_ln674_3 = trunc i128 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln674_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8 %p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln674_3, i32 %p_Result_19_i

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln293 = br i1 %tmp_5, void %._crit_edge10.i, void

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_24_i = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tmp, i32 68, i32 71

]]></Node>
<StgValue><ssdm name="p_Result_24_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln870 = icmp_eq  i4 %p_Result_24_i, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln294 = br i1 %icmp_ln870, void, void

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln300 = store i3 4, i3 %addIpState

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %._crit_edge10.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_25_i = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tmp, i32 64, i32 67

]]></Node>
<StgValue><ssdm name="p_Result_25_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1 %p_Result_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_Result_25_i, i4 15

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:2 %store_ln297 = store i3 0, i3 %addIpState

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln298 = br void %._crit_edge10.i

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
._crit_edge10.i:0 %outputWord_keep_V_2 = phi i8 %p_Result_11, void, i8 255, void, i8 255, void

]]></Node>
<StgValue><ssdm name="outputWord_keep_V_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge10.i:1 %outputWord_last_V = phi i1 1, void, i1 0, void, i1 0, void

]]></Node>
<StgValue><ssdm name="outputWord_last_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge10.i:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_10, i8 %outputWord_keep_V_2, i1 %outputWord_last_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="3"/>
<literal name="tmp_2_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.i:3 %br_ln303 = br void %udpAddIpHeader.exit

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0 %tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln276 = br i1 %tmp_1_i, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln276 = br i1 %tmp_6_i, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0 %tmp_8_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln276 = br i1 %tmp_8_i, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:0 %p_03 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header

]]></Node>
<StgValue><ssdm name="p_03"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
:1 %tempData_V = load i32 %sourceIP_V

]]></Node>
<StgValue><ssdm name="tempData_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
:2 %sext_ln213 = sext i32 %tempData_V

]]></Node>
<StgValue><ssdm name="sext_ln213"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:3 %tmp_6 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="128">
<![CDATA[
:4 %p_Val2_10 = trunc i128 %tmp_6

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:5 %store_ln279 = store i64 %p_Val2_10, i64 %tempWord_data_V

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln279_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tmp_6, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln279_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %store_ln279 = store i8 %trunc_ln279_1, i8 %tempWord_keep_V

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="128">
<![CDATA[
:8 %trunc_ln674_4 = trunc i128 %tmp_6

]]></Node>
<StgValue><ssdm name="trunc_ln674_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:9 %p_Result_9 = partset i64 @llvm.part.set.i64.i32, i64 %sext_ln213, i32 %trunc_ln674_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1" op_7_bw="0">
<![CDATA[
:10 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_9, i8 255, i1 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:11 %store_ln284 = store i3 3, i3 %addIpState

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_6_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln285 = br void %udpAddIpHeader.exit

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0 %tmp_i_36 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_36"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln263 = br i1 %tmp_i_36, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0 %tmp_5_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln263 = br i1 %tmp_5_i, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:0 %tmp_8 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1 %p_Result_7 = partset i64 @llvm.part.set.i64.i8, i64 %tmp_8, i8 128, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2 %p_Result_8 = partset i64 @llvm.part.set.i64.i8, i64 %p_Result_7, i8 1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %p_Result_17_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_8, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_17_i"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %store_ln267 = store i32 %p_Result_17_i, i32 %sourceIP_V

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:5 %p_Result_3 = partset i64 @llvm.part.set.i64.i32, i64 %p_Result_8, i32 16843009, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:6 %store_ln391 = store i64 %p_Result_3, i64 %tempWord_data_V

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %store_ln269 = store i8 255, i8 %tempWord_keep_V

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1" op_7_bw="0">
<![CDATA[
:8 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_3, i8 255, i1 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:9 %store_ln272 = store i3 2, i3 %addIpState

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="1"/>
<literal name="tmp_i_36" val="1"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln273 = br void %udpAddIpHeader.exit

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln252 = br i1 %tmp_i, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0 %tmp_4_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln252 = br i1 %tmp_4_i, void %udpAddIpHeader.exit, void

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:0 %tmp_7 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_7, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %p_Result_12_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_7, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_12_i"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3 %tempLength_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_12_i, i8 %p_Result_i

]]></Node>
<StgValue><ssdm name="tempLength_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %inputVector_V = add i16 %tempLength_V, i16 28

]]></Node>
<StgValue><ssdm name="inputVector_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %p_Result_13_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_13_i"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16">
<![CDATA[
:6 %trunc_ln674 = trunc i16 %inputVector_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:7 %tmp_17_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674, i8 %p_Result_13_i

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8 %p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %tmp_7, i16 %tmp_17_i, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:9 %store_ln414 = store i64 %p_Result_s, i64 %tempWord_data_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %store_ln256 = store i8 255, i8 %tempWord_keep_V

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1" op_7_bw="0">
<![CDATA[
:11 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_s, i8 255, i1 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:12 %store_ln259 = store i3 1, i3 %addIpState

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addIpState_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln260 = br void %udpAddIpHeader.exit

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0">
<![CDATA[
udpAddIpHeader.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
