// Seed: 465640786
module module_0;
  id_1(
      id_2, 1, 1, 'd0
  );
endmodule
module module_1 (
    output supply1 id_0
    , id_6,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3
    , id_7,
    input uwire id_4
);
  tri id_8;
  assign id_8 = 1'b0;
  assign id_6 = id_3 * id_7 - 1;
  assign id_7 = id_3 - 1;
  wire id_9;
  assign id_7 = id_6;
  module_0();
  always @(posedge id_9) id_0 = id_2 - 1;
endmodule
