================================================================================ 
Commit: 06b08bbbed4609fe8ceec8cc0c61d99f5f4c984e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:29:21 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1125cfdae6dfe8954e3e08f40c4b6ef2e9b5fbc5
Original commit date: Thu May 17 13:13:51 2018 -0700
Change-Id: I031dabe58b7ae3ee7de867b38f5955bf7ff53cb3
ICL BIOS version 2204_00
Updated the BIOS ID file for ICL manually
Hsd-es-id: No-HSD
Tracker-link: N/A

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 73072729bdef5432c38a2b84550d1dd815dd9281 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:29:20 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Limit Package C State to Pkg C3 for B1 GT Parts
This change is to avoid the CAT Error seen on GT B1 parts during warm reset.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 90f093c12a7e86124267f4b509e0cbec5c19b6b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:29:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 86f09db2c832f8c1fa59b3f02cbf0094f1dc0f2e
Original commit date: Thu May 17 19:12:03 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 17 19:12:03 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c0f86d33513c1479eb2a2956bf390beb0b7085ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:29:16 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a5c9609a7adf97db682de4e7c2a0f2e12486d18d
Original commit date: Thu May 17 11:59:52 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Thu May 17 11:59:52 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 1892b1c3cd3cde81c00d5b579b1e8ea85fac66e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:29:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c6b1a5432ef73d49b09b13df6644dc66d8cc5854
Original commit date: Wed May 16 13:53:23 2018 -0700
Change-Id: Id36d9fba2b2eaa43f927ef854edc38b0043ab615
ICL BIOS ID minor version update.
BIOS ID change from 2203.00 to 2203.01
Hsd-es-id: <NO-HSD>

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 464da7b9d2770859ef0810eed47cb2bf167dfad2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:29:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1f880d2da7ef2a45c7caf9eb9fef8a3a717e7a09
Original commit date: Wed May 16 16:52:39 2018 -0700
Change-Id: I1c6c1da044ccad32da2a2f5796d7ebca096496a3
Revert "Package/Module: [ICL MRC] Add a setup option to force training on Warm flow"
This reverts commit 1ee5f73575dae90104b5bc85fcad4278d1ee6b6c.
Hsd-es-id: <1505974703>

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/UqiList.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 016de48ec888a24e6a8c5a7df650086a32d5add0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:29:06 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6ef07055f09eb5f627def7d90353970a84c2f54a
Original commit date: Wed May 16 18:04:13 2018 -0700
Change-Id: Ib3dce1af46b4fbba43ddc8926772d7fca7c9a0ef
Revert "Package/Module: [ICL MRC] Enable MRC CMOS Debug mode to override memory frequency and configurations"
This reverts commit 223cef2a7781725d1ab15d1aa174ba10d99c73aa.
Hsd-es-id: <1505974703>

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Cmos/Include/CmosMap.h
IceLakePlatSamplePkg/Features/Cmos/Library/PlatformCmosAccessLib/PlatformCmosAccessLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 574db5353fd5de6e271a5ed74808a1a7409a489d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:29:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b7982e97f5c60dc44ef2efa6069cecd942522891
Original commit date: Wed May 9 19:54:45 2018 +0800
Change-Id: Ie12a3bef5725778359ae77ce8141981f9269412b
IceLakePlatSamplePkg: Support Seamless Recovery with NVME SSD
1. Provide the capability to access NVME devices in PEI phase (PostMem)
   a. Add NvmePciHcPei module to assign MMIO resource to NvmExpress controller in PEI phase.
   b. Add NvmeExpressPeim module to initialize NvmExpress controller and produce NvmePassthru/VirtualBlockIo/VirtualBlockIo2 PPIs in PostMem.
2. Connect NvmExpress controller as a backup storage before updating the BIOS.
3. Deal with multiple capsule instances in recovery path:
   a. Move LoadRecoveryModule() function from AtaDeviceDriverPei to PlatformInit. Register VirtualBlockIo/VirtualBlockIo2 PPI notify to check recovery image.
   b. Modify GetRecoveryImage() in PeiPlatformRecvoeryLib to support the case when NumberRecoveryCapsules > 1.
   c. Once the recovery file has been found, reinstall RecoveryPpi with a dummy interface to avoid installing duplicated capsules.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_D.efi
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_R.efi
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareDescriptor/SystemFirmwareDescriptorTemplate.aslc
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SeamlessRecoverySupport.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
IceLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.c
IceLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.h
IceLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.inf
IceLakePlatSamplePkg/Features/Nvme/NvmExpressPei/NvmExpressPei.inf
IceLakePlatSamplePkg/Features/Nvme/NvmExpressPei/NvmExpressPeim.c
IceLakePlatSamplePkg/Features/Nvme/NvmExpressPei/NvmExpressPeim.h
IceLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.c
IceLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaDeviceDriverPei.inf
IceLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.c
IceLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaMain.c
IceLakePlatSamplePkg/Include/Ppi/NvmExpressController.h
IceLakePlatSamplePkg/Include/Ppi/NvmExpressPassThru.h
IceLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 66c65ecb376d283e23cbc0b75b67ab69b75046e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:29:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e0e3991e1609ca65fc032f7bd8499e358efb4bda
Original commit date: Wed May 16 16:27:57 2018 +0800
Change-Id: Ib90875a6f719307ec1415c0ba802dc5bece9b066
Re-org FSP UPD for better grouping.
Misc modification
Hsd-es-id: 1504765067

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 5877e20f6933c68aa53da60d961ad7fb8eaae1d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:58 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a6d70887ce663bd7207304db8bd1a270af080502
Original commit date: Wed May 16 13:35:51 2018 -0700
Change-Id: I1696286893baa455a8e20fe0fb6638e10b42d829
[HSD-ES][client_platf][bug][1505974199][ICL BIOS][A2][B0][Regression][SUT is not booting and PC 0080 Hang observed with Memory module connected to only "Channel 0 and Slot 0"]
DisableChannel variable was not initialized in MemoryInit.c, causing ch0 disabled.
Hsd-es-id: 1505974199
Tracker-link: https://hsdes.intel.com/resource/1505974199
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: c05fdfef05ef591dc2b163f075f7d796f8c8485f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:54 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 241e536a94ac671d78ea7ee0b75c6a8867fabeb0
Original commit date: Wed May 16 12:01:53 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Wed May 16 12:01:53 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FsptUpd.h

================================================================================ 
Commit: 3922a20e4e39661af7c38b3b564f1fbd309fd015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:48 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f336e85a1d84116f12e74a978b32a7544f0873eb
Original commit date: Wed May 9 16:09:11 2018 +0200
Change-Id: Iefa5f484e7d2beb8f50b575b78c925d73781807a
[PCH] Move PchSbiAccessLib to private
PchSbiAccessLib allows PCH code to access private configuration registers above the
memory limit for PCRs.
Those registers shouldn't be accessed directly by platform code.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.h
IceLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.inf
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
IceLakeSiliconPkg/Pch/Include/Private/Library/PchSbiAccessLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLibrary.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchInitCommonLib/PchInitCommon.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchSbiAccessLib/PeiDxeSmmPchSbiAccessLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.inf

================================================================================ 
Commit: 891ba0be7adf8257fd376df113e84a7d50b94e51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:45 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8144ba4bd6ff14e0dc80547315a0c5d11fd45951
Original commit date: Wed May 16 00:12:06 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed May 16 00:12:06 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1b41e07a0598310afe05136f0e8bd9269eb94a42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ac8226defe49c185c61f9ecae1fda9dda21acb46
Original commit date: Wed May 16 00:08:28 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed May 16 00:08:28 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ff8624f5c9a823546f2de8fd518187674e0e94fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ca958a61fdbc5cc2214765923e60124dc1e1e014
Original commit date: Tue May 15 15:07:31 2018 +0800
Change-Id: Ifdfe60627551b5aed2ad26ddc50c79fb70a6af91

Description: Re-org FSP UPD for better grouping.
Resolution: Grouping PCH UPDs in FSP-T. 
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FsptUpd.dsc
IceLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.nasm

================================================================================ 
Commit: 59d8bd0418d538945acd570fc6cab0526c03dd16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6e0959c157508051168f489a698d687e2faef475
Original commit date: Tue May 15 19:56:52 2018 +0000
Update MRC Release Notes and increment MRC build revision
Tue May 15 19:56:52 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6010aa16080fb3c9baf453b5381c61849fb2a3d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1ee5f73575dae90104b5bc85fcad4278d1ee6b6c
Original commit date: Mon May 14 16:53:13 2018 +0300
Change-Id: I1a2665c0fbfbcec8841edf984e3ba13f5f98f132
Package/Module: [ICL MRC] Add a setup option to force training on Warm flow
Changes:
Add a setup option to force MRC training on Warm flow.
This was requested by customer enabling team.
Add a new MEMORY_CONFIGURATION policy member: TrainOnWarm  // 0 - disabled, 1 - enabled
Hsd-es-id: 1407009508
Tracker-link: https://hsdes.intel.com/resource/1407009508
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/UqiList.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: f9d6a95312c1a4d58f37fcb8227cb38620f946b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:30 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: eb167404f6333e2fd5194574647bd11504d7eed2
Original commit date: Tue May 15 10:15:41 2018 -0700
Change-Id: Ic70a9e6d88e2fbe548b3cc656c40ff98f627b9c4
ICL BIOS ID minor version update.
BIOS ID change from 2202.00 to 2202.01
Hsd-es-id: <No-HSD>

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e9a1729732702d2ba92e61b0910fe3e9cf1f3d5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:29 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Delimit Package C State in Bios up to Pkg C2 for B0 and C8 for B1
Limited packgeC to c6 for Astep C2 for B0 and C8 for B1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 5d76e545cab8c459b7990f2fde92a599d9fd2015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:28 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b1aebd8833c366918a891b8cc57b5f7ea90fa5c9
Original commit date: Tue May 15 12:00:25 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Tue May 15 12:00:25 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 1811ff77d0065cd3b5e2180738a3c21615f7f473 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:27 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3ffcb806b7fae56bfe1e420ead724275041609f5
Original commit date: Tue May 15 18:32:21 2018 +0000
Update MRC Release Notes and increment MRC build revision
Tue May 15 18:32:21 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bf465eae9757e8a6d8d6535ca74a22784007f759 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:25 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6ce820af991082483ec7ffe89ea227aa47e1eb3a
Original commit date: Sat May 12 16:36:19 2018 -0700
Change-Id: Id406c077d9253a2725edafa547cb5fc116205de0
[HSD-ES][client_platf][bug][1407151174][][ICL MRC][Enable Roundtrip Latency Optimization step for LP4]
Enable Roundtrip Latency Optimization step for LP4.
Hsd-es-id: 1407151174
Tracker-link: https://hsdes.intel.com/resource/1407151174
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 4294b8ec68955014d86c2cce28bf25dbc1303be0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:19 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: db9221fee4cb542831ab4f816885a6b72ab2406d
Original commit date: Fri May 11 18:11:32 2018 +0800
Change-Id: I1d11f746d90f5f170b599cde7dc7ba6dc320344e
ClientCommonPkg: V2172 PERF build's cold boot can't got Device boot time with FPDT, V2162 can't reproduce this issue.
Removed PeiPerformanceLibFpdt from IceLakeSiliconPkg
Removed below from ClientCommonPkg
1.DxeCoreFpdtPerformanceLib
2.PeiFpdtPerformanceLib
3.SmmCoreFpdtPerformanceLib
4.FpdtPei
Hsd-es-id: 1505087448

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/DxeCoreFpdtPerformanceLib/DxeCoreFpdtPerformanceLib.c
ClientCommonPkg/Library/DxeCoreFpdtPerformanceLib/DxeCoreFpdtPerformanceLib.inf
ClientCommonPkg/Library/PeiFpdtPerformanceLib/PeiFpdtPerformanceLib.c
ClientCommonPkg/Library/PeiFpdtPerformanceLib/PeiFpdtPerformanceLib.inf
ClientCommonPkg/Library/SmmCoreFpdtPerformanceLib/SmmCoreFpdtPerformanceLib.c
ClientCommonPkg/Library/SmmCoreFpdtPerformanceLib/SmmCoreFpdtPerformanceLib.inf
ClientCommonPkg/Universal/FpdtPei/FpdtPei.c
ClientCommonPkg/Universal/FpdtPei/FpdtPei.inf
IceLakeSiliconPkg/IceLakeSiliconBuild.bat
IceLakeSiliconPkg/Override/ClientSiliconPkg/Library/PeiPerformanceLibFpdt/PeiPerformanceLibFpdt.c
IceLakeSiliconPkg/Override/ClientSiliconPkg/Library/PeiPerformanceLibFpdt/PeiPerformanceLibFpdt.inf
IceLakeSiliconPkg/Override/DoxygenSiOverride.h

================================================================================ 
Commit: ab69f1d2bd5b0ebce76900e7b15cfdd913cf07f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 850edad97efd9e74358c36e0a8f11c778c613640
Original commit date: Tue May 15 09:49:04 2018 +0800
Change-Id: I7ffe49dd0f5f7a0178188b1483ca5629d43240f2
USB Keyboard is still working in PS/2 console with fast boot enabled  and PS/2 serial console enabled with COM port support.
Disable COM port devices if fast boot supported.
Hsd-es-id: 1604785524

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 20eb6551d09627861d78da97a45fe7c82124c24a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:16 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Revert "Title: Nifty Rock: PPAM_META_PROPERTY_BITMAP returned Properties"
This reverts pre-commit, due to it causes HT issue in B stepping.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: 3a4e8fd1111bf583bbc45379dbdc2d512dd8d444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:15 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e033d14ca7c224f9ed100b66a67a117fb768a956
Original commit date: Tue May 15 00:08:26 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue May 15 00:08:26 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 39e0f65bf2f1ae5c84dab050bebcf230859be4a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:14 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4227176bebc1651bb6d89c1a68e08aec37b31a0f
Original commit date: Tue May 15 00:03:29 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue May 15 00:03:29 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 795bf6ba96fa29f3943103477a0bf1b6c09c7e63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 96faf98ea336bd2993d92bb2e4efd7ca7407dcbe
Original commit date: Fri May 11 14:36:36 2018 +0800
Change-Id: I4cabf634181f92d5da9e69a197bffb023d72e683
In KBL/CFL/CNL/ICL, in SystemAgent\PciHostBridge\Dxe\PciRootBridgeIo.c file, EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL.PollMem() and EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL.PollIo() are taking more time than given delay for polling.
Rewrite calculate delay function to meet UEFI spec define.
Hsd-es-id: 2202458542
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostBridge.c
ClientCommonPkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostBridge.h
ClientCommonPkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostBridgeDxe.inf
ClientCommonPkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostResource.h
ClientCommonPkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciRootBridge.h
ClientCommonPkg/Override/MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciRootBridgeIo.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 452324cc0d77bc5ad3f4e9ff3dc5ac869c082cc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e83be42629b589e2bee698566d083ef4938981ad
Original commit date: Thu May 10 14:09:57 2018 +0800
Change-Id: I23457a14658495b81a08a6ed7430c9419c6e2550
Re-org FSP UPD for better grouping.
Group SA portion UPD
Hsd-es-id: 1504765067

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: a99ad0faea49a5c929d161ee2eeacaa398d9ada5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3b2bbe631ae2f6e27c7a2d60fbe5e2fb96f3399e
Original commit date: Mon May 14 13:02:57 2018 -0700
Change-Id: I9bce4a8fffde088eb90b71346f0b891b2a347e9d
FPRRs are disabled on capsule flow when BIOS Guard is enabled
Correct logic so that FPRRs are only disabled on the non-BIOS Guard capsule path

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 18601577cf3d5456642d7adc1911c6db6fd84479 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 03ca87c3ff1269ef2c8c6b873c18c6e7d7bd593e
Original commit date: Tue May 15 00:00:05 2018 +0000
Update MRC Release Notes and increment MRC build revision
Tue May 15 00:00:05 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d15ecd7fe00b6f935c162b7fd2817764dbb49850 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:28:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cc0408ccb15e6616e78f3dc24ee37088564117a0
Original commit date: Thu May 10 09:21:09 2018 -0700
Change-Id: Ia19eeed4dbc6456bbba4f74b3b65564f957717ca
[ICL MRC][Sync MRC policy defaults between RC, Setup and FSPM UPD] PartI
Changes:
1. Add Setup Options to enable/disable Trainings in TrainingEnables2
2. Set the same default values among SaSetup.hfr(Setup Option), PeiSaPolicyLib.c (RC policy) and FspmUpd.dsc (FSP)
3. Remove not used variables from legacy projects
4. In MiniBios, enable the upper bank CMOS
Hsd-es-id: 2202766610
Tracker-link: https://hsdes.intel.com/appstore/article/#/2202766610
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: d162f6f1acf2fc850d64272e157e4caf09d2b3d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:58 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 62bc446f5aa9a88412ea30417ae029270b198449
Original commit date: Thu May 10 11:43:33 2018 -0700
Change-Id: I51bddb6add7206bf4d6abf91b6c74de3e2d5e426
Integrate ICL B0 Patch 0xC
Update ICL B0 with Patch 0xC

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 8e1dd7c4b1591651cf88cc53f71371ef6074c6da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:56 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a1d1a78c2241885f5b28075985ffc0fd3ec22559
Original commit date: Fri May 11 10:39:55 2018 -0700
Change-Id: I123e4d0b63f2a0131f6a1681647aa457d0207695
IceLakePlatSamplePkg: DropShipRestricted Add Placeholder for PBA
Add a dummy .efi file as a placeholder for where the DropShip PBA
will be injected
Hsd-es-id: 2203568815

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 9f7f50e32c34d72f6fcffbf0ff57569d36d4310f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:55 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1009e7d6c9a75b6e56a8063852dcd873004f6832
Original commit date: Mon May 14 12:03:27 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Mon May 14 12:03:27 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: a05181ccb92d3d908d5efab89b47edb4579adb9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:54 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: adff33f5976ae177b2f071219f17bcba04805d4d
Original commit date: Mon May 14 09:46:28 2018 -0700
Change-Id: Iaa593891f3f12dca7cfaf514a35b2314fb678285
[PCH] Update HSIO ChipsetInit Version 3 for ICP-LP B0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Bx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Bx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioBx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioBx.c

================================================================================ 
Commit: ad926597bf0372463405877d2e5fa5898152902a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:52 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 79d0cdb2eff1d31f9c3d02b73f4f4265232d3ca3
Original commit date: Wed Apr 25 15:42:17 2018 -0700
Change-Id: Icfd8a9645b83c18ee44c89a0d6055e5942d6689f
[PCH] Added ICL-UN board support in BIOS

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h

================================================================================ 
Commit: d4020b451f472c68ea9578604c7ab6826304098d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:50 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a63e1f26407ffe506d9791a4ed5a10fa471ba318
Original commit date: Thu May 10 16:29:51 2018 -0700
Change-Id: Iec8c557fad85e4beb7fe661abba5282bd9109517

Description: 2LM: Initialize Host PCIe device (Bus 0 Dev 6 Fun 0).
Resolution: 2LM card will be connected to PEG3 root port (Dev6) and this device needs to be configured differently for 2LM. 
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeSiliconPkg/SystemAgent/Include/SaPcieRegs.h
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 27951e455440916bce20c447d7549a67bc5f9071 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:49 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 06cddde2b0545118f1e5f34d86522a920bbc4387
Original commit date: Fri May 4 13:22:57 2018 -0700
Change-Id: I718281ab794b9b3e22045a534d8e178770b7d301

Description: Fix for ACPI warnings, remarks and ASL code compile wanings.
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl

================================================================================ 
Commit: 8e74c169455f8731076562d806e29add32ed2218 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:46 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a26a02ed526fd68b746ba91a90493217f2449567
Original commit date: Thu May 10 17:52:30 2018 -0700
Change-Id: I83bc46c9fbb5b0a9880524794075e4bbdce2816c
Title: [ICL-U DAILY CI] SUT is hanging at 0E29 post code  after disabling cameras in bios with debug bios
Impacted Platforms: ICL
Resolution:
  Added Message Array initialization equal to Null at the beginning of each loop
  Removed else statement in Vtd2 switch case (not need it)

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c

================================================================================ 
Commit: a00ee9f093dfc930c280f3aa3ac3f1adcfea102a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 85caf7130eb985b168bfdc8a1d4d5efb5c49a0b9
Original commit date: Wed May 9 15:53:04 2018 +0800
Change-Id: I72afafd8da5e23d162301995ddff99de4fd3b973
[PCH] SUT does not wake from S3/S4 with WLAN from the second iteration
1.Adding 5k PU on GPIO_ICL_LP_GPP_H2 for MAF mode
2.Changing WLAN wake pin to GPIO_ICL_LP_GPP_H2 in ACPI table

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclSdsRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclURvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclUSds.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclYRvpC.h
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d8501b84e518d10f7ee59c03dbe77cb92b7fd23e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4b449121cd4d5dda999cf3c25f49e122a2d685a5
Original commit date: Mon May 14 00:37:09 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 14 00:37:09 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 406df0c67b672837c1f850246d6d4e16a3ec0ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bb64c9165cb426c0d377d7b350323b179885bc76
Original commit date: Mon May 14 00:30:18 2018 -0700
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 14 00:30:18 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8c5aec81130c43302e58da794802522e8864d2fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 30cda1dcf11e09b68efd3fc63d734ad4ec3ff06f
Original commit date: Mon May 14 00:02:43 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon May 14 00:02:43 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: abb981e1756e90abdd536b6ce1240102a0aeb631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6661c9c67f1c365cb15555d8a1c9604b433d0894
Original commit date: Mon May 14 06:14:33 2018 +0000
Update MRC Release Notes and increment MRC build revision
Mon May 14 06:14:33 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e91394015692d7669ea3c0cb660cf14a6b94da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9caaef6731d7fe6b04428bb1a38d65c97fb77053
Original commit date: Wed May 2 16:55:07 2018 +0300
Change-Id: Icac6d3faebaeb3768ae17638d3618acba69e2a46
[ICL MRC][Sync with CNL MRC 0.5.0.4] Sync with CNL - from MRC 0.5.0.1 to MRC 0.5.0.4
Request:
Merge with CNL fixes
0.5.0.1
EarlyReadMPR2D should not run twice at 1067
0.5.0.2
CNL-MRC : Change CTT ideal RxVref to be VCCIO/2 when Low Supply Enable is set
0.5.0.3
Comp Optimization step impacting TxV Margin
0.5.0.4
CNL Y LP4x High failure rate in EV volume due to incorrect SComp setting
Hsd-es-id: 1407010170
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407010170
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 524d0ceedcdb591ec99564c0edaff94a427b07b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 253d51aee0c03173c0a88ea6da7229aa4b68ad39
Original commit date: Sun May 13 12:17:23 2018 -0700
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Sun May 13 12:17:23 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: f5d2f4903e2da249faa20ced30488b2b7cd767c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 801757e1fb17b7b35264d0f4110642a8e0dec151
Original commit date: Sun May 13 11:58:03 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Sun May 13 11:58:03 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: ca9a1833542b16515f40d8d6292a671ff7f41cce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e7c22ce6e0b07afff0c77f5b0a4b7d900ff0f5e2
Original commit date: Sun May 13 00:08:24 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun May 13 00:08:24 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2c9b658c9ae015127a9d0bf759e30bd6456878b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:31 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: dda614da111e252108d513643b9cbd448457f331
Original commit date: Sun May 13 00:02:40 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun May 13 00:02:40 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ba92165df70dfa8ca13eb65d3934a4f038b2d2c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:29 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 680dbc22027a545e09bb2012edbfd00bda6bb42d
Original commit date: Sat May 12 17:15:40 2018 -0700
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space
Sat May 12 17:15:40 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/Xhci.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciSched.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciSched.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.inf
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: 01330fec677f0b8b9cd3bdebd46712455f58ebd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1a1659fa72fc1c6ee05e8210afa9f60f05a71b48
Original commit date: Mon Apr 30 13:40:50 2018 -0700
Change-Id: I901014a175dee35d34940c7284130a3094cff1e7
IceLakePlatSamplePkg: DropShipRestricted Check CSME Boot Options
Add the capability for DropShip to check the CSME Boot Options to determine
if BootLock and DropShipBoot are enabled and suppress user input and launch
PBA accordingly.
Hsd-es-id: 2202697637

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Amt/Include/Amt.h

================================================================================ 
Commit: 08a34812a105daa8dd266b6bc6a0443277d627ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:25 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 424fc37f6a6d04262fc058e57def06f2ed68eebd
Original commit date: Sat May 12 00:08:08 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat May 12 00:08:08 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ce09a607079cf2a054cf8efd2cebab19ca3d6492 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:24 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: fc6ef7e149695b1c9dfa65d9ecd67eebf80d6a3a
Original commit date: Sat May 12 00:02:42 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat May 12 00:02:42 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 21b27c6cbf9c38d3cca3b9f7448f9b9569bf58eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:21 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b48dfd7108cbc5edd36ac3850b8c4b149850e7f2
Original commit date: Fri May 4 14:06:38 2018 -0700
Change-Id: If76a5786adac3414c73823a62a1b3ffc9d8512f0
ClientCommonPkg: [ICL] Revert current TPM device string assignment.
Currently the BIOS setup is displaying the current TPM device as "TPM
2.0 (DTPM)" when using PTT (fTPM).
The setup form displays the contents on HiiString STR_TCG2_DEVICE_STATE_CONTENT
as the current TPM device. The current BP implementation defines two cases for
TPM devices: TPM_DEVICE_1_2 "TPM 1.2" and TPM_DEVICE_2_0_DTPM "TPM 2.0", with the respective strings reflecting the TPM version.
The ICL implementation overrides some of the BP file to add PTT support. The
override defines a third case to the HiiString STR_TCG2_DEVICE_STATE_CONTENT
assignment: TPM_DEVICE_PTT "PTT (fTPM)"; yet this case is never exercised, as
PTT devices are detected as TPM_DEVICE_2_0_DTPM in the current implementation.
This change reverts back the HiiString assignment to match the BP
implementation, displaying "TPM 2.0" for both dTPM and fTPM.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigImpl.c

================================================================================ 
Commit: bfc570bc1521200a446ec2e6e8de770951e2783e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:18 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a88e51e1fb5e7b7776fb666cefb91cc38ef1c194
Original commit date: Wed May 9 17:35:33 2018 -0700
Change-Id: If380bdda118d53d298c78ab472320db25a8e7920
ICL-SDS/RVP:Processor Trace Size is not giving expected values in MSR 560h {RTIT_OUTPUT_BASE}  while setting 16MB/32MB/64MB/128MB
The amount of memory allocated for Processor Trace was not sufficient for all sizes.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
IceLakePlatSamplePkg/Include/Platform.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: 73a78a0d1285dbec89f3e5e04ae946d5ec6d06d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:13 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e1f9243f475a2cba862e51ab1a1f4d704d7a6c8f
Original commit date: Fri May 11 11:58:31 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Fri May 11 11:58:31 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: ac49d8ff4f2d3ee69797d984c4bd56b511e830b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:06 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 931b1e5a7d9b90fff1058a2bc8bf058e1c527a59
Original commit date: Mon May 7 22:33:15 2018 +0800
Change-Id: Idc3044a023e7bc9eb7ddbb96bf23efaab32c372f
IceLakePlatSamplePkg: Common packages overide clean up/sync up for BP1510
Sync BP1510 Formal core to
1.IceLakePlatSamplePkg
2.SampleCode of ClientCommonPkg
3.SampleCode of ClientSiliconPkg
Hsd-es-id: 1504805677

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Protocol/LegacyBios.h
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/Thunk64To32.nasm
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AhciMode.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AhciMode.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/Xhci.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/Xhci.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciSched.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciSched.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Library/DxeCapsuleLibFmp/DxeCapsuleProcessLib.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.inf

================================================================================ 
Commit: af10f4f39d0b558c00c2cf1d0a635e65e99a7b59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2ef5296aba60ae3b018a85ad293ce354ff8c0c4b
Original commit date: Fri May 4 11:39:17 2018 +0800
Change-Id: I377444ed01aaaf0101353c16f39ff4f08b90a11d
V2172 PERF build's cold boot can't got Device boot time with FPDT, V2162 can't reproduce this issue.
1. Adopt new Performance Infrastructure of BP1510
2. Early FSP Perf data is incorrect. Fix by increasing mask to bits[55:0]

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/PeiAcpiTimerLib.c
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/PeiAcpiTimerLib.inf
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/PeiAcpiTimerLib.uni
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/PlatformPkgConfigOverride.dsc

================================================================================ 
Commit: 7cdb43137e30a2c63dd3a391438fec6104a68913 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2ec0de9b91308763f5ace97939ad521b97e7f05d
Original commit date: Thu May 10 13:12:56 2018 +0800
Change-Id: I692fe4ae87ea3971b0fa9fce8a1e69ec6b80b6f6
Enable PMC-PD configuration for ICL-U LP4 T3 board which is PD based design.
Set PcdBoardPmcPdEnable == 1 for ICL-U LP4 T3 (0x4 board)

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 1aa7ea2646ef963966709e2e22adebb2ede37db0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:01 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9434de772f01bebd6e59c45eb3865921da74eaed
Original commit date: Wed Apr 25 16:46:27 2018 +0200
Change-Id: I6b8e4de2b5cd685ea0c82afe2f4745c743c6bf05
BIOS Extension Loader refactor part 1. BIOS Extension Loader cleanup - 
		1. Remove Restricted MEBx policies
		2. Remove global variables 
		3. Move construction of HWA tables into appropriate function 
		4. Rework SMBIOS table creation
		5. Remove excessive temporary data structures

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
IceLakeSiliconPkg/Amt/Include/ConfigBlock/AmtConfig.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 0212a9d0aff04f1c77ff50609578aa6203cd7e2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:27:00 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b042257cbbf53d686ce9f8c0d48220cbcf7bc558
Original commit date: Tue Apr 17 16:55:07 2018 -0700
Change-Id: I1ea3b640af85b90f1cc74c52c97c0f2dade4b90b
[TCSS] Certain USB devices fail to enumerate in Gen1 speeds behind retimer
Progeam R_XHCI_MEM_HOST_CTRL_SSP_LFPS_REG4 for SA XHCI USB3.1 Gen1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Include/Register/RegsUsb.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 85d6416d2ee2b88edc5f114c8bec908aba3824c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:58 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 63a55edf2f18e76b2764836e171e13619c1805da
Original commit date: Fri May 11 00:09:56 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri May 11 00:09:56 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: dc086adbd22c94edd216adb7bf9ed6d023cb8872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:57 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6606dec16c9d19dd96e84a9d0e0e7d549dd477fe
Original commit date: Fri May 11 00:03:30 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri May 11 00:03:30 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: aea758f8d01a6bd9e2a6b4705888d52a8d412c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:55 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3ac34f7e69ab877ee6808024517f80a0cdac6a03
Original commit date: Thu May 10 12:09:30 2018 +0530
Change-Id: Ia9c20cbf10d6c25170969bccb2608f3a43004225

Description: Capability offset needs to update properly for PCH/PEG port endpoint.
Resolution: Current HG flow is fixed to update the capability offset properly specific to PCH port which leads to give the null value for capability offset. 
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/HybridGraphicsInit.c

================================================================================ 
Commit: a3f88a48561c155e5abcab3bd32b7a1c2c72d82b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:53 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7a207814275ad98b9178f3bfb4fc544a9170a31c
Original commit date: Thu May 10 17:43:22 2018 -0700
Change-Id: I34902ce2e9fa3ee99fe11cd1175bea2250483c95
[TCSS] Revert "BIOS configure DPin_Gfx_SRC_Policy_Management."
This reverts commit 0d3fb2eda8b4bbee6b7f2537cf70aa61950ef39f as it causes PC 10AD hang during boot.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/SaPcieInitLib.h
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/TcssInitLib.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/PeiTcssInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 2cece8d4f1fd7ab69a858cc26e8b30dd8efbd5fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:52 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 825afa0caa8deb7196ae92157feb83f915510e2d
Original commit date: Thu May 10 10:10:53 2018 +0800
Change-Id: If93afbbb2499a4d9da7b6111626feaf7cf1f7503
IceLakePlatSamplePkg : Opal Pleasant Star is not detecting in BIOS opal menu page
Add setup option DevicePasswordSupport.
Update BdsPlatform to connect trusted console and trusted storage
before EndOfDxe when DevicePasswordSupport is TRUE.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/UqiList.uni

================================================================================ 
Commit: bfd454c05b1753110596aad0fd4b7de695e69462 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:48 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 106cda39617ed7417c44b63447953d06f854a743
Original commit date: Thu May 10 16:21:38 2018 +0800
Change-Id: I4fbd593c19db364f29c4f3030fed47cdf03e24b2
IceLakePlatSamplePkg: XHCI usb exposure
1. [1604872753] BIOS exposing all USB ports as User Connectable. Should be corrected per platform USB routing.
2. [1604782748] USB Exposed  port system test case failed with error "Failing Exposed Connector and Failed to verify consistent USB 3.0 Port Mapping. USB 3.0 Hub must enumerate on each exposed connector.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclUDdr4Rvp.asl

================================================================================ 
Commit: e1a51f4ba09dde41ed6762c1417b7933322e9dc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:47 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 61851699a0df1c60fdc3a94e8b0ccca921b80ca7
Original commit date: Thu May 10 23:45:50 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 10 23:45:50 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1b8f2c1a05678f771b6ca39e672ad52527037d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:46 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: eff5832accb741d7df720d1dd7f5f0ddfc9d4413
Original commit date: Fri Mar 16 13:47:26 2018 -0700
Change-Id: I367fc6510d5a5d35fb9149c6af67391bdd160380
MRC Margin Limit Check during fast boot
Add new feature for iotg that checks the margin is valid at certain
offset by using box test during fast flow.
Fixed mini bios to run on ksl rvp board

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/UqiList.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 925f700caca52176b85f01c077bcf09bcbe84242 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e10c23c63330b9bf5c4a9c895504bacecbd1ef42
Original commit date: Thu May 10 20:25:13 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 10 20:25:13 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f69841886c9b2ab7890c560a7a82dea88b3d1807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 223cef2a7781725d1ab15d1aa174ba10d99c73aa
Original commit date: Thu Apr 26 12:20:29 2018 -0700
Change-Id: I79646b942804abba58d6f152ef4cfba0f24c74ec
Package/Module: [ICL MRC] Enable MRC CMOS Debug mode to override memory frequency and configurations
Enabling CMOS location to allow memory configuration change on the existing system without reflashing BIOS.
Changes:
-Add Signature to indicate the memory config data in CMOS is valid.
-Add new High/Mid/Low SaGv Frequency and Gear configurations in CMOS
-Add "ForceSingleSubchannel" and "RmtPerTask" in the CMOS configuration
-Move "DisabledChannel" into the centralized MRC CMOS location
Hsd-es-id: 1407065600
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407065600
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Cmos/Include/CmosMap.h
IceLakePlatSamplePkg/Features/Cmos/Library/PlatformCmosAccessLib/PlatformCmosAccessLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 93f90a293fc8cee7ad27e14d1caef3d6bcd01d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6a11f17177ab3f81f7ec90f51bb2580c3d456775
Original commit date: Thu May 10 11:58:39 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Thu May 10 11:58:39 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: c13ec7ee4239df2c62a732e7fcf6b83719037c38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0f9df1eb7b14333e62eaac20434f8e616999b3f2
Original commit date: Thu May 10 16:29:34 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 10 16:29:34 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c631d5130f472b85405b432d0027ace4c4a9193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f05af978f24d5263c5e9469385c0d66cd4c50fa1
Original commit date: Wed Apr 25 19:19:17 2018 +0300
Change-Id: Iefbe88843f2a1c92fc323b2f8b9dbf7eb2160394
Package/Module: [HSD-ES][client_platf][bug][1806115460][][ICL][MRC] Remove CKE W/A in ICL B1
1. Remove CKE W/A B0 HW BUG in ICL B1
2. support 8400 freq from fuse when it is unlimited
3. Close Sagv on Simics
Hsd-es-id: 1806115460
Tracker-link: https://hsdes.intel.com/appstore/article/#/1806115460
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 9aa173e1fec529f5c99655fa0595ad8ca4ce0b5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:31 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 71a42698f8019c6f473fdabc5303e8d830dfd5dd
Original commit date: Tue Apr 24 11:18:54 2018 +0200
Change-Id: I8a2e27e6bc59049aab52c2bc55dea1a8e81baed2
[PCH] Separate PMC programming in Pch.asl to separate file and cleanup platform code usage of PMC interfaces
Move IPC and PCR programming to new files and remove overwritten IPC function in Platform code.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pcr.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: c66c1e392b896405a605cf70f4b15fe2bfbd62ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:29 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0d3fb2eda8b4bbee6b7f2537cf70aa61950ef39f
Original commit date: Wed Mar 28 20:24:06 2018 +0530
Change-Id: I8690ed17dd417c4ef1374f63ac142dcd90e6066c
[TCSS] BIOS configure DPin_Gfx_SRC_Policy_Management.
For DP-in map support, BIOS does -
1. When SkipExtGfxScan is disabled, then BIOS does pciscan in early pre-mem to discover whether eGfx is present, then programs to DP-in map of IOM_TypeC_SW_configuration_1 based on GPIO status. (Need to check board schematic and ICP -USBC spec to figure which pins assigned for DP-In present).
2. For Gfx_SRC_Policy management, BIOS brings those policy setting from platform side to IOM accordingly.
3. In order to avoid race condition so TcssInitPremem() will need to be executed after mini pci scan done.
4. SkipExtGfxScan must be disabled when DP-In support is enabled.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/SaPcieInitLib.h
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/TcssInitLib.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/PeiTcssInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 7c6707679aaee028efc1b74ca0b569400f40103e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 676ff98805c8d0765fc35bb72753bce5a4cf3705
Original commit date: Fri Apr 27 14:38:02 2018 +0800
Change-Id: I082da760367dce5b8dbcb0c6d2768301e7d30252
IceLakePlatSamplePkg: TC Capsule build enabling
1. Check-in SystemFirmwareUpdateDxe.efi so that the capsule build can directly build with efi binary rather build the driver source again.
2. Modify CapsulePkg.fdf for above change.
3. Modify batch file to provide the option [src] that user still can compile drive source code if they want. Default would be driver binary build.
4. Modify batch file to take dynamic input filename (current capsule build only allow BIOS ROM to be named as ClientBios.rom), and name the output capsule image according to the input file name.
5. Fix the issue that capsulebuild failed if the source codebase never ran prep before.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/CapsulePkg.dsc
IceLakePlatSamplePkg/CapsulePkg.fdf
IceLakePlatSamplePkg/CapsulePkgFullIfwi.fdf
IceLakePlatSamplePkg/CapsuleUpdateConfig/BiosUpdate.inf
IceLakePlatSamplePkg/CapsuleUpdateConfig/BiosUpdateConfig.ini
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe.depex
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_D.efi
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_R.efi
IceLakePlatSamplePkg/prebuild.bat

================================================================================ 
Commit: 441153afea19a5605dc5ee09683343b64627d1e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:25 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cf8ff38c313e0883cf1cc8e0767e1262b6618c98
Original commit date: Thu May 10 14:19:48 2018 +0800
Change-Id: Ie87790756ca93cf97c54d154184a3a65d647d344
Package/Module: ClientCommonPkg
[ClientMaster] Update Royal Park version to BP1510 RP01
Hsd-es-id: <HSD-ES 1505643377>
Tracker-link: <http link to related tracker>
Attestation-link: <link to attestation statement>

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec

================================================================================ 
Commit: fc23421f9015dd3898ff7d5b2e36b2fef6203012 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:20 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2104a33bb5914ba66c417351661c95a71b9e066f
Original commit date: Thu May 10 00:08:26 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu May 10 00:08:26 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4c6385531880025d4bd19fc48f61a97f54a32101 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:19 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1f2425d64243591e22556baf1db9ab1a3941f481
Original commit date: Thu May 10 00:03:14 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu May 10 00:03:14 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1f97d5b59faded2f9f30c996ac8d6dfa6327aba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:18 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7422b556ecb4d3453bd7982737e98d1a76bdd34f
Original commit date: Wed May 9 18:16:58 2018 +0800
Change-Id: I76e0ed37c0e9f45e39de38f6cf925bcc907ac909
[ICL-U] Trace Hub Post Code messages are missing since V2122 with releas build BIOS
It's caused by 2201435842, revert the change.
Remove DebugInterface check because it's only applicable to debug build. For release build, it's PcdStatusCodeFlags[5] that determines the DebugInterface fixed at build.
Hsd-es-id: 2202920924
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.c
IceLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.inf

================================================================================ 
Commit: a187bda7fe588145aaa1ee6fe43ef6486af512e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: eb078fcb482eb4a55a15c3344b16869bef66612b
Original commit date: Mon May 7 14:48:47 2018 +0800
Change-Id: Ib50a30c7a05d5a25f886203bcd58d949912ae6d7
BpCommonPkg UserAuthentication: Add UserPassword(Ui)Lib
UserPasswordLib will provide services to set/verify password and
return if the password is set.
UserPasswordUiLib will provide services to do password authentication.
UserAuthenticationDxe is kept for compatibility to hook status code
to do user authentication before entering Setup.
UserAuthentication2Dxe is added to provide Setup Form to change
password without hooking status code.
Test done:
1. Build pass with VS2015 and GCC49.
2. UserAuthenticationDxe works same with before to pop up UI for
doing user authentication before entering Setup.
3. Password enrolling works well by letting NeedEnrollPassword() to
return TRUE.
4. Password clearing works well by letting IsPasswordCleared() to
return TRUE.
5. With UserAuthenticationSmm, UserAuthentication2Dxe, UserPasswordLib
and UserPasswordUiLib, update UiApp to call
UiDoPasswordAuthentication() and PlatformBootManagerLib to call
UiSetPasswordVerificationPolicy() and UiDoPasswordAuthentication(),
password update in setup/password verify in pop up UI/verification
policy work well.

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/BpCommonPkg.dec
BpCommonPkg/BpCommonPkg.dsc
BpCommonPkg/Include/Guid/UserAuthentication.h
BpCommonPkg/Include/Library/UserPasswordLib.h
BpCommonPkg/Include/Library/UserPasswordUiLib.h
BpCommonPkg/Library/UserPasswordLib/UserPasswordLib.c
BpCommonPkg/Library/UserPasswordLib/UserPasswordLib.inf
BpCommonPkg/Library/UserPasswordUiLib/UserPasswordUiLib.c
BpCommonPkg/Library/UserPasswordUiLib/UserPasswordUiLib.inf
BpCommonPkg/Universal/UserAuthentication/KeyService.c
BpCommonPkg/Universal/UserAuthentication/KeyService.h
BpCommonPkg/Universal/UserAuthentication/UserAuthentication2Dxe.c
BpCommonPkg/Universal/UserAuthentication/UserAuthentication2Dxe.h
BpCommonPkg/Universal/UserAuthentication/UserAuthentication2Dxe.inf
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.c
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.h
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.inf
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.uni
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxeExtra.uni
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxeFormset.h
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxePassword.c
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxeStrings.uni
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxeVfr.vfr
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationSmm.c
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationSmm.h
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationSmm.inf
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationSmm.uni
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationSmmExtra.uni

================================================================================ 
Commit: 9a28b81e688668b046f5dd4779a435c35ba40167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:16 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 83fd013f7eac7106788ce6c3f5898021c89f5a11
Original commit date: Fri May 4 16:13:00 2018 +0800
Change-Id: I033ad2f20450833dcde9426a32aff18cef4189de
[ICL]ICL-SDS:PS2 Keyboard and mouse support enabled by default in ICL U SDS Platform
Adding Ps2KbMsUnsupport to hide Ps2KbMsEnable in ICL-SDS

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 43bdc38a4c94bc86125aadb49fb1f8dc0561140c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:14 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d55ca3ff4b6fce293944c24763bb9289b9899931
Original commit date: Thu May 10 13:20:30 2018 +0800
Change-Id: If1b7ee851cbd0df01ffb4a306987f8187945dbcb
Update BIOS_ID to v2193_03

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 036b382eb202ea9b3a0749c9a5c9574d32717418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:13 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a54db5e8301d694f0f8f3327e9d75037a742aa2a
Original commit date: Thu May 10 10:51:05 2018 +0800
Change-Id: I49fc7c94703179e3fc4f061308434c7f34eb9d0d

Description: Revert "WOS: ICL:RTD3 entry suspected OS issue" to resolve S3 fail issue.
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: cf80124a04eb21ceac59c6385d06975fe9a65804 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b71f306f749b426adc5e225c966cef452d9fa753
Original commit date: Wed May 9 09:57:31 2018 +0800
Change-Id: I41dce646f19fabc8efca18c945aec6a9a08edcfd
Re-org FSP UPD for better grouping.
Group ME portion UPD
Hsd-es-id: 1504765067

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: bfb5fad2ba2cf750db7c93e4fa127ed2f024379a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d0837ef5f92f895f2876be9017299aa428493498
Original commit date: Tue Apr 24 18:34:40 2018 +0800
Change-Id: I9b238225e61f0947c6e65614ca42498c258342b2
Add 64-bit Mask for XDCI BAR0 Extraction
Fix "ACPI BIOS Error" BSOD observed, when "xDCI support" option is
enabled in the Bios setup page.
Resolution: Added support for case where xdci bar is above 4Gb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl

================================================================================ 
Commit: db35573225bb1ea9faf3f6a342f516b8e5bca7a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b9252daa1c39a071ad2500a3e2ed140b34dd4484
Original commit date: Wed May 9 16:00:10 2018 -0700
Change-Id: Id8643de07f030cb4af17942a3c7da29e09d67224
ICL BIOS ID minor version update.
BIOS ID change from 2193.01 to 2193.02
Hsd-es-id: <No-HSD>

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ec7386958515fdff08c185f680c792ef916e8b3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d73c290f9a4cc8372e7f767589e5a9a1fe0a0905
Original commit date: Wed May 9 15:54:21 2018 -0700
Change-Id: I29cbb7c18ece9d61dc1d0abe59bcf115685bb090
Revert "[ICL] - Set VTd default enable - Take2"
This reverts commit 9a1dc3e1efc131ac89ed82a3b791d3882943f544.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: 6596ef263748c530ad32e61a153b1aae78e0cadd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: fa016ad86190a6edb0b6e612bc29fdb6077bb7fe
Original commit date: Wed May 9 15:26:20 2018 -0700
Change-Id: I6c14e4c4bf9d03bc0a94078bdcb60a7b14404c6c
Revert "[ICL] - Set VTd default enable"
This reverts commit ada310303d81468343d8547385e6b90f9cf6477b.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9e870353c92dfa087e301d8c171162608e260f13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7487e495e12aa6887f01b8effde28d803cc99fcf
Original commit date: Tue May 8 11:53:13 2018 -0700
Change-Id: I611c1aa3629f55a0564794840efe3ff84b1fdace
[TCSS] WOS: ICL:RTD3 entry suspected OS issue
Add_S0W in the BIOS definitions under the TBT DMA, also add _DSD and RT3 UUID

Description: WOS: ICL:RTD3 entry suspected OS issue.
Resolution: Add_S0W in the BIOS definitions under the TBT DMA and also added _DSD and RT3 UUID details.
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 5ba563c8042692c316900ba8dbb2e335364fa452 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b20fd677f1b4b5e6013732a36ac2b6001871e4ae
Original commit date: Mon Apr 30 16:07:16 2018 -0700
Change-Id: I9ea67a91d9b6b6478c6ae4f40c7eaf080765efb9

Description: Move ArNhi.asl outside _PRW method.
Resolution: Fixed current implementation of _PRW method for device PXSX in TcssItbtPcieRp.asl.
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: 826ce7612942371cbeff9ae3f0546878a7c5db9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4c734b6424628186053aa7aca63b7a9e81016d2b
Original commit date: Tue May 8 21:34:26 2018 -0700
Change-Id: I1d49d19da394d6ddfefe18d6e0b0d978563f77a0
[PCH] Update HSIO ChipsetInit Version 6 for ICP-LP A0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Ax.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Ax.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioAx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioAx.c

================================================================================ 
Commit: b78e3aa48e406ddd52b4ab9205f30d85b3190049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:01 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ca439034a1ea86643c7b4e7675426233989e840f
Original commit date: Wed May 9 12:17:38 2018 -0700
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Wed May 9 12:17:38 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

================================================================================ 
Commit: 89c8ecd3738192da812890efda8ae90e2b9569ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:26:00 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: dff98db04d01e13836dd1873fb6c78eab0695ae0
Original commit date: Wed May 9 11:58:45 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Wed May 9 11:58:45 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspBinPkg/Include/FsptUpd.h

================================================================================ 
Commit: 7408061765a9552db274f49db87fc49a8c096c57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:57 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 011329d47148caa5c03b17a2949820f02569bd6b
Original commit date: Wed May 9 17:00:29 2018 +0000
Update MRC Release Notes and increment MRC build revision
Wed May 9 17:00:29 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a65462ec87d1f19487720d9b57cc5a480e2d6e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:55 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4119c9050de177a341f28d55bbe023266cd52e64
Original commit date: Tue May 8 17:54:01 2018 -0700
Change-Id: I936ef8287c9effaf06c9af898c0cfc95e8e505ef
[HSD-ES][client_platf][bug][1407122158][][ICL MRC][Memory corruption in LP4-2933]
Issue:
At 2933/G2 BIOS fails shortly after MRC, with memory corruption, using LPDDR4.
Root cause:
tRDRD_dr turnaround is too tight.
Solution:
Include tDQSCK rank-to-rank variance factor into the tRDRD_dr formula, and increase the guardband by 1 tCK.
Additional changes:
Control the following features using existing MrcSafeConfig parameter, to quickly isolate failures where MRC passes but full BIOS fails:
 - Relax TAT values
 - Disable CKE power down, Weaklock, Scrambler, periodic temperature reads
Hsd-es-id: 1407122158
Tracker-link: https://hsdes.intel.com/resource/1407122158
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 0cd79b398a80a4b83b185cdbe5ca053fe380276e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:50 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bc997cfaa46d754de65f2d5baf515def650428d2
Original commit date: Mon Apr 30 17:11:08 2018 +0800
Change-Id: I8e21f53138464c812f06e2f3ada8db21f6d1ccbc
[TCSS] Enable TCSS MSE+BME only when Kernel Debug patch enabled.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
IceLakePlatSamplePkg/Setup/DebugSetup.hfr
IceLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 1b47270b5c0c03a46fe72cfc724c518a7efdc931 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:50 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: aa26c21bef486efe25a40400257f9eec3da14be9
Original commit date: Wed May 9 15:57:55 2018 +0800
Change-Id: I2fe2b937c5314ca46a7ebfabaf3d0cb297c071a8
Update BIOS_ID to v2193_01

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 75cc9ed1e7b08f0be1c55d941b92865b715ad340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:49 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9a1dc3e1efc131ac89ed82a3b791d3882943f544
Original commit date: Wed May 9 18:02:59 2018 +0800
Change-Id: I74c4f6c2be7aad33ee913672a798a0a63e269c3e
[ICL] - Set VTd default enable - Take2
Keep VTD disabled for Simics environment to prevent boot to OS fail issue.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: a2e82b541e88378ecb86237c6d526e2e96629d84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:47 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: fc4d4c8f990c071e642c6365513cfcf654f9adb3
Original commit date: Wed May 9 16:55:01 2018 +0800
Change-Id: I07c11ea9aedc049a67eee20eafaac7c239819a49
[PCH] Revert "BIOS PCH Serial Io UART support Part 2 - Policy Changes"

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeFspPkg/Upd/FsptUpd.dsc
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.c
IceLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
IceLakePlatSamplePkg/Include/Library/I2cAccessLib.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.c
IceLakePlatSamplePkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.c
IceLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
IceLakePlatSamplePkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PssLib/PssLib.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesIcl.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.c
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.inf
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/I2cMasterCommonLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiI2cMasterLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiSerialIoInitLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIoUart.h
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h
IceLakeSiliconPkg/Pch/Library/BasePchSerialIoUartLibNull/BasePchSerialIoUartLibNull.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibCnl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibIcl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibInternal.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibSpiIcl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibUartIcl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibCnl.inf
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibIcl.inf
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeSiliconPkg/Pch/Library/Private/PeiI2cMasterLib/I2cMasterPei.c
IceLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: 34d5aa13c5a6931937c22a2f1c974ec5f40cc67e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cfc37070784aa28d3057df7ea86344ed4e4350a7
Original commit date: Wed Apr 11 14:47:10 2018 +0200
Change-Id: I0010e967363fef32922d13c132f52244a114c2cf
[PCH] SD card PWREN# work around
Integrated SD card controller won't respect
PWREN# invertion settings when controller is
put into D3. We work around this by changing
PWREN# GPIO pad ownership to GPIO controller
and driving the signal to inactive manually.
On D3 entry BIOS will reassign GPIO pad ownership
to SD controller after power gating is disabled.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 198b17997a340337b961bbf384c2d7f3a6343bd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7842a7645bc234dd143978e820a4862f3eab5d13
Original commit date: Wed May 9 00:07:49 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed May 9 00:07:49 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a5e82695455f1b6dbc4948c2f7ad78d5b1ed76bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 324621964d5c945ec0c1b71fe57279fde4a51b5e
Original commit date: Wed May 9 00:02:44 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed May 9 00:02:44 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e18acefe554a96625be6dbda330cb5cc785616f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 202f1f50895137307c0d92c396345ca124f6c312
Original commit date: Wed May 9 06:01:41 2018 +0000
Update MRC Release Notes and increment MRC build revision
Wed May 9 06:01:41 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71ba8c76cab41f3ac80663dfe6e359eed9f9077d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7cea0ada38e78503eef3aa3705f381661a2a1869
Original commit date: Mon May 7 18:17:00 2018 +0800
Change-Id: I9e104a1b16c329f484fa748f519dfe51f8036e58
[PCH] Ability is Needed to Pause and Resume Individual Periodic SMI Handlers
Add switch to control periodic timer smi enabling per handle basis, instead of clearing periodic SMI EN bit.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
IceLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
IceLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmPeriodicTimer.c

================================================================================ 
Commit: 7ffaf97491917824b5337e2423eedfe9f9a65e48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3e6976f53dbd1e23c272feb5c99d04df6f5750f3
Original commit date: Tue May 8 17:16:51 2018 +0800
Change-Id: Id2182fc008c54eae058c9f3d778bbf5d215315fe
IceLakePlatSamplePkg: Platform override clean up for LegacyBiosReverseThunkDxe
Description: Retired Xcode overrides and move necessary changes to ClientCommonPkg\Override since IntelFrameworkPkg is removed.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.asm
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.asm
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
IceLakePlatSamplePkg/Override/DoxygenRpOverride.h
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/PostBuild.sh

================================================================================ 
Commit: e85abab3ec119a13f232d66dca4b9e4617903da6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:31 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7d3f747de6e07bc81f7a48769054b14efcc02d8c
Original commit date: Thu May 3 16:20:18 2018 -0700
Change-Id: I73a3c6349a91043b8729a49271041052e136f332
[PCH] Bios Lock Enable and  Bios Enable InSMM_STS  bit are set to 0
Updated setup logic so that BIOS Lock Enable is set correctly and not overwritten.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 93f1e034d7c54f4b9503d0e9fd613b528c6c9bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:30 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0ee6c1f02ee6443eed663de8d0d91d7d4090f53f
Original commit date: Tue May 8 12:37:03 2018 -0700
Change-Id: I4269a7c8a03dd009c4e9027f7b6811406b237b2e
[HSD-ES][client_platf][bug][1407115068][][ICL MRC][Enable Command Voltage Centering for LP4]
Enable CMDVC step for LPDDR4.
PerMC case is no longer applicable for DDR4 and LPDDR4.
Hsd-es-id: 1407115068
Tracker-link: https://hsdes.intel.com/resource/1407115068
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/CpuRc32.mak

================================================================================ 
Commit: 373e8830e43402b80b3f4d92c27eec7077ca8ce8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:28 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 71514fb5592bdab54db82b18f0573f5cab4d9e5d
Original commit date: Tue May 8 21:02:19 2018 +0000
Update MRC Release Notes and increment MRC build revision
Tue May 8 21:02:19 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e60f1e5b5408b7437d4aaedbd44b17a5e6df88dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:24 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 71a2d5d0b8db5799bd5306efa29109a5bebf98bc
Original commit date: Tue May 8 11:58:13 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Tue May 8 11:58:13 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: f1c057f3a7a0b3c697ba05e27309bba7e56863a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:20 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 469369dc75c12787294608903c861a8959dae6b0
Original commit date: Sun May 6 18:42:32 2018 +0530
Change-Id: Ie3345c720be12e59055fcf5584782d3b3e6a16a3

Description: SG BIOS option should be removed/updated to new value as per latest update.
Resolution: SG related bios option and help text available in current implemented code was updated.
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkgConfig.dsc
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclSdsRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclURvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl
IceLakePlatSamplePkg/BasicBuild.bat
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
IceLakePlatSamplePkg/CodeCov.ini
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/PlatformPkgConfig.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/IceLakeSiliconPkgConfig.dsc
IceLakeSiliconPkg/SiInit/Pei/SiInit.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgDxe.dsc
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Pch/HgAcpiTablesPch.inf
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Pch/HgDgpuPch.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Pch/HgRpCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Pch/HgRpSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Peg/HgAcpiTables.inf
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Peg/HgDgpu.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Peg/HgSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/HybridGraphicsConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/VbiosDxeConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/HybridGraphicsInitLib.h
IceLakeSiliconPkg/SystemAgent/Include/Private/SaConfigHob.h
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
IceLakeSiliconPkg/SystemAgent/Include/SaAccess.h
IceLakeSiliconPkg/SystemAgent/Include/SaPolicyCommon.h
IceLakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiHybridGraphicsInitLib/PeiHybridGraphicsInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiHybridGraphicsInitLibNull/PeiHybridGraphicsInitLibNull.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiHybridGraphicsInitLibNull/PeiHybridGraphicsInitNull.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLibFsp.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PegDisableSteps.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/HybridGraphicsInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/HybridGraphicsInit.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: ec792458b8dc4a7880ccbe4ff70710fcecf9031e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:16 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ada310303d81468343d8547385e6b90f9cf6477b
Original commit date: Tue May 8 11:49:17 2018 +0530
Change-Id: I348078b91f605e75ad9175fdb8fba15c3a8d1a0a
[ICL] - Set VTd default enable
Set VT-d default enabled since most of boot blocking issue with VTd has been resolved and WSIV team gave a "GO" to enable it by default.
Hsd-es-id: 1505513780

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f6c6c4a3afdd5613d1b484f8de0db17b7e68ff37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:15 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 57115665fdff6d8daa0161c8bfcd3dd949d7445a
Original commit date: Mon Apr 30 09:51:31 2018 +0800
Change-Id: I2ab1ca6fa269cb83d383d6bde08eff86bd423d7e
[PCH] Re-org PCH FSP portion UPD for better grouping.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: cc21011c884371cc36b6e6ced3d66336372bfbae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5d0621735a9e010cadfe457c3efc285905cb324c
Original commit date: Mon May 7 22:32:55 2018 -0700
Change-Id: I9a3a4b8d6869617023c62b3f6b032522e4cf2953
[NO_HSD] Update TeamCity script and release notes / MRC version
Hsd-es-id: 0000000000
Tracker-link: https://hsdes.intel.com/resource/0000000000
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb87707b9f5db19091de69270fb00d383bc08001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 099baf1c988846e74dc2701915c12271d5d9d417
Original commit date: Tue May 8 00:08:21 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue May 8 00:08:21 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f5c7928503c837359edd2db25b4d8f30d627e19e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6499e4bd03858dc13698d68c59e3fc105b762812
Original commit date: Tue May 8 00:03:47 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue May 8 00:03:47 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2ad32e6c5b78f820013a08f303deb2b1c20bed02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8053ccbd1d69107bf48ad8c1862a25dd9a149416
Original commit date: Tue May 8 11:47:42 2018 +0800
Change-Id: I61ea2898337575d67ae31bd4937d68ff6a421e7b
[PCH] Revert "Separate PMC programming in Pch.asl to separate file and cleanup platform code usage of PMC interfaces"

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pcr.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 328de2f2c03a96a49fc6027548de2c2dbc491096 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:25:00 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: df2ac51d1859eb7f6bce6370ce39955003c9b4f0
Original commit date: Mon May 7 23:50:48 2018 +0000
Update MRC Release Notes and increment MRC build revision
Mon May 7 23:50:48 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 103f8bb43e156236edfe88103dae0c1a9cc444fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:57 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8eedb8c37e1806fef992c6d2e94b66ea70009981
Original commit date: Mon May 7 22:39:41 2018 +0000
Update MRC Release Notes and increment MRC build revision
Mon May 7 22:39:41 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e11a2ccb40ab089f884782bc9ba3265125802a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:56 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: eec219d7021ef8f790f5e2690db6b6d47e4c9701
Original commit date: Thu May 3 14:09:17 2018 -0700
Change-Id: Ia10feb826d1715291dfcf5f9ea56b06e15ff175b

Description: 2LM: Enable Memory remap support for 2LM
Resolution: Far Memory Host controlls has register to program Far Memory TOLUD,
            RemapBase and RemapLimit values. Code has been added to get the remap values
            from MRC MemoryMap data structure and programmed in FMHC registers.
Impacted Platform: ICL-R

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 79d07351ef661c1db7ac8ed6d12513bb6e4d0f4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:55 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e8e13df98a663334feabdea27f03822c987de91c
Original commit date: Mon Apr 16 13:17:09 2018 -0700
Change-Id: I3d0ceec9577f47d1f95a2a4c9f623b90cfd0c4e7
[PCH] Add PTM hierarchy settings for PCIe root port requested for IOTG segment products.
Added programming for PTM host, switch, and endpoint devices to support PTM hierarchy.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Include/PcieRegs.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c

================================================================================ 
Commit: be9f65536941027c5f6bbb0bd1868bd63605c6c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:54 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9d1ee4d077d06cff4719d843f33945a721db6b2b
Original commit date: Mon May 7 20:55:01 2018 +0000
Update MRC Release Notes and increment MRC build revision
Mon May 7 20:55:01 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa9b53ee02f00d1dbe1a7ac1f8df4fecd95952c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:53 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5092d74cb6b4205f0e6629882fef53a2b258a869
Original commit date: Mon May 7 20:40:05 2018 +0000
Update MRC Release Notes and increment MRC build revision
Mon May 7 20:40:05 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09601b89679076cb02205b3af7537fd53df87b2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:51 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 190cbcb7db5b1872b3287d00242dfaeee65f5224
Original commit date: Mon May 7 18:44:18 2018 +0000
Update MRC Release Notes and increment MRC build revision
Mon May 7 18:44:18 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 446c261259070d622845e5f0a652cd9e6560c64d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:45 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 47e7a879bc930a12bddb63096ead48b0dab6cf5a
Original commit date: Tue Apr 24 11:18:54 2018 +0200
Change-Id: I92d83d19ff60b1a0398e41eb56c4cecdbc3c23a2
[PCH] Separate PMC programming in Pch.asl to separate file and cleanup platform code usage of PMC interfaces
Move IPC and PCR programming to new files and remove overwritten IPC function in Platform code.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pcr.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 6b29657c0d943b24f7b54866a6e281473a106eee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 924b8d61130a45253c1934b2f46c078129ecb8e3
Original commit date: Mon May 7 00:13:11 2018 -0700
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 7 00:13:11 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1cfcaedfad6d6e7adf2d3b01739e8457f77e43f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ba7d36cc5a9f67bfb63163d75b98100d4b39c3bf
Original commit date: Mon May 7 00:08:39 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon May 7 00:08:39 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3c6626eba475488fe784e3cd9a5b05b5bb587cbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a514916c7f664815c6be7f18d14906464f18d067
Original commit date: Mon May 7 00:06:07 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon May 7 00:06:07 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 106df23ae4289c3d88885fc621d4b99cd824f2a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:40 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Correcting  PCI DEVICE number for differentiating between B0 and B1 Step of ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: afec7e83d868cc6b996b6d6a41fd55a58f865af6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f6eef2ff7a5e259fdbc02959985f7c6bb3235ba2
Original commit date: Mon May 7 13:41:22 2018 +0800
Change-Id: I1918327d1d6fc34f844bd2f07faa11f31454b4ac
[PM][ICL-Y42][GT][GT0] Using reset tab in bios side causes hang with PC 9b00 with only WWAN connected - part#2
Currently EC cannot support 6-bit board ID. Removing BoardIdIclUDdr4Erb as workaround for ICH-H simics issue.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 2a1dd0b136f4f3ee7402edb9aa4f27b57c71de80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 82d7fb1c0b49ccf87ba29c6494b79cbd38da8e9e
Original commit date: Sun May 6 12:15:34 2018 -0700
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Sun May 6 12:15:34 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: 5c89f4f28d0e16b3d47a7db9efcc8548be7d1bd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5bf1f08f7c31555ee9f3a5f4b90da208817c96eb
Original commit date: Sun May 6 11:58:31 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Sun May 6 11:58:31 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 9d5fbdb58113907d4719354a3420940222dbfab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ca1f260c70d4f8e89ce5b9948b1b626a75113331
Original commit date: Sun May 6 00:07:52 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun May 6 00:07:52 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9df52281a7d509d75ea0eb403fad189eb9968cd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:31 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 55c506da8eb87e181361cf4c413d8ec9dae190cc
Original commit date: Sun May 6 00:02:52 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun May 6 00:02:52 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 30f0499c93a7153385d694830d60582a577723f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:29 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: dffe8fe93ef050efd4f1e3905a0adf3e8abc528a
Original commit date: Sat May 5 17:08:18 2018 -0700
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space
Sat May 5 17:08:18 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreS.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryM.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFsp.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFspApiChk.c
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/Setup/CpuSetup.uni
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SwitchableGraphicsInit.c
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: 72de965a5447d6988523673e2134d2c768281f23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:27 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ba32abbaa0c56d094dc29ecefa6128e2dd000e36
Original commit date: Sat May 5 11:58:42 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Sat May 5 11:58:42 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspBinPkg/Include/FsptUpd.h

================================================================================ 
Commit: 3acf8310a42a052f56a87a737ab3bee1d3bc93df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 25efd2787218f65d401cffafb15e987a7fcbdf71
Original commit date: Sat May 5 00:07:33 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat May 5 00:07:33 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5e9eeb004f8101a4d44522a140c3333742a90509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:25 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bdcd0b1a89497c330a71251e27630c68f74ef035
Original commit date: Sat May 5 00:04:00 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat May 5 00:04:00 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0953c2aa074f182790ec3b94d7b72924092ab212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:20 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Revert "Title: Clean up the NVS usage from CPU Pei modules"
This change doesn't allow processors to enter into deep C-states.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
IceLakeSiliconPkg/Cpu/Include/Private/CpuInitDataHob.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/Thermal.c

================================================================================ 
Commit: 57c80f7da51a9885dd7ab5842f04f7424ff2b71e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:18 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b3e845a52ad29cefe87b7b92c2c63210cd09d92c
Original commit date: Tue Apr 24 17:12:43 2018 -0700
Change-Id: I62d589534caebbfacf3640060175093e03dfc88d
[PCH] BIOS PCH Serial Io UART support Part 2 - Policy Changes
COM Port Support, new _DSM for UART, I2C/UART IP divided

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeFspPkg/Upd/FsptUpd.dsc
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.c
IceLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
IceLakePlatSamplePkg/Include/Library/I2cAccessLib.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.c
IceLakePlatSamplePkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.c
IceLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
IceLakePlatSamplePkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PssLib/PssLib.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesIcl.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.c
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.inf
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/I2cMasterCommonLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiI2cMasterLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiSerialIoInitLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIoUart.h
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h
IceLakeSiliconPkg/Pch/Library/BasePchSerialIoUartLibNull/BasePchSerialIoUartLibNull.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibCnl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibIcl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibIcl.inf
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibInternal.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiI2cMasterLib/I2cMasterPei.c
IceLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: 78c9a3673334c3282e86659521edc621df159766 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 44b201964088026ce98368a9f728032b497e2fac
Original commit date: Tue Apr 24 17:43:49 2018 +0200
Change-Id: I06f11fc50dad89de659c1bc6e497b5503b64071b
[MEBx] After connect and disconnect FDO jumper there is no CTRL+P.  Recovery: Clear CMOS
To this moment, Amt and Asf policies have been disabled when ME image was other than corporate.
Added ME Mode state check to that condition.
Hsd-es-id: 1305675945
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: f54bd20b3e6382988430ee7caf9109e72bc6aa06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cc5b2f0ad96ac7e9ac18191c9c2d742aa477a666
Original commit date: Fri May 4 12:38:05 2018 +0200
Change-Id: I28d68c676d547fcc58a9ec2ebc3de114c97192d7
Remove ExtConfig.dsc files from platform and FSP
PlatformPkgExtConfig.dsc and FspPkgExtConfig.dsc are
generated entirely during build time. There is no reason to keep
those files in git.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/BuildFv.sh
IceLakeFspPkg/IceLakeFspPkgExtConfig.dsc
IceLakePlatSamplePkg/PlatformPkgExtConfig.dsc

================================================================================ 
Commit: 21510204b82eb221d15b46b5a26dea9fa28dd2a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:06 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 30f21d44b1859fed0c8348c11b7523027470234f
Original commit date: Thu May 3 14:53:18 2018 +0800
Change-Id: Ice0c2259ac8d6ccbab682fde670d2d8a80e63b20
IceLakeFspPkg: FSP should not  modify IDT and let boot loader to initialize it.
Copy all IDT data into FSP address and change IDT base address to FSP

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/Override/DoxygenFspOverride.h
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreS.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreT.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryCommon.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryM.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryS.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryT.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspHelper.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/InitializeFpu.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/MicrocodeLoadNasm.inc
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/SaveRestoreSseNasm.inc
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/Stack.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFsp.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFsp.h
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFspApiChk.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.h
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Bin/ResetVec.ia32.raw
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Build.py
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Ia16/ResetVec.asm16
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/ResetVectorCode.asm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Tools/FixupForRawSection.py

================================================================================ 
Commit: 9dbbab16b033acce0d48a9a4045a1e837a8c2006 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: fa243c06243451e82583f350935614f0cd876efb
Original commit date: Fri May 4 00:12:23 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri May 4 00:12:23 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d7cb327317075fd24a2bbb70689845e222235a7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b9a0090ceb468cdbfa358486923dc67b95a63c23
Original commit date: Fri Apr 27 21:23:53 2018 +0800
Change-Id: Iae651ac4edb37dd266fa149a05a4030304c25e33
ClientCommonPkg: Common packages overide clean up/sync up for BP1510
Sync BP1510 Formal core to ClientCommonPkg and ClientSiliconPkg
Hsd-es-id: 1504805677

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.h
ClientCommonPkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruHci.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/ComponentName.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Driver.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Driver.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4DxeExtra.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Impl.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Impl.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Io.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Io.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Option.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Option.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/ComponentName.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Common.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Common.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2.vfr
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2Impl.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2Impl.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2Nv.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2Nv.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Driver.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Driver.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4DxeExtra.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4DxeStrings.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Icmp.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Icmp.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4If.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4If.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Igmp.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Igmp.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Impl.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Impl.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Input.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Input.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4NvData.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Option.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Option.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Output.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Output.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Route.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Route.h
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/ComponentName.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Driver.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Driver.h
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.uni
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6DxeExtra.uni
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Impl.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Impl.h
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Io.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Io.h
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Utility.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Utility.h
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.inf
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/Ifconfig.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/Ping.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.h
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.inf
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.uni
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/Ifconfig6.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/Ping6.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/UefiShellNetwork2CommandsLib.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/UefiShellNetwork2CommandsLib.h
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/UefiShellNetwork2CommandsLib.inf
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/UefiShellNetwork2CommandsLib.uni
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/MpService.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
ClientSiliconPkg/Override/BaseTools/Source/Python/Common/Misc.py
ClientSiliconPkg/Override/BaseTools/Source/Python/GenPatchPcdTable/GenPatchPcdTable.py
ClientSiliconPkg/Override/BaseTools/Source/Python/Rsa2048Sha256Sign/Rsa2048Sha256Sign.py
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/IntelFsp2Pkg/Tools/GenCfgOpt.py
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Hob/Hob.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Memory/MemoryServices.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Ppi/Ppi.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Reset/Reset.c
ClientSiliconPkg/Override/MdePkg/Library/BaseUefiDecompressLib/BaseUefiDecompressLib.c
ClientSiliconPkg/Override/NetworkPkg/IScsiDxe/IScsiDhcp.c
ClientSiliconPkg/Override/NetworkPkg/IScsiDxe/IScsiExtScsiPassThru.c
IceLakePlatSamplePkg/BuildIafw.sh

================================================================================ 
Commit: 8534c59f86e883498da6ebe17dc88de066fd9504 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:24:01 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4a896d430ab7dbb1951c826848b183cce52086af
Original commit date: Fri May 4 00:03:16 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri May 4 00:03:16 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 12fc2b14305622aff20fa34f1d4d0b58fa30efde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:56 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d099688232bcd811ae36d9349d888e6fe18da85e
Original commit date: Fri May 4 00:00:27 2018 +0000
Update MRC Release Notes and increment MRC build revision
Fri May 4 00:00:27 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 954aacb861239545efc50fb375a8d929e8a9279d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:55 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 70654e8675820096843208f69c65fd158883bec2
Original commit date: Thu May 3 16:42:24 2018 -0700
Change-Id: I643cfde5008aa88d8b013eea5f3273e307d2ba7e
Package/Module: Test Check in for TeamCity
Hsd-es-id: 1111111111
Tracker-link: https://hsdes.intel.com/resource/1111111111
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6420a36735da6a22d894bb5fe73ca43be71d2ff2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:53 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 444502daaf7128e42ace6a8ae549197abb3e27f2
Original commit date: Thu May 3 23:16:00 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 3 23:16:00 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4b9d6a8ded1e5533efd4d7ce733ab09e1fc1c883 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:52 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 950112a86c63620eb4629b7fdb780f47b0db9fd5
Original commit date: Thu May 3 16:36:33 2018 +0300
Change-Id: I0301f984fd97cbd50241813c6ba46db7a4ac3429
[ICL][MRC] mrc should enable dq/dqs retraining by default for B step and above
Request:
retraining with latest MRC changes for retraining/byte mode works,
MRC should enable it by default in both minibios and fullbios
Change:
Update DqDqsRetraining to be enable in BIOS setup option, feature was Cancelled or ICL A0.
Change also in MrcSetup for feature enable in MiniBios
Hsd-es-id: 1305697826
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305697826
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: c02df3d9facba989771eced41ddc049b56afbfda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:50 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c41ed940e7731b5c5989061f6eb0a6d1461d87de
Original commit date: Thu May 3 22:18:30 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 3 22:18:30 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0e41dede594a49d553372ccb5a2a92ff94a14b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:47 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c996287fae354b7e1cd81c830cfcd172cc87248a
Original commit date: Thu May 3 21:29:51 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 3 21:29:51 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d02848dfe96d0c0e927e95a21660c3b852f5c2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:46 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2d9cc09f1ec36f04cb3715354cfe56db89e85714
Original commit date: Thu May 3 21:17:35 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 3 21:17:35 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73634a34af53abfb8949b0b89b0872d5bb0af0c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:45 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d0a59186b111b3977efac1b3d63c91043a28436a
Original commit date: Thu May 3 13:55:10 2018 -0700
Change-Id: I7e371c6b9cb994aac867b5bc0766f90012d4d22e
[NO_HSD] Update MRC version and Add2ReleaseNotesGit.bat
Hsd-es-id: 1111111111
Tracker-link: https://hsdes.intel.com/resource/1111111111
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8d179d8ffc32cee9708c213a1485da9c824b0df7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7703fb2ec9b2debea12f2b3da5dd1f27a28534b1
Original commit date: Thu May 3 18:44:50 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 3 18:44:50 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb46e18f63bb51d03902c03e0ccb5332204866aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3286dbfb3e10b9059edcda02648e1b163d6a44f0
Original commit date: Thu May 3 18:42:19 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 3 18:42:19 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc1948b996f79bc9eac6a1d1d4b26d283e1b01ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6befd42317e937c6b63bfd1beba70e7b10815344
Original commit date: Mon Apr 30 22:19:59 2018 -0700
Change-Id: I048b8c98f1a48108ce54936c31a0252b7d826d7b
[PCH] RefCode need to fix UART2 GPIO pin native config for different PCH sku

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: eb194821fbad5b2928b5156a36e957a800ea697e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4bf398f88530f09ab01bac033bc5495b905697bb
Original commit date: Thu May 3 11:23:22 2018 -0700
Change-Id: I2c2772562d3da06680f7d7336197c8e96b6b2131
[NO_HSD] Update MRC version
Hsd-es-id: 0000000000
Tracker-link: https://hsdes.intel.com/resource/0000000000
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5d88c48c7f593ab4358b259c2005579450b36d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 55dbfa7bdba009b14ba52027d2748fa04f209f39
Original commit date: Thu May 3 17:38:36 2018 +0000
Update MRC Release Notes and increment MRC build revision
Thu May 3 17:38:36 2018 +0000

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7d9f3dd9c4029eee0403e6dd8bdb68c12c2f7ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3b1ec12f0fc83f380eb865c28c6606090044d172
Original commit date: Wed May 2 22:07:28 2018 -0700
Change-Id: I7f8b6a950e08805df416e0814d2ea88fbd6ffe79
[HSD-ES][client_platf][bug][2203213340][][ICL MRC][Add missing tWR values to BIOS setup]
LP4X Byte Mode devices have new tWR values that are missing in BIOS Setup.
This causes ASSERT in VarCheckHiiVariable (OneOf mismatch).
Additional change: modified TC script to auto-increment MRC build revision.
Hsd-es-id: 2203213340
Tracker-link: https://hsdes.intel.com/resource/2203213340
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/OverClockSetup.hfr
IceLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 51f8f3fec4653457d5a89e5b64165d9a14f7c074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 63ac2af3f14ed6d069f571b9c12ec0d3877de2a9
Original commit date: Thu May 3 14:43:09 2018 +0530
Change-Id: Ied8a457a1d8aa5bfa3aa1655d5d6875391ed2d97
SMBIOS - clean unused code in IceLakePlatSamplePkg\Features\Smbios\SmbiosMiscDxe
The unused code in SmbiosMiscDxe need to be cleaned.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscBaseBoardManufacturerData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscBaseBoardManufacturerFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscBiosVendorData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscBiosVendorFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscBootInformationData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscBootInformationFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscChassisManufacturerData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscChassisManufacturerFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscCoolingDeviceData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscCoolingDeviceFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscNumberOfInstallableLanguagesData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscNumberOfInstallableLanguagesFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscOemType0x88Data.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscOemType0x88Function.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscOnBoardDeviceData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscOnBoardDeviceExtendedData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscOnBoardDeviceExtendedFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscOnBoardDeviceFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscPortInternalConnectorDesignatorData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscPortInternalConnectorDesignatorFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscPortableBatteryData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscPortableBatteryFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemManufacturerData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemManufacturerFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOptionStringData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOptionStringFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOther.uni
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOtherData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOtherFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemPowerSupplyData.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemPowerSupplyFunction.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMisc.h
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDataTable.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
IceLakePlatSamplePkg/Features/Smbios/SystemSlotInfoDxe/SystemSlotInfoDxe.c
IceLakePlatSamplePkg/Features/Smbios/SystemSlotInfoDxe/SystemSlotInfoDxe.h
IceLakePlatSamplePkg/Features/Smbios/SystemSlotInfoDxe/SystemSlotInfoDxe.inf

================================================================================ 
Commit: 9fbb886707133756c6e5ef2b1647d6f1b94d89b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6a4c6450818a29715b18f628113f662db5dba85e
Original commit date: Wed May 2 13:31:42 2018 +0800
Change-Id: Ief366e4e8ffa6e49bff76ecc0907f9a3cd59e6a3
[PM][ICL-Y42][GT][GT0] Using reset tab in bios side causes hang with PC 9b00 with only WWAN connected
Adding the boards below to enable ICL-Y WWAN.
BoardIdIclYLp4Type4
BoardIdIclYLp4Type4Tlc
BoardIdIclYLp4PnpType4
BoardIdIclYLp4PnpType4Tlc
BoardIdIclYRvpC

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclYRvpC.h

================================================================================ 
Commit: 0af9d1f88e8b573fbb47df685702ce0671dc30d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1287ac35744b48e448922a7ea12bac528446bb0f
Original commit date: Thu May 3 00:07:50 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu May 3 00:07:50 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 595d5149229848fcaf4a539f3f9b306c01678e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6c9a51985ce3fef56f94f805b2382bcba1b9def3
Original commit date: Thu May 3 00:02:39 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu May 3 00:02:39 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f40ea39077a2c077632ceb8e19d6f8b3e29ce18f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:31 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4e80d31682462bd443f6e7ae10ab9168aebc2c64
Original commit date: Wed Apr 25 11:59:41 2018 +0530
Change-Id: I171b9bc45699bdad937347c90c37d5c0be6f270e

Description: Set default for System Agent / Select PCIE Card to PEG Eval.
Resolution: For RTD3, no option such as PcieCarDSelect requires instead we can have common flow between HG and RTD3.
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SwitchableGraphicsInit.c

================================================================================ 
Commit: 45381620e9bae6a8ef67ab650443a1956cd788aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:22 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4d90c7a2b38e77464a71c3f63644956b9d6c9bf6
Original commit date: Tue Mar 27 13:31:28 2018 -0700
Change-Id: If23d6552596faab73757d83509c2ac87470e6121
[LP4X] System not booting after enabling Bios Guard - Merging from CNL/CFL
SAF Mode + BIOS Guard is not POR. Add logic to disable BIOS Guard when SAF Mode is activated.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/CpuSetup.uni
IceLakePlatSamplePkg/Setup/UqiList.uni

================================================================================ 
Commit: 78e3ac91badaaf052f2e16713235aebb6a786520 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:19 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d5699e08b9fadee740a86d4cb67e53df234a2651
Original commit date: Wed May 2 11:20:40 2018 -0700
Change-Id: I61a01af6ae2d26b6f9bc7d3698dc9e28911c60d5
ICL BIOS ID minor version update.
BIOS ID change from 2183.00 to 2183.01
Hsd-es-id: <No-HSD>

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1da6cf28d1cb8c1a7db18f05840c157f63a74880 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:18 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ee962cc1349d870745e5990586293b9cce3f0533
Original commit date: Wed May 2 12:09:15 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Wed May 2 12:09:15 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: f16fffe1f4010cbd7b8b62e27a895ce94aab698a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:16 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b711cf677130860623c0d351d56cd3c73f4e1ccc
Original commit date: Wed May 2 14:03:10 2018 +0300
Change-Id: Ia2b98e402b6a1ee1a4522122e2638715c94d9e8b
IceLakeSiliconPkg: [ICL][MRC] ICL-H Simics ASSERT issue due to the SAGV code change
Issue: Sagv was Opened by default on ICL-H
Root Cause: bug fixed
Change:
Close Sagv on ICL-H
Hsd-es-id: 2203126677
Tracker-link: https://hsdes.intel.com/appstore/article/#/2203126677
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Hsd-es-id: <HSD-ES bug id>
Tracker-link: <http link to related tracker>
Attestation-link: <link to attestation statement>

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 3287a3e465b5b2123ce427fd21a406510f7af74f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:14 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b5da988648b085372571d0ee5066c274aad69b40
Original commit date: Wed May 2 19:33:42 2018 +0530
Change-Id: Ia18bad5bacc18110ca9f063a201cff99983d37c3
Need to change SGX default value in BIOS from disable to software control for ICL-B Step units
kept Sgx Disabled by default for A step and software controlled for B step

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 5c8da61d6b03f9aa64f9fa252b44f88f38eedc49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1c024e47ee9baabc23a16df5ffe2feed30a5c59c
Original commit date: Tue May 1 09:41:12 2018 -0700
Change-Id: Ib6165a20e3db52170ccf4f6b5f6ba11bc22fe662
IceLakePlatSamplePkg: Long delay observed while resuming from S4 State
Revert "IceLakePlatSamplePkg: BIOS DCN for SSP4 NHLT table update & GPIO settings update"
This reverts commit d394f340a2875927d9517d63b39800a94b014526.
Hsd-es-id: 2202901280

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1078150962bba3f11c66775ed59295bdd991ac61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:08 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Request to disable Core HT in BIOS
Disabling HT for A step and BO directly in the policies

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/CpuSetup.uni
IceLakePlatSamplePkg/Setup/Setup.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: f81a2a9e83d3779691b283638a83c5322aa32ca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:06 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f1ae4b880c2dfe17a85eabfdb696585182e5779a
Original commit date: Mon Apr 30 16:31:33 2018 +0300
Change-Id: Ib3e2151874106f9460a34dad47e3141c31db0336
[HSD-ES][client_platf][bug][1806097707][ICL-U42][Warm_reset] LP4 system fail in SW mem test after warm reset with SAGV enabled
Request:
system fail SW mem test after doing warm reset with SAGV enabled .
failure happen in LP4 system only , DDR4 looks working fine.
Change:
miss save and restore few CR's
Paro allraedy checkedin in MRC ver 0.3.37
few updates are here.
Hsd-es-id: 1806097707
Tracker-link: https://hsdes.intel.com/appstore/article/#/1806097707
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d307c491bb8123e7d3febb42b1b29d1e86a4e4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c371c44b34f84c0709336b61796bda44d10274ed
Original commit date: Wed May 2 00:08:22 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed May 2 00:08:22 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: eb1941dc5b00c34af6d2d16f1208f536a7d5f4a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 559b4ce710f9f4839b50495b93d403611d94c728
Original commit date: Wed May 2 00:02:55 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed May 2 00:02:55 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ad39b5ffa1acd87ba4634a7f86a1e04ad75e8a10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:23:02 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] CPU/core CrashLog is not disabled when CrashLog feature is disabled in BIOS SETUP
Disable CPU core/uncore Crashlog feature at early phase for CPU stepping A0/A2 and re-enable it according to SETUP option.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
IceLakeSiliconPkg/Cpu/Include/CpuRegs.h
IceLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
IceLakeSiliconPkg/Cpu/Include/Private/Library/CpuCommonLib.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
IceLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.inc
IceLakeSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.nasm

================================================================================ 
Commit: c019ee080815c9f6feb72ddc52df6bd954d24dec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:59 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 23d246868a577e3acdfceefb99749d0958b26f84
Original commit date: Mon Apr 30 17:39:11 2018 -0700
Change-Id: Idcafaab0afacc8badc1c7edef031897d5acdbe32
[HSD-ES][client_platf][bug][1407074315][][ICL MRC][Enable Read Voltage Centering for LPDDR4]
Enable Read Voltage Centering for LPDDR4.
Limit the range to [-62..62] to avoid issues at the end of the range.
Additional change:
 - Disable SAGV for A-step

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 3656e99adecfcfb9fc9df93facc946ed0a9e5faf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:57 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 006b634fb294e24fc680870e9713d00ced7c7eb1
Original commit date: Fri Apr 27 15:19:29 2018 +0800
Change-Id: I9940d642fe5ea2b3c1c770e5e20b3f35710be436
USB Keyboard is still working in PS/2 console with fast boot enabled  and PS/2 serial console enabled with COM port support.
Disable COM port devices if fast boot supported.
Hsd-es-id: 1604785524

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 4a3b6fed943cccb7794613b8cb0297d34e0c5b11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:56 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c12c6b5f45ab962b989b933ad88270ae04786e41
Original commit date: Fri Apr 20 16:54:00 2018 +0800
Change-Id: Ied9a54bec4647eaa82d18eaf4b143d3129ea7328
CryptoPkg/TlsLib: Sync-up the updates for TLS CipherList handling
EDKII community contributed some updates about TLS cipher list
handling in TlsLib. Sync-up these updates into CryptoPkg:
* ecfd37ba1bfe0aacfd4c234013a8aa77811f8b80
  CryptoPkg/TlsLib: replace TlsGetCipherString() with TlsGetCipherMapping()
* 5eadb54e26e239429e8b4fe18897781f2321738a
  CryptoPkg/TlsLib: use binary search in the TlsGetCipherMapping() function
* 96015d5fc51f6c81902a212662c73b512b0c8535
  CryptoPkg/TlsLib: pre-compute OpensslCipherLength in TlsCipherMappingTable
* a347b0897384a2af6605bdd19a7740972b73f1e7
  CryptoPkg/TlsLib: sanitize lib classes in internal header and INF
* 2167c7f7a55b9964912d08aae71879357101ace1
  CryptoPkg/TlsLib: rewrite TlsSetCipherList()

-------------------------------------------------------------------------------- 
[Changed Files]
CryptoPkg/Include/Library/TlsLib.h
CryptoPkg/Library/TlsLib/InternalTlsLib.h
CryptoPkg/Library/TlsLib/TlsConfig.c
CryptoPkg/Library/TlsLib/TlsLib.inf

================================================================================ 
Commit: 1780ff9838a5ab24c48395fb38e0284a67790d16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:55 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 78582dcf2a8c149261650f9f5cbb46f725c66dba
Original commit date: Mon Apr 23 16:39:55 2018 +0800
Change-Id: I1fa68e86e27811d2cd0a5e370005041f1d04117a
CryptoPkg/OpensslLib: Update OpenSSL version to 1.1.0h
Update OpenSSL version to 1.1.0h release (27-Mar-2018) to include the
fix for CVE-2018-0739 issue (Handling of crafted recursive ASN.1
structures can cause a stack overflow and resulting denial of service,
Refer to https://www.openssl.org/news/secadv/20180327.txt for more
information).

-------------------------------------------------------------------------------- 
[Changed Files]
CryptoPkg/Library/OpensslLib/OpenSSL-HOWTO.txt
CryptoPkg/Library/OpensslLib/openssl/test/fatalerrtest.c
CryptoPkg/Library/OpensslLib/openssl/test/ocspapitest.c
CryptoPkg/Library/OpensslLib/openssl/test/recipes/80-test_ocsp_data/cert.pem
CryptoPkg/Library/OpensslLib/openssl/test/recipes/80-test_ocsp_data/key.pem
CryptoPkg/Library/OpensslLib/openssl/test/recipes/90-test_fatalerr.t
CryptoPkg/Library/OpensslLib/openssl/util/perl/OpenSSL/Glob.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/OpenSSL/Test.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/OpenSSL/Test/Simple.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/OpenSSL/Test/Utils.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/TLSProxy/ClientHello.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/TLSProxy/Message.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/TLSProxy/NewSessionTicket.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/TLSProxy/Proxy.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/TLSProxy/Record.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/TLSProxy/ServerHello.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/TLSProxy/ServerKeyExchange.pm
CryptoPkg/Library/OpensslLib/openssl/util/perl/with_fallback.pm

================================================================================ 
Commit: ed03ba24084a3f67117980b00ad973152dd851e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:48 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 22766a307e0da198c493681e3e17d92bc5257537
Original commit date: Tue May 1 11:29:00 2018 -0700
Change-Id: Ib627ca67275966dc986f2d099d8d87fb1b1d7c5e
This reverts commit 5b7b517e1fac195b7ef4459196d9af28cce6f7ec.
This reverts commit f4c2950a8b8f38f8440a21d73d1f7ebe43afdb9b

Description: Revert "Updates to Fix for issue KC reports Intel Ref. code: ACPI warnings and Remarks" and Revert "Fix for issue KC reports Intel Ref. code: ACPI warnings and Remarks"
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl

================================================================================ 
Commit: fc8bd4e853d91d44dee9860b17f43f68d6d08b21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:47 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Clean up the NVS usage from CPU Pei modules
There are some NVS usage in CPU Pei moduels, looks it's for coding convenience, however for the code size concern for FSP we should not do it anymore.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
IceLakeSiliconPkg/Cpu/Include/Private/CpuInitDataHob.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/Thermal.c

================================================================================ 
Commit: 5a1b31d34b08c05cc33634d8eef419d07d408f60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:46 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7b1d0ba2e1ffedf834461f80617572539e031054
Original commit date: Tue May 1 11:59:07 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Tue May 1 11:59:07 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: bacfde8d720900aaf26810cd3404b7ec80c8fade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 18d29d4a1d776d41aed04c0c3fcb55b53e98ca46
Original commit date: Wed Apr 25 09:50:26 2018 -0700
Change-Id: I367f73c1d5e2aae74a2905b05bfd8c6692a9cbc8
[PCH] Bios reset at PC 9E06 when Skip System Reset setup option is enabled
Ensure SiScheduleReset is skipped when "Skip System Resets" knob is set.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeSiliconPkg/Me/MePlatformReset/RuntimeDxe/MePlatformReset.c
IceLakeSiliconPkg/Me/MePlatformReset/RuntimeDxe/MePlatformReset.inf
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Library/PeiPchResetLib/PchReset.c
IceLakeSiliconPkg/Pch/Library/PeiPchResetLib/PeiPchResetLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.inf

================================================================================ 
Commit: 95f4f93976853d6bf5faac2fd873c8b9d8e2567e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a95a93dd3a8eb108c3b8a71e1a09a72c96617588
Original commit date: Tue May 1 00:08:25 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue May 1 00:08:25 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f7be19cc06116d69169585d1685b9f14e3bcaf22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 98aa75d92e192e6d649e33f2c2b80ed4009dc33d
Original commit date: Tue May 1 00:02:59 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue May 1 00:02:59 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4488dab50bb4666e81e45ffb75c1f82070e279cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 727318522c3fec6c0b7ff96c4d50dc92d3cb874d
Original commit date: Mon Apr 30 17:51:06 2018 -0700
Change-Id: I2b71dd330a5864724a4a84aa9e76ee969095b637

Description: SA Device ID missing in ICL BIOS reference code for ICL YN.
Resolution: Added SA DID definations and assigned to correct cputype for YN.
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeSiliconPkg/SystemAgent/Include/SaAccess.h

================================================================================ 
Commit: 39f6ade2e4a61b939ae36ebd225a1205fbdf4f72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 82f6069a4128573c9053cf06ce95b066ffbc98b0
Original commit date: Mon Apr 30 13:48:54 2018 -0700
Change-Id: I4f936a7be5582716ba7e2697bb897559db562d92
IceLakePlatSamplePackage: DropShipRestricted - Always decompress FVMAIN2 when DropShip boot
Add a check in DecompressFvMain2Dxe to ensure that the FV is always decompressed when it
is a DropShip boot so that the PBA can always be found and launched.
Hsd-es-id: 2203093759

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
IceLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.inf

================================================================================ 
Commit: 7450167cdb586aebe7d9422f0b7b85445b1e1a9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3d7b9c05d2d728efee867266bc104d441356f369
Original commit date: Wed Apr 11 17:14:25 2018 +0300
Change-Id: I6fe0fb0176bbaffdfdae5101f4fc5f747f41a784
IceLakeSiliconPkg: [ICL][MRC] enable SAGV by default for B step and above
Issue: Sagv was closed inA0 do to PCODE bug
Root Cause: bug fixed
Change:
MRC should enable SAGV by default for B step and above by using those frequencies:
low  - 2133 G2
mid  - 2667 G2
High - 2133 G1
Checked on DDR4/LPDDR4 ICL B0
Hsd-es-id: 1305698327
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305698327
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 8ab1a4ab32c254dfd6617fc3bcf981708efbca9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: be0aff8d93f9b5b14be24054024a412f6510fb75
Original commit date: Thu Apr 26 16:32:35 2018 -0700
Change-Id: I655c6ca69a93df4ee0dbe82f74348b46b1987da8
[CPU] Nifty Rock: PPAM_META_PROPERTY_BITMAP returned Properties
    Its a new requirement that has been found late.
	From SunnyCove CPU core, lock bit (bit10) has been introduced to lock SMRR, SMRR2 MTRRs.
	The existance of this lock bit is represented by Bit14 of Platform_Info MSR.
	As a resolution, code has been added to check for lock bit existence and program the
	SMRR and SMRR2 lock bit.
	This feature is applicable only to vPro silicons.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: 7bf4302f880f2a8ba4b3b39526adfa1d5390a817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:28 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: de39bd6c61b806e0d1f1b13e0bb5f693ccab7aec
Original commit date: Mon Apr 30 12:44:38 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon Apr 30 12:44:38 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 30b193874a3088aea323a29cd5263ea8cac26226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 415fc67d753714b889314d4d05e563eeb4511807
Original commit date: Thu Apr 26 18:49:10 2018 +0530
Change-Id: Idd42f40c447e73250b587de76e839b8901467d45
Request to disable Core HT in BIOS
Disabled HT by default for both A2 and B0 step and will be enabled for B1
Created a patch table for B1 to solve this purpose
Hsd-es-id: 1305635205
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 852c8c40c6cff78cf07e975e4d30f5e84eb92bb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:23 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Updates to Fix for issue KC reports Intel Ref. code: ACPI warnings and Remarks
Updates to last commit
Fix for ASL code compile warnings like "Control Method should be made Serialized" and
"Not all control paths return a value".

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: e23a1bf9fbd36aa6c8bb61aaed3834b53d89b839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:21 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8b96a0a8c3dea9652d65ad794eb8981403b47fd3
Original commit date: Wed Apr 25 17:48:37 2018 +0530
Change-Id: I3c442b31b85d01470f4a4cc9257acc62bf6d4bbb
[ICL][B0][ov8856] BIOS GPIO _DSM isn't reported correctly
GPIO number is wrongly calulated and exposed in _DSM based on selected GPIO Pad Group number from BIOS setup menu
Hsd-es-id: 1504947143
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: d5ef4518634711dec165db6c5a045e49a5802eb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:13 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Ctdp.asl clean up.
This code is not required for the feature to work.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakeSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Ctdp.asl
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 81ece1b6b177e755fd7db36ff67cd99d1d7edee5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 71fcce506af0ec03086bfd8bc8b57fbf856bbe4f
Original commit date: Fri Apr 27 12:00:39 2018 -0700
[TeamCity] ICL Auto-Commit FSP Daily
Fri Apr 27 12:00:39 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: df932be3d1b2f55da616552a59fc632cab98d07f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6de0d11e1673bb2f919b9b7c5bb3ec152a346e8c
Original commit date: Thu Apr 26 15:43:06 2018 +0200
Change-Id: Idce4766f61732340e68d5dc86658ac1911b14522
[PCH] Fixed iasl warnings in ASL code

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: daf3b19e2b90894cdff4c31ee048a64b117db046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b524d4c478908ce6bea7a6f4d172f5338dc9b5c4
Original commit date: Fri Apr 27 16:50:24 2018 +0800
Change-Id: I4c98ebc7e4cd348b470b596a0c9f2ecaa9c62a89
Revert "Re-org FSP UPD for better grouping."
This reverts commit ba2c71fcec10440d57de17f11f2f7f0c58750119.
Hsd-es-id: 1504765067

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: dd797e2b8a705b66cc320e8d566958342d8e0032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 06307a7445c8d2b429064abb41597fec946ca3dc
Original commit date: Thu Apr 26 13:22:52 2018 +0200
Change-Id: I9548825e651ed83d14f8ae5919ef616871540bf3
[PCH] Incorrect name of value in SNDW DSD tables
Rename from "intel-sdw-doasi" to "intel-sdw-doais"

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl

================================================================================ 
Commit: 83c50b92225e7d292d4c02a0b239bca686d63d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:02 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Delimit Package C State in Bios up to Pkg C2 due CKE glitch Issue for B0
Limited packgeC to c6 for Astep C2 for B0 and maximum for c1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 66ebeffe4c91afe3c6936be93a8cb8aaa38a7771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:00 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d4181b2bec016ee96ec8c7483f9ea799d3c7dc1e
Original commit date: Fri Apr 27 00:08:28 2018 -0700
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri Apr 27 00:08:28 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a0a587ec19db7e55444ad5fd3bc579e7c08eb6da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:22:00 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ea229efb85095be97c97cc24bd1d501d8438b372
Original commit date: Fri Apr 27 00:06:09 2018 -0700
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri Apr 27 00:06:09 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3ecd91d67cb930b5a42d9ec54969a1af7f1d230f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:59 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 420511bca51f86a7529671c127e84c84d8972094
Original commit date: Thu Apr 26 17:19:41 2018 +0800
Change-Id: I4aab9090e0e08947b843338f958d629a3a54b12d
IcelakePlatSamplePkg: FSP UPD difference detection - Part II
1. Add Restricted Tag

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/BaseFspWrapperPlatformLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/FspUpdCompare.c
IceLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/FspWrapperPlatformLib.c

================================================================================ 
Commit: 32e66c88958363d0bca65e0fd829667e3d9e68e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:58 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ceeb8c14ce368d822fd250b5985a227a4a9e360d
Original commit date: Wed Apr 25 14:50:08 2018 +0530
Change-Id: Id2c0e70f8779bb43a7c54bacab802d2cdf95199c

Description: After disabling IGD, RMRR entry is present with base address 0x0000000.
Resolution: After disabling IGD, RMRR entry is not present.
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: f2620a78d6891913b54f814f55aa0c0c26b0dacf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:56 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 620077cfb1a7e0dd4a76b8c93c9139136590daa2
Original commit date: Thu Apr 26 13:46:52 2018 +0800
Change-Id: I9a6ec2cfb2f089fc8d9eb27f1007e3380810d636
[CFL-S/ICL-U Linux]: Set BIOS System Agent: Above 4GB MMIO Enabled, linux kernel failed to boot up
Restore MTRR from WC back to UC for IGD Gmadr

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c

================================================================================ 
Commit: 0ead9041e3942a0c1675e9fa9c8a41e86c0f09a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:52 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bdbeeb3eace7f54b275c2270c9162e56d222b37b
Original commit date: Mon Jan 8 23:10:25 2018 -0800
Change-Id: If8cda7aa677eaccad0d5bff336d20ec10029bbea
Sync b3d3914e2468ca61b856a5be3c6f2638e3776745 from CannonLake
[PCH] Request to to add DMI Link ASPM Control -> <L1 Only> Option in BIOS Menu
Description : Customers need to be given an option to have DmiAspm Disable/L0sL1/L1Only/L0Only

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/Pch/Include/ConfigBlock/DmiConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiConfig.h

================================================================================ 
Commit: 283bd17b7be843fe43efe8b3e2582ae410e8f89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:49 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 30e30c8f53a018cd326818a120bae2bab6a60420
Original commit date: Tue Apr 24 17:11:41 2018 -0700
Change-Id: Ie17f7d56ce0121cfdf5f97064e19c16cfdfc5816
[HSD-ES][client_platf][bug][1407044790][][ICL MRC][Add missing registers to Save/Restore table]
1. Add missing registers to Save/Restore table:
 - LP4 DeswizzleCh[0:3]RankPair[01:23]Dev[2:3]
 - VrefAdjust3
 - ScPrCntConfig
 - Ddr4Mr6VrefDimm1ValuesCh[0:1]
 - Lpddr4DiscreteMrValues[0:7] - changed on B0 from 32 to 64-bit
 - Remove DELTADQSCOMMON1 as we don't touch it in MRC.
2. Additional fix in MrcRestoreTrainingValues:
 - Bring DataControl6 register to the CR cache, we set Lp4ForceDqsNOn to zero in DdrioInit, before it's restored from MrcSave, and later program Gear in this register.
 - Bring DdrMiscControl0 register to the CR cache, we set DataClkGateDisAtIdle to 1 in DdrioInit, before it's restored from MrcSave, and later program Gear in this register.
Hsd-es-id: 1407044790
Tracker-link: https://hsdes.intel.com/resource/1407044790
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b80cebd72964099d9c3faa658896cba5309ce932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:48 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c2516f24ba5a90af871030206b56cfb784f1b3b0
Original commit date: Thu Apr 26 15:38:06 2018 -0700
Manual BIOS ID update Reset BIOS Minor Version to 0
Thu Apr 26 15:38:06 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1043c869becfe526c2ebd81e584b27340a20d0b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:47 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0272e2398894ba00686eed46e160fce6bfc00788
Original commit date: Thu Apr 26 15:35:05 2018 -0700
Manual BIOS ID update Increment BIOS Minor Version to 01
Thu Apr 26 15:35:05 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b47e322d12c3d0b2b1de324c66d5d698163e25b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:45 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1e224a275fb2aa4710948f0ad894cfb1f7d396c1
Original commit date: Fri Apr 20 17:39:26 2018 -0700
Change-Id: Iceeb4192650f0abbc4b0778316aa55f86fc632dd
Title: [ICL][Security] HSTI1.1a OPI Debug Test should not be restricted
Impacted Platforms: ICL
Resolution:
  Deleted Restricted Tags
  Added logic to execute test only if OPI Link, Revenue U/Y SKU part is used
  and check is aligned with System Agent RC
  Debug message to point out when test is applicable

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c

================================================================================ 
Commit: 87f03f26285ac77b302a9350e3ef918da9b90c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1899267c5512b4fd3d6eee041a4cb915de7bc673
Original commit date: Wed Apr 18 19:18:46 2018 +0200
Change-Id: Ia7013feb49fdd066f2a641e12fadd07977ec15b8
[PCH] Remove PchRcLib
PchRcLib provides two functions to CPU code - strap update and EPOC settings
Both are a simple layer on top of the existing PMC library interfaces and serve
no practical purpose.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeSiliconPkg/Cpu/Include/Private/Library/CpuPowerOnConfigLib.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/PeiCpuInitLib.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/PeiCpuInitLibFsp.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLibDisable/PeiCpuPowerOnConfigLibDisable.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLibDisable/PeiCpuPowerOnConfigLibDisable.inf
IceLakeSiliconPkg/Pch/Include/Private/Library/PchRcLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchCpuLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchRcLibrary.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PeiPchRcLibCnl.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.inf
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiIpuInitLib/PeiIpuInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiIpuInitLib/PeiIpuInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaDmiInitLib/PeiSaDmiInitLib.inf

================================================================================ 
Commit: a59e51be8b7e59e2e3093baf5639bea85f61a212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ba2c71fcec10440d57de17f11f2f7f0c58750119
Original commit date: Thu Apr 19 16:17:27 2018 +0800
Change-Id: I3dfd49ce149328a31c4bef32309943cfff2c2a0f
[PCH] Re-org PCH FSP portion UPD for better grouping.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: af6041c41454480e0c279ccdb6c7f98fce7e73e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f58a9b5355e1eddab0df9911a5c4ed30ca5a482f
Original commit date: Thu Apr 26 15:54:05 2018 +0800
Change-Id: Ibd261d1b7c450b4f8992732f4d874d2e4ad1c6f4
Update BIOS ID to v2174

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f4a6db28064d4baba0b062606a48d27229827c06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cb636751419002aad826713f52a1da927138596f
Original commit date: Thu Apr 26 00:31:31 2018 -0700
Change-Id: I9d2aaaa561e2cc857989b6dcd1280e0de593f977

Description: Revert "DSM support for XDCI multiple controllers/connectors".
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXdci.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/XdciOp.asl
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInitLib.inf

================================================================================ 
Commit: 17b68263984cde7a1b157a2856dc5dfa58a461b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2566fc107811849b88b24afb5d1ef5c09216b775
Original commit date: Wed Apr 25 10:53:46 2018 +0800
Change-Id: I006dae1f5f6aae9c3ecf18d5d06fd99df6e20a75
IcelakePlatSamplePkg: FSP UPD difference detection - Part I

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/BaseFspWrapperPlatformLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/FspUpdCompare.c
IceLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/FspWrapperPlatformLib.c

================================================================================ 
Commit: 3c4e4f2dce6b77ce0999ed52fdc61b8fa6020770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:27 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Merge from CNL - SelfTest - Component Name offset 5h are not programmed in BIOS Guard and FSP Binary reference codes
Component Name offset was set to '0', which referenced NULL. Updated to '1', referencing first string in structure.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c

================================================================================ 
Commit: d5d89e69fcc16cbf9a8ded3734ce8d58e7b84633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f87919de012c5ee723e4c4d2f6626eb1990da323
Original commit date: Thu Apr 19 17:21:24 2018 -0700
Change-Id: Ib5a8ea88db5724dff8fdf0b4a9749b55c9924286
Security : Owner Epoch input type does not revert back to "No change in owner epoch" after set to "Change to New Random Owner EPOCHs" in BIOS setup page
'Change to New Random Owner EPOCHs' functionality updated to once again generate random epoch.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 9bf3a7f5505a6540dc6ffa8adc09c23687b20d55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:22 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 772db5657ed787e3db795c5bc5cc2a56d569ee54
Original commit date: Fri Mar 30 10:30:34 2018 -0700
Change-Id: Ic5ab4aaba544abc4c338b36294acabe4e68d0aa1

Description: SM support for XDCI multiple controllers/connectors.
Resolution: Added DSM function to support multiple xDCI controllers and also WA for powerdown scale.
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXdci.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/XdciOp.asl
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInitLib.inf

================================================================================ 
Commit: c601002162f988d350677f25ada3cb04fb612edd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:20 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Need to make changes in FSP AP function to incorporate external PPI call
Wrap debug statments in BSP checks.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Include/Private/Library/SoftwareGuardLib.h
IceLakeSiliconPkg/Cpu/Library/Private/BaseSoftwareGuardLibNull/BaseSoftwareGuardLibNull.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c

================================================================================ 
Commit: 550515ddcf628bbd2dee06e748b3192eb3912d84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:14 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f11a82782916d810e64a5f6b772d0ad3c9dca870
Original commit date: Wed Apr 25 09:58:05 2018 +0800
Change-Id: Ibc0343cfc00a998fd14c6370018e3d5ba073d103

Description: Clean up warnings in ACPI/ASL compilation - take1.
Resolution: Fix the warning in SaSsdt.asl
Platform Affected: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl

================================================================================ 
Commit: 9eca581764184b2c2acfbf8bc64c4e8119ddd3c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:13 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6af0f871a11280286454ca362dddd6cf25adce7a
Original commit date: Tue Apr 24 17:10:25 2018 +0530
Change-Id: Ia47e32031de1db0b3b5579e7dce4a75c04ed45af
[TCSS] Enable iTBT Platform settings in BIOS
Enabled iTBT settings in Bios under platform settigns
Disabled TCSS PCIe PTM as requested

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 0bf439414666ca6fb333f8d37622d62056e7c89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c456fbe144f0ac1244471c434b7e8b907389e841
Original commit date: Thu Apr 12 11:58:00 2018 -0700
Change-Id: Iec730d0ccda30d4956a739f6eea76ec3d7836450
IceLakePlatSamplePkg: Add DropShipRestricted feature
Add the capability for DropShip to suppress user input
and to launch the PBA app upon determining DropShipBoot.
Add setup option to allow user to manually select if the
next boot will be DropShip.
Hsd-es-id: 2202643422, 2202697644

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: beb690c1d5d3dd05c15177698d5f1e4150bfd0c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:04 2018 -0700 
-------------------------------------------------------------------------------- 
[CPU] Description: Fix for ACPI warnings, remarks and ASL code compile warnings.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Ctdp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl

================================================================================ 
Commit: fd0bb2a0448a9ac0b3a3961ad74c61969b907e83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:21:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 28cc5c09d6e087e133a9db179147c712c235391f
Original commit date: Sun Apr 22 18:00:35 2018 -0700
Change-Id: I02953e7a7cafe8f30f35ea9c35a2308f5ff5dee9
IceLakeSiliconPkg: [ICL MRC] Add Calls to TxtLib.SetPowerDownRequest() if memory values are not all zeros
Perform the memory read test to compare with zeros after memory scrubbing.
If memory is not clean, callingTxtLib SetPowerDownRequest() to reset the system.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5e8840b2929e5e6952c37a6b5101f3a59bf78a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:20:58 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 01d8282b953b17a5f3804e5bf4b27aee43a81be5
Original commit date: Fri Apr 20 22:10:20 2018 -0700
Change-Id: I88ae1fc181691749d64f085f7f5df866fd305e19
[HSD-ES][client_platf][bug][1305598735][ICL][ICL Increased Latency Compared to KBL]
Update Roundtrip Latency optimization step for ICL and enable it for DDR4 only.
Add support for Gear2.
When we change Roundtrip, we compensate with the following:
 - READCFGCHx.tCL4RxDqFifoRdEn (tCK) - per SubCh
 - RXDQFIFORDENCHACHBx.RxDqFifoRdEnRank0ChADel (UI) - per SubCh / Rank
Additional change:
 - Move the common part of RxFifoFlyby (Subch/Rank) into RxFifo (Subch), at the end of Read Leveling.
Hsd-es-id: 1305598735
Tracker-link: https://hsdes.intel.com/resource/1305598735
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ff642aade235b4c22aba953850702f930d98e1ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:20:55 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f35874bf21582d1284caea6f32dc44554f483dbf
Original commit date: Mon Apr 23 17:02:15 2018 +0200
Change-Id: If581d16bd0e77bc7c3f3dd21922ff8305ac2a2c3
[PCH] Remove address alignment warning log from PchSbiAccessLib

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c

================================================================================ 
Commit: 67330e23ebb1f441f09bbdfa7a2dbc9e49928005 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:20:54 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 68b202c588306cd6474a387e80efb29000224315
Original commit date: Tue Apr 24 15:08:35 2018 +0800
Change-Id: I59ca97582c1f94096b25b4e6e67e15876cdd0a03
Fix Wrong BP version in BIOS Setup
Correcting BP version in ClientCommonPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec

================================================================================ 
Commit: 27964e2fef7a0671ff512e4c9ef0bf00260d3285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 21 18:20:51 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9242521e3235db22a17726ab923bf6693fc17a5c
Original commit date: Mon Apr 23 15:09:28 2018 +0800
Change-Id: I48d01a1f2594d9f7ea9522e1536c58148b20b780
ServerRasPkg/RasWorkaroundLib: ServerRasPkg is referencing private MemMcRegs.h file
Remove MRC private head file reference in RasWorkaroundLib
Hsd-es-id: 1504784091

-------------------------------------------------------------------------------- 
[Changed Files]
txt2.txt
