

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_201_16'
================================================================
* Date:           Thu May  2 23:56:51 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.048 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_201_16  |       18|       18|         2|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body577.0.split"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_9 = load i8 %i" [receiver.cpp:201]   --->   Operation 8 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_9, i32 3, i32 7" [receiver.cpp:201]   --->   Operation 9 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i5 %lshr_ln" [receiver.cpp:201]   --->   Operation 10 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_4_I_addr = getelementptr i27 %arr_4_I, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 11 'getelementptr' 'arr_4_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.32ns)   --->   "%arr_4_I_load = load i5 %arr_4_I_addr" [receiver.cpp:203]   --->   Operation 12 'load' 'arr_4_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_4_I_1_addr = getelementptr i27 %arr_4_I_1, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 13 'getelementptr' 'arr_4_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%arr_4_I_1_load = load i5 %arr_4_I_1_addr" [receiver.cpp:203]   --->   Operation 14 'load' 'arr_4_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_4_Q_addr = getelementptr i27 %arr_4_Q, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 15 'getelementptr' 'arr_4_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_4_Q_1_addr = getelementptr i27 %arr_4_Q_1, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 16 'getelementptr' 'arr_4_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_4_I_2_addr = getelementptr i27 %arr_4_I_2, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 17 'getelementptr' 'arr_4_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_4_I_3_addr = getelementptr i27 %arr_4_I_3, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 18 'getelementptr' 'arr_4_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%arr_4_I_2_load = load i5 %arr_4_I_2_addr" [receiver.cpp:203]   --->   Operation 19 'load' 'arr_4_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%arr_4_I_3_load = load i5 %arr_4_I_3_addr" [receiver.cpp:203]   --->   Operation 20 'load' 'arr_4_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_4_Q_2_addr = getelementptr i27 %arr_4_Q_2, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 21 'getelementptr' 'arr_4_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_4_Q_3_addr = getelementptr i27 %arr_4_Q_3, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 22 'getelementptr' 'arr_4_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%arr_4_Q_load = load i5 %arr_4_Q_addr" [receiver.cpp:204]   --->   Operation 23 'load' 'arr_4_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%arr_4_Q_1_load = load i5 %arr_4_Q_1_addr" [receiver.cpp:204]   --->   Operation 24 'load' 'arr_4_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%arr_4_Q_2_load = load i5 %arr_4_Q_2_addr" [receiver.cpp:204]   --->   Operation 25 'load' 'arr_4_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%arr_4_Q_3_load = load i5 %arr_4_Q_3_addr" [receiver.cpp:204]   --->   Operation 26 'load' 'arr_4_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln201)   --->   "%or_ln201 = or i8 %i_9, i8 4" [receiver.cpp:201]   --->   Operation 27 'or' 'or_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.91ns) (out node of the LUT)   --->   "%icmp_ln201 = icmp_ult  i8 %or_ln201, i8 140" [receiver.cpp:201]   --->   Operation 28 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %for.end598.exitStub, void %for.body577.2" [receiver.cpp:201]   --->   Operation 29 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arr_4_I_4_addr = getelementptr i27 %arr_4_I_4, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 30 'getelementptr' 'arr_4_I_4_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%arr_4_I_4_load = load i5 %arr_4_I_4_addr" [receiver.cpp:203]   --->   Operation 31 'load' 'arr_4_I_4_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arr_4_I_5_addr = getelementptr i27 %arr_4_I_5, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 32 'getelementptr' 'arr_4_I_5_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%arr_4_I_5_load = load i5 %arr_4_I_5_addr" [receiver.cpp:203]   --->   Operation 33 'load' 'arr_4_I_5_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arr_4_Q_4_addr = getelementptr i27 %arr_4_Q_4, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 34 'getelementptr' 'arr_4_Q_4_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arr_4_Q_5_addr = getelementptr i27 %arr_4_Q_5, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 35 'getelementptr' 'arr_4_Q_5_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arr_4_I_6_addr = getelementptr i27 %arr_4_I_6, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 36 'getelementptr' 'arr_4_I_6_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arr_4_I_7_addr = getelementptr i27 %arr_4_I_7, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 37 'getelementptr' 'arr_4_I_7_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%arr_4_I_6_load = load i5 %arr_4_I_6_addr" [receiver.cpp:203]   --->   Operation 38 'load' 'arr_4_I_6_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%arr_4_I_7_load = load i5 %arr_4_I_7_addr" [receiver.cpp:203]   --->   Operation 39 'load' 'arr_4_I_7_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arr_4_Q_6_addr = getelementptr i27 %arr_4_Q_6, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 40 'getelementptr' 'arr_4_Q_6_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arr_4_Q_7_addr = getelementptr i27 %arr_4_Q_7, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 41 'getelementptr' 'arr_4_Q_7_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%arr_4_Q_4_load = load i5 %arr_4_Q_4_addr" [receiver.cpp:204]   --->   Operation 42 'load' 'arr_4_Q_4_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%arr_4_Q_5_load = load i5 %arr_4_Q_5_addr" [receiver.cpp:204]   --->   Operation 43 'load' 'arr_4_Q_5_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%arr_4_Q_6_load = load i5 %arr_4_Q_6_addr" [receiver.cpp:204]   --->   Operation 44 'load' 'arr_4_Q_6_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%arr_4_Q_7_load = load i5 %arr_4_Q_7_addr" [receiver.cpp:204]   --->   Operation 45 'load' 'arr_4_Q_7_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln201 = add i8 %i_9, i8 8" [receiver.cpp:201]   --->   Operation 46 'add' 'add_ln201' <Predicate = (icmp_ln201)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln201 = store i8 %add_ln201, i8 %i" [receiver.cpp:201]   --->   Operation 47 'store' 'store_ln201' <Predicate = (icmp_ln201)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [receiver.cpp:201]   --->   Operation 49 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%arr_4_I_load = load i5 %arr_4_I_addr" [receiver.cpp:203]   --->   Operation 50 'load' 'arr_4_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i27 %arr_4_I_load" [receiver.cpp:203]   --->   Operation 51 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%arr_4_I_1_load = load i5 %arr_4_I_1_addr" [receiver.cpp:203]   --->   Operation 52 'load' 'arr_4_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i27 %arr_4_I_1_load" [receiver.cpp:203]   --->   Operation 53 'sext' 'sext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.40ns)   --->   "%add_ln203 = add i28 %sext_ln203_1, i28 %sext_ln203" [receiver.cpp:203]   --->   Operation 54 'add' 'add_ln203' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 55 'getelementptr' 'arr_5_I_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 56 'getelementptr' 'arr_5_Q_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%arr_4_I_2_load = load i5 %arr_4_I_2_addr" [receiver.cpp:203]   --->   Operation 57 'load' 'arr_4_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i27 %arr_4_I_2_load" [receiver.cpp:203]   --->   Operation 58 'sext' 'sext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%arr_4_I_3_load = load i5 %arr_4_I_3_addr" [receiver.cpp:203]   --->   Operation 59 'load' 'arr_4_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln203_3 = sext i27 %arr_4_I_3_load" [receiver.cpp:203]   --->   Operation 60 'sext' 'sext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.40ns)   --->   "%add_ln203_1 = add i28 %sext_ln203_3, i28 %sext_ln203_2" [receiver.cpp:203]   --->   Operation 61 'add' 'add_ln203_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 62 'getelementptr' 'arr_5_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln203 = store i28 %add_ln203, i5 %arr_5_I_addr" [receiver.cpp:203]   --->   Operation 63 'store' 'store_ln203' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln203 = store i28 %add_ln203_1, i5 %arr_5_I_1_addr" [receiver.cpp:203]   --->   Operation 64 'store' 'store_ln203' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%arr_4_Q_load = load i5 %arr_4_Q_addr" [receiver.cpp:204]   --->   Operation 65 'load' 'arr_4_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln204 = sext i27 %arr_4_Q_load" [receiver.cpp:204]   --->   Operation 66 'sext' 'sext_ln204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%arr_4_Q_1_load = load i5 %arr_4_Q_1_addr" [receiver.cpp:204]   --->   Operation 67 'load' 'arr_4_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln204_1 = sext i27 %arr_4_Q_1_load" [receiver.cpp:204]   --->   Operation 68 'sext' 'sext_ln204_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.40ns)   --->   "%add_ln204 = add i28 %sext_ln204_1, i28 %sext_ln204" [receiver.cpp:204]   --->   Operation 69 'add' 'add_ln204' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (2.32ns)   --->   "%arr_4_Q_2_load = load i5 %arr_4_Q_2_addr" [receiver.cpp:204]   --->   Operation 70 'load' 'arr_4_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln204_2 = sext i27 %arr_4_Q_2_load" [receiver.cpp:204]   --->   Operation 71 'sext' 'sext_ln204_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (2.32ns)   --->   "%arr_4_Q_3_load = load i5 %arr_4_Q_3_addr" [receiver.cpp:204]   --->   Operation 72 'load' 'arr_4_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln204_3 = sext i27 %arr_4_Q_3_load" [receiver.cpp:204]   --->   Operation 73 'sext' 'sext_ln204_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.40ns)   --->   "%add_ln204_1 = add i28 %sext_ln204_3, i28 %sext_ln204_2" [receiver.cpp:204]   --->   Operation 74 'add' 'add_ln204_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 75 'getelementptr' 'arr_5_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.32ns)   --->   "%store_ln204 = store i28 %add_ln204, i5 %arr_5_Q_addr" [receiver.cpp:204]   --->   Operation 76 'store' 'store_ln204' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln204 = store i28 %add_ln204_1, i5 %arr_5_Q_1_addr" [receiver.cpp:204]   --->   Operation 77 'store' 'store_ln204' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%arr_4_I_4_load = load i5 %arr_4_I_4_addr" [receiver.cpp:203]   --->   Operation 79 'load' 'arr_4_I_4_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln203_4 = sext i27 %arr_4_I_4_load" [receiver.cpp:203]   --->   Operation 80 'sext' 'sext_ln203_4' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%arr_4_I_5_load = load i5 %arr_4_I_5_addr" [receiver.cpp:203]   --->   Operation 81 'load' 'arr_4_I_5_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln203_5 = sext i27 %arr_4_I_5_load" [receiver.cpp:203]   --->   Operation 82 'sext' 'sext_ln203_5' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.40ns)   --->   "%add_ln203_2 = add i28 %sext_ln203_5, i28 %sext_ln203_4" [receiver.cpp:203]   --->   Operation 83 'add' 'add_ln203_2' <Predicate = (icmp_ln201)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 84 'getelementptr' 'arr_5_I_2_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 85 'getelementptr' 'arr_5_Q_2_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%arr_4_I_6_load = load i5 %arr_4_I_6_addr" [receiver.cpp:203]   --->   Operation 86 'load' 'arr_4_I_6_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln203_6 = sext i27 %arr_4_I_6_load" [receiver.cpp:203]   --->   Operation 87 'sext' 'sext_ln203_6' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 88 [1/2] (2.32ns)   --->   "%arr_4_I_7_load = load i5 %arr_4_I_7_addr" [receiver.cpp:203]   --->   Operation 88 'load' 'arr_4_I_7_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln203_7 = sext i27 %arr_4_I_7_load" [receiver.cpp:203]   --->   Operation 89 'sext' 'sext_ln203_7' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.40ns)   --->   "%add_ln203_3 = add i28 %sext_ln203_7, i28 %sext_ln203_6" [receiver.cpp:203]   --->   Operation 90 'add' 'add_ln203_3' <Predicate = (icmp_ln201)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln201" [receiver.cpp:203]   --->   Operation 91 'getelementptr' 'arr_5_I_3_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln203 = store i28 %add_ln203_2, i5 %arr_5_I_2_addr" [receiver.cpp:203]   --->   Operation 92 'store' 'store_ln203' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln203 = store i28 %add_ln203_3, i5 %arr_5_I_3_addr" [receiver.cpp:203]   --->   Operation 93 'store' 'store_ln203' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%arr_4_Q_4_load = load i5 %arr_4_Q_4_addr" [receiver.cpp:204]   --->   Operation 94 'load' 'arr_4_Q_4_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln204_4 = sext i27 %arr_4_Q_4_load" [receiver.cpp:204]   --->   Operation 95 'sext' 'sext_ln204_4' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 96 [1/2] (2.32ns)   --->   "%arr_4_Q_5_load = load i5 %arr_4_Q_5_addr" [receiver.cpp:204]   --->   Operation 96 'load' 'arr_4_Q_5_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln204_5 = sext i27 %arr_4_Q_5_load" [receiver.cpp:204]   --->   Operation 97 'sext' 'sext_ln204_5' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.40ns)   --->   "%add_ln204_2 = add i28 %sext_ln204_5, i28 %sext_ln204_4" [receiver.cpp:204]   --->   Operation 98 'add' 'add_ln204_2' <Predicate = (icmp_ln201)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/2] (2.32ns)   --->   "%arr_4_Q_6_load = load i5 %arr_4_Q_6_addr" [receiver.cpp:204]   --->   Operation 99 'load' 'arr_4_Q_6_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln204_6 = sext i27 %arr_4_Q_6_load" [receiver.cpp:204]   --->   Operation 100 'sext' 'sext_ln204_6' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%arr_4_Q_7_load = load i5 %arr_4_Q_7_addr" [receiver.cpp:204]   --->   Operation 101 'load' 'arr_4_Q_7_load' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln204_7 = sext i27 %arr_4_Q_7_load" [receiver.cpp:204]   --->   Operation 102 'sext' 'sext_ln204_7' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.40ns)   --->   "%add_ln204_3 = add i28 %sext_ln204_7, i28 %sext_ln204_6" [receiver.cpp:204]   --->   Operation 103 'add' 'add_ln204_3' <Predicate = (icmp_ln201)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln201" [receiver.cpp:204]   --->   Operation 104 'getelementptr' 'arr_5_Q_3_addr' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln204 = store i28 %add_ln204_2, i5 %arr_5_Q_2_addr" [receiver.cpp:204]   --->   Operation 105 'store' 'store_ln204' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln204 = store i28 %add_ln204_3, i5 %arr_5_Q_3_addr" [receiver.cpp:204]   --->   Operation 106 'store' 'store_ln204' <Predicate = (icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln201 = br void %for.body577.0.split" [receiver.cpp:201]   --->   Operation 107 'br' 'br_ln201' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = (!icmp_ln201)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_4_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_I_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_I_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_9                   (load             ) [ 000]
lshr_ln               (partselect       ) [ 000]
zext_ln201            (zext             ) [ 011]
arr_4_I_addr          (getelementptr    ) [ 011]
arr_4_I_1_addr        (getelementptr    ) [ 011]
arr_4_Q_addr          (getelementptr    ) [ 011]
arr_4_Q_1_addr        (getelementptr    ) [ 011]
arr_4_I_2_addr        (getelementptr    ) [ 011]
arr_4_I_3_addr        (getelementptr    ) [ 011]
arr_4_Q_2_addr        (getelementptr    ) [ 011]
arr_4_Q_3_addr        (getelementptr    ) [ 011]
or_ln201              (or               ) [ 000]
icmp_ln201            (icmp             ) [ 011]
br_ln201              (br               ) [ 000]
arr_4_I_4_addr        (getelementptr    ) [ 011]
arr_4_I_5_addr        (getelementptr    ) [ 011]
arr_4_Q_4_addr        (getelementptr    ) [ 011]
arr_4_Q_5_addr        (getelementptr    ) [ 011]
arr_4_I_6_addr        (getelementptr    ) [ 011]
arr_4_I_7_addr        (getelementptr    ) [ 011]
arr_4_Q_6_addr        (getelementptr    ) [ 011]
arr_4_Q_7_addr        (getelementptr    ) [ 011]
add_ln201             (add              ) [ 000]
store_ln201           (store            ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln201    (specloopname     ) [ 000]
arr_4_I_load          (load             ) [ 000]
sext_ln203            (sext             ) [ 000]
arr_4_I_1_load        (load             ) [ 000]
sext_ln203_1          (sext             ) [ 000]
add_ln203             (add              ) [ 000]
arr_5_I_addr          (getelementptr    ) [ 000]
arr_5_Q_addr          (getelementptr    ) [ 000]
arr_4_I_2_load        (load             ) [ 000]
sext_ln203_2          (sext             ) [ 000]
arr_4_I_3_load        (load             ) [ 000]
sext_ln203_3          (sext             ) [ 000]
add_ln203_1           (add              ) [ 000]
arr_5_I_1_addr        (getelementptr    ) [ 000]
store_ln203           (store            ) [ 000]
store_ln203           (store            ) [ 000]
arr_4_Q_load          (load             ) [ 000]
sext_ln204            (sext             ) [ 000]
arr_4_Q_1_load        (load             ) [ 000]
sext_ln204_1          (sext             ) [ 000]
add_ln204             (add              ) [ 000]
arr_4_Q_2_load        (load             ) [ 000]
sext_ln204_2          (sext             ) [ 000]
arr_4_Q_3_load        (load             ) [ 000]
sext_ln204_3          (sext             ) [ 000]
add_ln204_1           (add              ) [ 000]
arr_5_Q_1_addr        (getelementptr    ) [ 000]
store_ln204           (store            ) [ 000]
store_ln204           (store            ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
arr_4_I_4_load        (load             ) [ 000]
sext_ln203_4          (sext             ) [ 000]
arr_4_I_5_load        (load             ) [ 000]
sext_ln203_5          (sext             ) [ 000]
add_ln203_2           (add              ) [ 000]
arr_5_I_2_addr        (getelementptr    ) [ 000]
arr_5_Q_2_addr        (getelementptr    ) [ 000]
arr_4_I_6_load        (load             ) [ 000]
sext_ln203_6          (sext             ) [ 000]
arr_4_I_7_load        (load             ) [ 000]
sext_ln203_7          (sext             ) [ 000]
add_ln203_3           (add              ) [ 000]
arr_5_I_3_addr        (getelementptr    ) [ 000]
store_ln203           (store            ) [ 000]
store_ln203           (store            ) [ 000]
arr_4_Q_4_load        (load             ) [ 000]
sext_ln204_4          (sext             ) [ 000]
arr_4_Q_5_load        (load             ) [ 000]
sext_ln204_5          (sext             ) [ 000]
add_ln204_2           (add              ) [ 000]
arr_4_Q_6_load        (load             ) [ 000]
sext_ln204_6          (sext             ) [ 000]
arr_4_Q_7_load        (load             ) [ 000]
sext_ln204_7          (sext             ) [ 000]
add_ln204_3           (add              ) [ 000]
arr_5_Q_3_addr        (getelementptr    ) [ 000]
store_ln204           (store            ) [ 000]
store_ln204           (store            ) [ 000]
br_ln201              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_4_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_4_I_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_5_I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_4_Q">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_4_Q_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_5_Q">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_4_I_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_4_I_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_5_I_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_4_Q_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_4_Q_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_5_Q_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_4_I_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arr_4_I_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_5_I_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_4_Q_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_4_Q_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_5_Q_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="arr_4_I_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="arr_4_I_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="arr_5_I_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="arr_4_Q_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="arr_4_Q_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="arr_5_Q_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arr_4_I_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="27" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="arr_4_I_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="27" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_1_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_1_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arr_4_Q_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="27" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="arr_4_Q_1_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="27" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_1_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arr_4_I_2_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="27" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_2_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="arr_4_I_3_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="27" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_3_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_2_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_3_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arr_4_Q_2_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="27" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_2_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="arr_4_Q_3_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="27" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_3_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_1_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_2_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_3_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arr_4_I_4_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="27" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_4_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_4_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="arr_4_I_5_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="27" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_5_addr/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_5_load/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="arr_4_Q_4_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="27" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_4_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="arr_4_Q_5_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="27" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_5_addr/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="arr_4_I_6_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="27" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_6_addr/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="arr_4_I_7_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="27" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_7_addr/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_6_load/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_I_7_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="arr_4_Q_6_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="27" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_6_addr/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="arr_4_Q_7_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="27" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_7_addr/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_4_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_5_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_6_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_Q_7_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="arr_5_I_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="28" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="1"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_addr/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="arr_5_Q_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="28" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="1"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_addr/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="arr_5_I_1_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="28" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="1"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_1_addr/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln203_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="28" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln203_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="28" slack="0"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="arr_5_Q_1_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="28" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="1"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_1_addr/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln204_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="28" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln204_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="28" slack="0"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="arr_5_I_2_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="28" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="1"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_2_addr/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="arr_5_Q_2_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="28" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="1"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_2_addr/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="arr_5_I_3_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="28" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="1"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_3_addr/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln203_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="28" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln203_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="28" slack="0"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="arr_5_Q_3_addr_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="28" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="5" slack="1"/>
<pin id="383" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_3_addr/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln204_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="28" slack="0"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln204_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="28" slack="0"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln0_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_9_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="lshr_ln_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="3" slack="0"/>
<pin id="410" dir="0" index="3" bw="4" slack="0"/>
<pin id="411" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln201_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln201/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln201_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln201/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln201_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln201_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln201/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln201_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln203_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="27" slack="0"/>
<pin id="461" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln203_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="27" slack="0"/>
<pin id="465" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_1/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln203_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="27" slack="0"/>
<pin id="469" dir="0" index="1" bw="27" slack="0"/>
<pin id="470" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln203_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="27" slack="0"/>
<pin id="476" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_2/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln203_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="27" slack="0"/>
<pin id="480" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_3/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln203_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="27" slack="0"/>
<pin id="484" dir="0" index="1" bw="27" slack="0"/>
<pin id="485" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln204_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="27" slack="0"/>
<pin id="491" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln204_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="27" slack="0"/>
<pin id="495" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln204_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="27" slack="0"/>
<pin id="499" dir="0" index="1" bw="27" slack="0"/>
<pin id="500" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln204_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="27" slack="0"/>
<pin id="506" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204_2/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln204_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="27" slack="0"/>
<pin id="510" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204_3/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln204_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="27" slack="0"/>
<pin id="514" dir="0" index="1" bw="27" slack="0"/>
<pin id="515" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sext_ln203_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="27" slack="0"/>
<pin id="521" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_4/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln203_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="27" slack="0"/>
<pin id="525" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_5/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln203_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="27" slack="0"/>
<pin id="529" dir="0" index="1" bw="27" slack="0"/>
<pin id="530" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln203_6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="27" slack="0"/>
<pin id="536" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_6/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln203_7_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="27" slack="0"/>
<pin id="540" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_7/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln203_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="27" slack="0"/>
<pin id="544" dir="0" index="1" bw="27" slack="0"/>
<pin id="545" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln204_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="27" slack="0"/>
<pin id="551" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204_4/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln204_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="27" slack="0"/>
<pin id="555" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204_5/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln204_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="27" slack="0"/>
<pin id="559" dir="0" index="1" bw="27" slack="0"/>
<pin id="560" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_2/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln204_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="27" slack="0"/>
<pin id="566" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204_6/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln204_7_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="27" slack="0"/>
<pin id="570" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204_7/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln204_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="27" slack="0"/>
<pin id="574" dir="0" index="1" bw="27" slack="0"/>
<pin id="575" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_3/2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="i_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="586" class="1005" name="zext_ln201_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln201 "/>
</bind>
</comp>

<comp id="598" class="1005" name="arr_4_I_addr_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="1"/>
<pin id="600" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_addr "/>
</bind>
</comp>

<comp id="603" class="1005" name="arr_4_I_1_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="1"/>
<pin id="605" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_1_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="arr_4_Q_addr_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="1"/>
<pin id="610" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_addr "/>
</bind>
</comp>

<comp id="613" class="1005" name="arr_4_Q_1_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="1"/>
<pin id="615" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_1_addr "/>
</bind>
</comp>

<comp id="618" class="1005" name="arr_4_I_2_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="1"/>
<pin id="620" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_2_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="arr_4_I_3_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="1"/>
<pin id="625" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_3_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="arr_4_Q_2_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="1"/>
<pin id="630" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_2_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="arr_4_Q_3_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="1"/>
<pin id="635" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_3_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="icmp_ln201_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln201 "/>
</bind>
</comp>

<comp id="642" class="1005" name="arr_4_I_4_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="1"/>
<pin id="644" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_4_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="arr_4_I_5_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="1"/>
<pin id="649" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_5_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="arr_4_Q_4_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="1"/>
<pin id="654" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_4_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="arr_4_Q_5_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_5_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="arr_4_I_6_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="1"/>
<pin id="664" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_6_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="arr_4_I_7_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="1"/>
<pin id="669" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_7_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="arr_4_Q_6_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="1"/>
<pin id="674" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_6_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="arr_4_Q_7_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="1"/>
<pin id="679" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="58" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="126" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="133" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="112" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="119" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="152" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="159" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="230" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="237" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="216" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="223" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="256" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="263" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="10" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="294" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="308" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="301" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="327" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="58" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="346" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="360" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="353" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="379" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="406" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="427"><net_src comp="416" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="428"><net_src comp="416" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="429"><net_src comp="416" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="430"><net_src comp="416" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="431"><net_src comp="416" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="432"><net_src comp="416" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="433"><net_src comp="416" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="434"><net_src comp="416" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="435"><net_src comp="416" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="440"><net_src comp="403" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="60" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="403" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="93" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="106" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="459" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="467" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="477"><net_src comp="140" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="146" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="474" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="482" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="492"><net_src comp="166" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="172" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="489" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="497" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="507"><net_src comp="178" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="184" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="504" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="522"><net_src comp="197" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="210" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="519" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="527" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="537"><net_src comp="244" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="250" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="534" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="542" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="552"><net_src comp="270" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="276" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="549" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="557" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="567"><net_src comp="282" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="288" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="564" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="572" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="582"><net_src comp="82" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="589"><net_src comp="416" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="596"><net_src comp="586" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="597"><net_src comp="586" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="601"><net_src comp="86" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="606"><net_src comp="99" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="611"><net_src comp="112" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="616"><net_src comp="119" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="621"><net_src comp="126" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="626"><net_src comp="133" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="631"><net_src comp="152" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="636"><net_src comp="159" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="641"><net_src comp="442" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="190" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="650"><net_src comp="203" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="655"><net_src comp="216" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="660"><net_src comp="223" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="665"><net_src comp="230" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="670"><net_src comp="237" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="675"><net_src comp="256" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="680"><net_src comp="263" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="288" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_5_I | {2 }
	Port: arr_5_Q | {2 }
	Port: arr_5_I_1 | {2 }
	Port: arr_5_Q_1 | {2 }
	Port: arr_5_I_2 | {2 }
	Port: arr_5_Q_2 | {2 }
	Port: arr_5_I_3 | {2 }
	Port: arr_5_Q_3 | {2 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_I | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_I_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_Q | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_Q_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_I_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_I_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_Q_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_Q_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_I_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_I_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_Q_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_Q_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_I_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_I_7 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_Q_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_201_16 : arr_4_Q_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_9 : 1
		lshr_ln : 2
		zext_ln201 : 3
		arr_4_I_addr : 4
		arr_4_I_load : 5
		arr_4_I_1_addr : 4
		arr_4_I_1_load : 5
		arr_4_Q_addr : 4
		arr_4_Q_1_addr : 4
		arr_4_I_2_addr : 4
		arr_4_I_3_addr : 4
		arr_4_I_2_load : 5
		arr_4_I_3_load : 5
		arr_4_Q_2_addr : 4
		arr_4_Q_3_addr : 4
		arr_4_Q_load : 5
		arr_4_Q_1_load : 5
		arr_4_Q_2_load : 5
		arr_4_Q_3_load : 5
		or_ln201 : 2
		icmp_ln201 : 2
		br_ln201 : 3
		arr_4_I_4_addr : 4
		arr_4_I_4_load : 5
		arr_4_I_5_addr : 4
		arr_4_I_5_load : 5
		arr_4_Q_4_addr : 4
		arr_4_Q_5_addr : 4
		arr_4_I_6_addr : 4
		arr_4_I_7_addr : 4
		arr_4_I_6_load : 5
		arr_4_I_7_load : 5
		arr_4_Q_6_addr : 4
		arr_4_Q_7_addr : 4
		arr_4_Q_4_load : 5
		arr_4_Q_5_load : 5
		arr_4_Q_6_load : 5
		arr_4_Q_7_load : 5
		add_ln201 : 2
		store_ln201 : 3
	State 2
		sext_ln203 : 1
		sext_ln203_1 : 1
		add_ln203 : 2
		sext_ln203_2 : 1
		sext_ln203_3 : 1
		add_ln203_1 : 2
		store_ln203 : 3
		store_ln203 : 3
		sext_ln204 : 1
		sext_ln204_1 : 1
		add_ln204 : 2
		sext_ln204_2 : 1
		sext_ln204_3 : 1
		add_ln204_1 : 2
		store_ln204 : 3
		store_ln204 : 3
		sext_ln203_4 : 1
		sext_ln203_5 : 1
		add_ln203_2 : 2
		sext_ln203_6 : 1
		sext_ln203_7 : 1
		add_ln203_3 : 2
		store_ln203 : 3
		store_ln203 : 3
		sext_ln204_4 : 1
		sext_ln204_5 : 1
		add_ln204_2 : 2
		sext_ln204_6 : 1
		sext_ln204_7 : 1
		add_ln204_3 : 2
		store_ln204 : 3
		store_ln204 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln201_fu_448  |    0    |    15   |
|          |   add_ln203_fu_467  |    0    |    34   |
|          |  add_ln203_1_fu_482 |    0    |    34   |
|          |   add_ln204_fu_497  |    0    |    34   |
|    add   |  add_ln204_1_fu_512 |    0    |    34   |
|          |  add_ln203_2_fu_527 |    0    |    34   |
|          |  add_ln203_3_fu_542 |    0    |    34   |
|          |  add_ln204_2_fu_557 |    0    |    34   |
|          |  add_ln204_3_fu_572 |    0    |    34   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln201_fu_442  |    0    |    15   |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_406   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln201_fu_416  |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |   or_ln201_fu_436   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln203_fu_459  |    0    |    0    |
|          | sext_ln203_1_fu_463 |    0    |    0    |
|          | sext_ln203_2_fu_474 |    0    |    0    |
|          | sext_ln203_3_fu_478 |    0    |    0    |
|          |  sext_ln204_fu_489  |    0    |    0    |
|          | sext_ln204_1_fu_493 |    0    |    0    |
|          | sext_ln204_2_fu_504 |    0    |    0    |
|   sext   | sext_ln204_3_fu_508 |    0    |    0    |
|          | sext_ln203_4_fu_519 |    0    |    0    |
|          | sext_ln203_5_fu_523 |    0    |    0    |
|          | sext_ln203_6_fu_534 |    0    |    0    |
|          | sext_ln203_7_fu_538 |    0    |    0    |
|          | sext_ln204_4_fu_549 |    0    |    0    |
|          | sext_ln204_5_fu_553 |    0    |    0    |
|          | sext_ln204_6_fu_564 |    0    |    0    |
|          | sext_ln204_7_fu_568 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   302   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|arr_4_I_1_addr_reg_603|    5   |
|arr_4_I_2_addr_reg_618|    5   |
|arr_4_I_3_addr_reg_623|    5   |
|arr_4_I_4_addr_reg_642|    5   |
|arr_4_I_5_addr_reg_647|    5   |
|arr_4_I_6_addr_reg_662|    5   |
|arr_4_I_7_addr_reg_667|    5   |
| arr_4_I_addr_reg_598 |    5   |
|arr_4_Q_1_addr_reg_613|    5   |
|arr_4_Q_2_addr_reg_628|    5   |
|arr_4_Q_3_addr_reg_633|    5   |
|arr_4_Q_4_addr_reg_652|    5   |
|arr_4_Q_5_addr_reg_657|    5   |
|arr_4_Q_6_addr_reg_672|    5   |
|arr_4_Q_7_addr_reg_677|    5   |
| arr_4_Q_addr_reg_608 |    5   |
|       i_reg_579      |    8   |
|  icmp_ln201_reg_638  |    1   |
|  zext_ln201_reg_586  |   64   |
+----------------------+--------+
|         Total        |   153  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_197 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_270 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_276 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_282 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   302  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    -   |   144  |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   153  |   446  |
+-----------+--------+--------+--------+
