$date
	Sun Oct 23 03:05:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#583585
b101 !
1"
#583586
b101 &
b101 %
1$
#583587
0"
#583590
b10000 &
b10000 %
#583594
b1000 &
b1000 %
#583598
b100 &
b100 %
#583602
b10 &
b10 %
#583606
b1 &
1#
b1 %
#583610
b0 &
b0 %
0#
0$
#1640276
1"
#1640278
b101 &
b101 %
1$
#1640279
0"
#1640282
b10000 &
b10000 %
#1640286
b1000 &
b1000 %
#1640290
b100 &
b100 %
#1640294
b10 &
b10 %
#1640298
b1 &
b1 %
1#
#1640302
b0 &
0#
b0 %
0$
#2560160
b1011 !
1"
#2560162
b1011 &
b1011 %
1$
#2560163
0"
#2560166
b100010 &
b100010 %
#2560170
b10001 &
b10001 %
#2560174
b110100 &
b110100 %
#2560178
b11010 &
b11010 %
#2560182
b1101 &
b1101 %
#2560186
b101000 &
b101000 %
#2560190
b10100 &
b10100 %
#2560194
b1010 &
b1010 %
#2560198
b101 &
b101 %
#2560202
b10000 &
b10000 %
#2560206
b1000 &
b1000 %
#2560210
b100 &
b100 %
#2560214
b10 &
b10 %
#2560218
b1 &
b1 %
1#
#2560222
b0 &
0#
b0 %
0$
#4500012
