/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_33z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_68z;
  wire [6:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(in_data[43] | celloutsig_0_4z);
  assign celloutsig_1_2z = celloutsig_1_1z[1] | celloutsig_1_1z[2];
  assign celloutsig_0_1z = in_data[17] | celloutsig_0_0z;
  reg [5:0] _06_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 6'h00;
    else _06_ <= { _01_[4:0], celloutsig_0_1z };
  assign { _02_[5:3], celloutsig_0_10z, _02_[1:0] } = _06_;
  reg [14:0] _07_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 15'h0000;
    else _07_ <= { in_data[63:52], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_[14:9], _00_, _01_[7:0] } = _07_;
  assign celloutsig_1_6z = { in_data[121:119], celloutsig_1_2z } === { celloutsig_1_1z[3:1], celloutsig_1_5z };
  assign celloutsig_0_48z = { _02_[5:3], celloutsig_0_10z, _02_[1:0] } > { _02_[4:3], celloutsig_0_10z, _02_[1:0], celloutsig_0_7z };
  assign celloutsig_1_13z = celloutsig_1_1z[3:1] <= celloutsig_1_4z[14:12];
  assign celloutsig_0_0z = ! in_data[52:49];
  assign celloutsig_1_5z = { celloutsig_1_4z[21:19], celloutsig_1_2z, celloutsig_1_0z } < celloutsig_1_4z[23:15];
  assign celloutsig_1_4z = { in_data[134:112], celloutsig_1_1z } % { 1'h1, in_data[149:137], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_11z[5:3] % { 1'h1, celloutsig_1_12z[3:2] };
  assign celloutsig_1_8z = { celloutsig_1_4z[12:9], celloutsig_1_1z, celloutsig_1_0z } * in_data[110:98];
  assign celloutsig_1_11z = in_data[107:96] * celloutsig_1_9z[11:0];
  assign celloutsig_1_14z = in_data[160:145] * { celloutsig_1_12z[1], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_6z = { _02_[4:3], celloutsig_0_10z, _02_[5:3], celloutsig_0_10z, _02_[1:0], celloutsig_0_0z } != in_data[18:9];
  assign celloutsig_1_18z = celloutsig_1_14z[14:6] != { celloutsig_1_12z[8:6], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_27z = - { celloutsig_0_16z[16], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_5z = ~ { _02_[5:3], celloutsig_0_1z };
  assign celloutsig_0_69z = ~ { celloutsig_0_33z[6:1], celloutsig_0_20z };
  assign celloutsig_1_12z = ~ celloutsig_1_8z[12:1];
  assign celloutsig_0_9z = ~ celloutsig_0_8z[2:0];
  assign celloutsig_0_16z = ~ { in_data[86:84], _01_[14:9], _00_, _01_[7:0] };
  assign celloutsig_0_33z = ~ { celloutsig_0_27z[1:0], celloutsig_0_22z };
  assign celloutsig_0_4z = | { in_data[25:17], celloutsig_0_1z };
  assign celloutsig_0_15z = | { celloutsig_0_8z[9], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_20z = | { _02_[5:4], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_12z = | celloutsig_0_8z[13:9];
  assign celloutsig_0_68z = { _01_[2], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_48z, celloutsig_0_12z, celloutsig_0_18z } << { _01_[11:9], _00_, _01_[7], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[110:107] << in_data[113:110];
  assign celloutsig_1_0z = in_data[145:141] - in_data[155:151];
  assign celloutsig_1_3z = in_data[190:183] - in_data[141:134];
  assign celloutsig_0_8z = { _01_[13:9], _00_, _01_[7:5], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z } - { in_data[46:35], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { _02_[5:3], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_12z } ~^ { in_data[64:61], celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_1_9z = celloutsig_1_4z[16:3] ^ in_data[134:121];
  assign celloutsig_0_18z = ~((celloutsig_0_15z & celloutsig_0_1z) | (celloutsig_0_10z & celloutsig_0_4z));
  assign _01_[8] = _00_;
  assign _02_[2] = celloutsig_0_10z;
  assign { out_data[128], out_data[98:96], out_data[37:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
