
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.dcp' for cell 'design_1_i/axi_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.dcp' for cell 'design_1_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/design_1_axis_switch_0_0.dcp' for cell 'design_1_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axis_switch_1_0/design_1_axis_switch_1_0.dcp' for cell 'design_1_i/axis_switch_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axis_switch_2_0/design_1_axis_switch_2_0.dcp' for cell 'design_1_i/axis_switch_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_0/design_1_yolo_acc_top_0_0.dcp' for cell 'design_1_i/yolo_acc_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/design_1_yolo_conv_top_0_0.dcp' for cell 'design_1_i/yolo_conv_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_0/design_1_yolo_max_pool_top_0_0.dcp' for cell 'design_1_i/yolo_max_pool_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_upsamp_top_0_0/design_1_yolo_upsamp_top_0_0.dcp' for cell 'design_1_i/yolo_upsamp_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/design_1_yolo_yolo_top_0_0.dcp' for cell 'design_1_i/yolo_yolo_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1991.117 ; gain = 0.000 ; free physical = 22450 ; free virtual = 59915
INFO: [Netlist 29-17] Analyzing 1564 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc] for cell 'design_1_i/axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc:61]
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc] for cell 'design_1_i/axi_dma/U0'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0_clocks.xdc] for cell 'design_1_i/axi_dma/U0'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0_clocks.xdc] for cell 'design_1_i/axi_dma/U0'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3024.363 ; gain = 0.000 ; free physical = 21872 ; free virtual = 59337
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

28 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3024.363 ; gain = 1469.512 ; free physical = 21871 ; free virtual = 59337
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3024.363 ; gain = 0.000 ; free physical = 21862 ; free virtual = 59328

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_13 into driver instance design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/g0_b0_i_1, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_13 into driver instance design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/g0_b0_i_1, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 into driver instance design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_1 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/yolo_upsamp_top_0/inst/and_ln17_1_reg_1493[0]_i_1 into driver instance design_1_i/yolo_upsamp_top_0/inst/select_ln19_1_reg_1512[3]_i_4, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/yolo_upsamp_top_0/inst/regslice_both_inStream_V_data_V_U/select_ln19_1_reg_1512_pp0_iter2_reg[3]_i_1 into driver instance design_1_i/yolo_upsamp_top_0/inst/regslice_both_inStream_V_data_V_U/B_V_data_1_state[1]_i_4, which resulted in an inversion of 53 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169ae5a65

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3051.035 ; gain = 26.672 ; free physical = 21610 ; free virtual = 59075
INFO: [Opt 31-389] Phase Retarget created 103 cells and removed 204 cells
INFO: [Opt 31-1021] In phase Retarget, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2001d9569

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3051.035 ; gain = 26.672 ; free physical = 21610 ; free virtual = 59075
INFO: [Opt 31-389] Phase Constant propagation created 288 cells and removed 799 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1be75874e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3051.035 ; gain = 26.672 ; free physical = 21610 ; free virtual = 59076
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 616 cells
INFO: [Opt 31-1021] In phase Sweep, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1be75874e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3051.035 ; gain = 26.672 ; free physical = 21611 ; free virtual = 59077
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1be75874e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3051.035 ; gain = 26.672 ; free physical = 21611 ; free virtual = 59077
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 6 Remap
Phase 6 Remap | Checksum: 20a4d0093

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3387.043 ; gain = 362.680 ; free physical = 21202 ; free virtual = 58703
INFO: [Opt 31-389] Phase Remap created 766 cells and removed 766 cells
INFO: [Opt 31-1021] In phase Remap, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 17e8780e3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3387.043 ; gain = 362.680 ; free physical = 21206 ; free virtual = 58707
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 44 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             103  |             204  |                                             36  |
|  Constant propagation         |             288  |             799  |                                             36  |
|  Sweep                        |               0  |             616  |                                            130  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |             766  |             766  |                                             13  |
|  Post Processing Netlist      |               0  |               0  |                                             44  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3387.043 ; gain = 0.000 ; free physical = 21205 ; free virtual = 58707
Ending Logic Optimization Task | Checksum: 126f171ee

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3387.043 ; gain = 362.680 ; free physical = 21205 ; free virtual = 58707

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3387.043 ; gain = 0.000 ; free physical = 21205 ; free virtual = 58707
Ending Netlist Obfuscation Task | Checksum: 126f171ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3387.043 ; gain = 0.000 ; free physical = 21205 ; free virtual = 58707
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3387.043 ; gain = 362.680 ; free physical = 21211 ; free virtual = 58713
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3395.047 ; gain = 0.000 ; free physical = 21200 ; free virtual = 58703
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3475.988 ; gain = 0.000 ; free physical = 21177 ; free virtual = 58693
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 94beedc7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3475.988 ; gain = 0.000 ; free physical = 21177 ; free virtual = 58693
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.988 ; gain = 0.000 ; free physical = 21177 ; free virtual = 58693

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fa30c2a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3487.777 ; gain = 11.789 ; free physical = 21070 ; free virtual = 58586

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13c27b7da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3683.977 ; gain = 207.988 ; free physical = 20972 ; free virtual = 58488

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13c27b7da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3683.977 ; gain = 207.988 ; free physical = 20972 ; free virtual = 58488
Phase 1 Placer Initialization | Checksum: 13c27b7da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3683.977 ; gain = 207.988 ; free physical = 20969 ; free virtual = 58485

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9946aa77

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3757.117 ; gain = 281.129 ; free physical = 20904 ; free virtual = 58420

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 950f027b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3757.117 ; gain = 281.129 ; free physical = 20900 ; free virtual = 58416

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 950f027b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3757.117 ; gain = 281.129 ; free physical = 20900 ; free virtual = 58416

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f3b0dd7d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3825.992 ; gain = 350.004 ; free physical = 20861 ; free virtual = 58377

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 41 LUTNM shape to break, 1899 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 24, two critical 17, total 41, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 860 nets or LUTs. Breaked 41 LUTs, combined 819 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 39 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/yolo_conv_top_0/inst/mul_ln4_1_reg_2354_reg. 15 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-457] Pass 2. Identified 38 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3825.992 ; gain = 0.000 ; free physical = 20852 ; free virtual = 58369
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3825.992 ; gain = 0.000 ; free physical = 20851 ; free virtual = 58368

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           41  |            819  |                   860  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           15  |              0  |                     1  |           0  |           1  |  00:00:07  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           56  |            819  |                   861  |           0  |           9  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 168f8103d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20850 ; free virtual = 58367
Phase 2.4 Global Placement Core | Checksum: 22dff82f5

Time (s): cpu = 00:01:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20847 ; free virtual = 58364
Phase 2 Global Placement | Checksum: 22dff82f5

Time (s): cpu = 00:01:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20887 ; free virtual = 58404

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e9bcbd29

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20869 ; free virtual = 58386

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 202d96f7d

Time (s): cpu = 00:01:46 ; elapsed = 00:00:42 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20882 ; free virtual = 58398

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205c71238

Time (s): cpu = 00:01:47 ; elapsed = 00:00:42 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20882 ; free virtual = 58398

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16ffeef90

Time (s): cpu = 00:01:47 ; elapsed = 00:00:42 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20882 ; free virtual = 58398

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ffa17947

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20875 ; free virtual = 58392

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24736469b

Time (s): cpu = 00:02:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20808 ; free virtual = 58324

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 268bbac77

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20811 ; free virtual = 58328

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 246c63d69

Time (s): cpu = 00:02:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20811 ; free virtual = 58328
Phase 3 Detail Placement | Checksum: 246c63d69

Time (s): cpu = 00:02:11 ; elapsed = 00:00:59 . Memory (MB): peak = 3841.695 ; gain = 365.707 ; free physical = 20812 ; free virtual = 58328

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1355bd74d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.352 | TNS=-211.743 |
Phase 1 Physical Synthesis Initialization | Checksum: c968a2c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3848.492 ; gain = 0.000 ; free physical = 20778 ; free virtual = 58294
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0]_3[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0]_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[9][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/local_mem_group_data_V_10_load_11_reg_251290, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0]_2[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_27_load_1_reg_26864_pp0_iter1_reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter1_reg_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 9 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 9, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 114a2a9b9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3848.492 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58292
Phase 4.1.1.1 BUFG Insertion | Checksum: 1355bd74d

Time (s): cpu = 00:02:28 ; elapsed = 00:01:04 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20778 ; free virtual = 58295

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.184. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e5453513

Time (s): cpu = 00:03:20 ; elapsed = 00:01:53 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20789 ; free virtual = 58305

Time (s): cpu = 00:03:20 ; elapsed = 00:01:53 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20789 ; free virtual = 58306
Phase 4.1 Post Commit Optimization | Checksum: e5453513

Time (s): cpu = 00:03:21 ; elapsed = 00:01:53 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20789 ; free virtual = 58306

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e5453513

Time (s): cpu = 00:03:21 ; elapsed = 00:01:53 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20793 ; free virtual = 58310

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                4x4|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|              32x32|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e5453513

Time (s): cpu = 00:03:21 ; elapsed = 00:01:53 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20794 ; free virtual = 58310
Phase 4.3 Placer Reporting | Checksum: e5453513

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20793 ; free virtual = 58310

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3848.492 ; gain = 0.000 ; free physical = 20794 ; free virtual = 58311

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20794 ; free virtual = 58311
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14be7dfe4

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20794 ; free virtual = 58311
Ending Placer Task | Checksum: bed646a1

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20794 ; free virtual = 58311
INFO: [Common 17-83] Releasing license: Implementation
190 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:24 ; elapsed = 00:01:55 . Memory (MB): peak = 3848.492 ; gain = 372.504 ; free physical = 20888 ; free virtual = 58405
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3864.500 ; gain = 8.004 ; free physical = 20789 ; free virtual = 58397
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3872.504 ; gain = 24.012 ; free physical = 20860 ; free virtual = 58402
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20851 ; free virtual = 58393
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20860 ; free virtual = 58403
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20812 ; free virtual = 58355
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 11.45s |  WALL: 3.23s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20812 ; free virtual = 58355

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-1.606 |
Phase 1 Physical Synthesis Initialization | Checksum: 6852bb4f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20787 ; free virtual = 58330

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 6852bb4f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20784 ; free virtual = 58327
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-1.606 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_ce0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/icmp_ln84_reg_21963_pp0_iter1_reg_reg_n_0_[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/ap_CS_fsm_reg[7]_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-1.606 |
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20785 ; free virtual = 58328
Phase 3 Fanout Optimization | Checksum: 15f50a0b9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20785 ; free virtual = 58328

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage10_11001.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/grp_slide_window_fu_11778_ap_ce.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_reg
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n_2.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP_2
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_7/O_n.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_7_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/p_161_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_3
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage6.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[6]_17.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_12_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3/O_n_3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_4/O_n_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_4_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage0_11001499_out.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/input_h_cast34_cast_reg_21941[8]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_ce0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_18_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_18
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[5]_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_22
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11778/grp_slide_window_fu_11778_line_buff_0_ce0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11778/ram_reg_0_i_15__4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11778/ap_CS_fsm_reg[6].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11778/ram_reg_0_i_1__2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_i_1__2
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_11/O_n.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_11_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_41_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_41
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_10/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_10_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_9/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_9_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_2/O_n_3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_2_LOPT_REMAP_3
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage9.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/empty_42_reg_22089_reg[5]_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_27
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/select_ln1027_5_reg_1917_reg[5]_1[0].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/ram0_reg_i_4__0
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_35_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_35
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_36_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_36
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[5].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read18_int_reg[15]_i_13
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage5.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_108__17_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_108__17
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_29__25_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_29__25
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_65__37_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_65__37
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_17__20_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_17__20
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[7]_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage7.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[5]_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_13__0
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_49__24_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_49__24
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_67__19_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_67__19
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_25__14_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_25__14
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_59__22_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_59__22
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_93__13_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_93__13
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_17__47_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_17__47
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[10].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_66__46
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage4.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter1_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter1_reg_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/icmp_ln84_reg_21963_pp0_iter1_reg_reg[0]_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_127
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/select_ln1027_1_reg_22047_pp0_iter1_reg_reg[0].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_phi_reg_pp0_iter2_sub3_val_output_30_reg_11754[31]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[2].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_71__31
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11778/kernel_window_1_val_V_7_reg_34176_reg[15]_0[9].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11778/p_reg_reg_i_7__2
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11792/kernel_window_0_val_V_7_reg_33916_reg[9]_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11792/p_reg_reg_i_39__8
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_26__46_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_26__46
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_35__46_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_35__46
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_44__46_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_44__46
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_53__31_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_53__31
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_80__42_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_80__42
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage8.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[8]_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_123__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[7].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_71__46
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_23__35_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_23__35
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_58__42_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_58__42
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11792/grp_slide_window_fu_11778_line_buff_0_q01.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11792/kernel_window_3_val_V_8_reg_34076[15]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/cmp_i_i83_reg_22085_pp0_iter3_reg_reg[0].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter3_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter3_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/ap_NS_fsm3458_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/grp_window_macc_fu_12032_p_read3[10].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_38__15
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_152_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_6
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/line_buff_group_2_val_V_U/ram_reg_1_0[10].  Re-placed instance design_1_i/yolo_conv_top_0/inst/line_buff_group_2_val_V_U/kernel_window_3_val_V_2_reg_33980[10]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/SRL_SIG[0][15]_i_8__6_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/SRL_SIG[0][15]_i_8__6
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/kernel_window_0_val_V_2_reg_33836_reg[10].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_38__16
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/call_ln179_write_output_fu_12348_ap_start_reg_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_6__21_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_6__21
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_9_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln299_reg_1145.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln299_1_reg_1163_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_phi_reg_pp0_iter0_curr_output_data_sub_data_3_V_10_reg_708_reg[15]_0[1].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_33
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[1]_i_4_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[1]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6/O_n_31.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6_LOPT_REMAP_31
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln299_1_reg_1163_reg[0]_1.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/curr_output_last_V_1_reg_1316[0]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_payload_A[1].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_payload_A_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/icmp_ln84_reg_21963_pp0_iter1_reg_reg[0]_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read18_int_reg[15]_i_11
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_114__9_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_114__9
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_31__25_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_31__25
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_67__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_67__39
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_phi_reg_pp0_iter0_curr_output_data_sub_data_3_V_10_reg_708_reg[15]_0[3].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_35
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[3]_i_4_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[3]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6/O_n_33.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6_LOPT_REMAP_33
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_payload_B[3].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_payload_B_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[5].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_129__0
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/ap_return_int_reg_reg[31]_0[30].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/reg_12910[30]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/add_ln813_6_reg_466[2].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/add_ln813_6_reg_466_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/ap_return_int_reg[3]_i_2__4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/ap_return_int_reg[3]_i_2__4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/ap_return_int_reg[3]_i_5__4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/ap_return_int_reg[3]_i_5__4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/reg_12728[30].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/reg_12728_reg[30]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/ADDRARDADDR[0].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/ram0_reg_i_4
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[3]_3.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_28
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_46_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_46
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_49_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_49
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_114__11_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_114__11
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_31__27_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_31__27
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_66__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_66__39
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/call_ret48_reg_34423[30].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/call_ret48_reg_34423_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter1_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter1_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[6].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_125
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_112__13_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_112__13
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_32__23_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_32__23
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_66__36_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_66__36
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[7].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_6__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[6].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_12
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_28__21_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_28__21
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_44__30_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_44__30
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/icmp_ln84_reg_21963_reg_n_0_[0].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/icmp_ln84_reg_21963_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/cmp_i_i147_reg_2324_reg[0].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_98__36
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_102__22_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_102__22
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_27__39_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_27__39
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_64__43_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_64__43
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/cmp_i_i147_reg_2324_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/cmp_i_i147_reg_2324_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[2].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_118__5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_26__23_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_26__23
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_60__35_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_60__35
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_94__28_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_94__28
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_24__25_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_24__25
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_60__37_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_60__37
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_92__25_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_92__25
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[3].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_12__0
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_26__14_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_26__14
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_60__22_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_60__22
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_96__13_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_96__13
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage1.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/cmp_i_i147_reg_2324_reg[0].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_119__5
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_101__24_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_101__24
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_28__41_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_28__41
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_61__45_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_61__45
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_108__6_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_108__6
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_30__14_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_30__14
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_64__22_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_64__22
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[5].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_128__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_82_reg_35730_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_13
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_75_reg_35722_reg[0].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_11__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__36_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__36
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_40__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_40__39
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_66__33_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_66__33
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/icmp_ln84_reg_21963_pp0_iter1_reg_reg[0]_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_11__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/empty_reg_584.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/empty_reg_584_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_state[0]_i_3_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_state[0]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__14_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__14
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_55__22_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_55__22
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_81__13_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_81__13
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_89__34_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_89__34
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/empty_reg_1803_pp0_iter2_reg_reg[1][5].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_3__1
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_5_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/empty_n_reg_38.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_15
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_phi_reg_pp0_iter0_curr_output_data_sub_data_3_V_10_reg_708_reg[15]_0[17].  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_65
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln299_1_reg_1163[0]_i_4_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln299_1_reg_1163[0]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_1/O_n_65.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_1_LOPT_REMAP_65
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_payload_A[17].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_payload_A_reg[17]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_111__17_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_111__17
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_30__25_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_30__25
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_66__38_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_66__38
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11778/ap_CS_fsm_reg[6]_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_slide_window_fu_11778/ram_reg_0_i_2__6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[8].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_pp0_stage3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__16_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__16
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_37__32_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_37__32
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_63__14_n_0.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_63__14
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage10.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/select_ln1027_9_reg_22069_pp0_iter2_reg_reg[0]_rep.  Re-placed instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/sub0_val_output_read_reg_91[31]_i_2__1
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_12__0_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_12__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_2_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[29].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_60__13_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_60__13
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[9].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_52__33
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[7]_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read18_int_reg[15]_i_8__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[9]_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_54__36
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[6].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_105__23
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/cmp_i_i147_reg_2324_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_118__8
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_32__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_32__39
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/call_ret48_reg_34423[31].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/call_ret48_reg_34423_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_56__42_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_56__42
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_reg
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_62__42_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_62__42
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_54_reg_35698_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_9__3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_50_reg_35694_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[19]_i_2_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[19]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[19]_i_12__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[19]_i_12__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[29].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__47_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11812/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__47
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[15]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[15]_i_9_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[15]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[29].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln299_2_reg_1181.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln299_2_reg_1181_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[31].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter3_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter3_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/full_n_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_10__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/full_n_reg_4.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[1][15]_i_4__2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/tmp_106_reg_35835.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/tmp_106_reg_35835_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3/O_n_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n_1.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_44_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_44
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_3_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_13__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_13__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_27__16_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_27__16
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/full_n_reg_1.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_7__2
INFO: [Physopt 32-661] Optimized 134 nets.  Re-placed 134 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 134 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 134 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-0.133 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20785 ; free virtual = 58329
Phase 4 Single Cell Placement Optimization | Checksum: 1098b2cde

Time (s): cpu = 00:00:53 ; elapsed = 00:00:11 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20785 ; free virtual = 58329

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage10_11001.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_reg/Q
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/grp_slide_window_fu_11778_ap_ce.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/p_161_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[6]_17.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_7/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage6.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[6]/Q
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_12_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_12/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3/O_n_3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_4/O_n_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_4_LOPT_REMAP_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20785 ; free virtual = 58328
Phase 5 Multi Cell Placement Optimization | Checksum: 12fbc67d4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20785 ; free virtual = 58328

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[6]_17. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20780 ; free virtual = 58324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20780 ; free virtual = 58324
Phase 6 Rewire | Checksum: 177893cf7

Time (s): cpu = 00:01:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20780 ; free virtual = 58324

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage10_11001 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/grp_slide_window_fu_11778_ap_ce was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[6]_17 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_6_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage6. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg_n_0_[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[5]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_18_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage0_11001499_out was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/cmp_i_i83_reg_22085_pp0_iter3_reg_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/ap_NS_fsm3458_in was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_152_in was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/SRL_SIG[0][15]_i_8__6_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/call_ln179_write_output_fu_12348_ap_start_reg_reg was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/tmp_126_reg_1201 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage7 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_82_reg_35730_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_75_reg_35722_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_pp0_stage5 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_54_reg_35698_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_50_reg_35694_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_4_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln299_reg_1145 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_state[0]_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage2 was not replicated.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.024 |
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20780 ; free virtual = 58324
Phase 7 Critical Cell Optimization | Checksum: d35bb625

Time (s): cpu = 00:01:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20780 ; free virtual = 58324

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_ce0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20780 ; free virtual = 58324
Phase 8 Fanout Optimization | Checksum: 6cad4aba

Time (s): cpu = 00:01:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20780 ; free virtual = 58324

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage10_11001.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_repN.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_reg_replica
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/grp_slide_window_fu_11778_ap_ce.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/p_161_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_ce0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/cmp_i_i83_reg_22085_pp0_iter3_reg_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/ap_NS_fsm3458_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/cmp_i_i83_reg_22085_pp0_iter3_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/cmp_i_i83_reg_22085_pp0_iter3_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_152_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/SRL_SIG[0][15]_i_8__6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/SRL_SIG[0][15]_i_8__6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/call_ln179_write_output_fu_12348_ap_start_reg_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_18_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_18
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[6]_17.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_12_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3/O_n_3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_4/O_n_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_4_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_82_reg_35730_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_13
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_75_reg_35722_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_11__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_pp0_stage5.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_54_reg_35698_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_9__3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_50_reg_35694_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_reg
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3/O_n_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n_1.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_44_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_44
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_24__38_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_24__38
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage9.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[9]_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_54__36
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[3].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_108__23
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/icmp_ln84_reg_21963_pp0_iter1_reg_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_58__34
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/icmp_ln84_reg_21963_pp0_iter1_reg_reg_n_0_[0]_repN_1.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/icmp_ln84_reg_21963_pp0_iter1_reg_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__40_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__40
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_22__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_22__39
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_40__42_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_40__42
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/flow_control_loop_pipe_sequential_init_U/p_23_in.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/flow_control_loop_pipe_sequential_init_U/stride_cast2_cast_reg_2092[1]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/brmerge_mid1_reg_2371[0]_i_10_n_0.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/brmerge_mid1_reg_2371[0]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_5_n_0.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage8.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[8].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/cmp_i_i147_reg_2324_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_70__23
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/cmp_i_i147_reg_2324_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/cmp_i_i147_reg_2324_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[3].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_12__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/ap_block_pp0_stage0_subdone.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/icmp_ln61_reg_1922[0]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/i__carry_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/i__carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/mul_ln4_1_reg_2354[2]_alias.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/i__carry_i_4_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_50__28_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_50__28
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/full_n_reg_1.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_7__2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_12_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/brmerge_mid1_reg_2371[0]_i_11_n_0.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/brmerge_mid1_reg_2371[0]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_68__37_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_68__37
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_1_n_0.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_16__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_16__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_36__0_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_36__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_57_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_57
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_8_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[29].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_18__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_18__39
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry__0_i_3_n_0.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry__0_i_1_n_0.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/icmp_ln84_reg_21963_pp0_iter1_reg_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read18_int_reg[15]_i_7__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[5].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read18_int_reg[15]_i_13
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage5.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/icmp_ln84_reg_21963_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/add_ln871_reg_24283[11]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/ap_enable_reg_pp0_iter0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/ap_enable_reg_pp0_iter0_reg_i_1__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_enable_reg_pp0_iter0_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_enable_reg_pp0_iter0_reg_reg
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_keep_V_U/B_V_data_1_payload_A[2].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_keep_V_U/B_V_data_1_payload_A_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_strb_V_U/B_V_data_1_payload_B[3].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_strb_V_U/B_V_data_1_payload_B_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter1_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter1_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_port_reg_curr_input_2_reg[7]_0[5].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[5]_i_1__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_strb_V_U/B_V_data_1_payload_A[5].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_strb_V_U/B_V_data_1_payload_A_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_pp0_stage4.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter3_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter3_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/full_n_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_10__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/SRL_SIG[0][15]_i_5__11_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/SRL_SIG[0][15]_i_5__11
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/mul_ln4_1_reg_2354[0]_alias.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/i__carry_i_4_psdsp_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_102_reg_35800_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_7__5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/i__carry_i_3_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/i__carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/mul_ln4_1_reg_2354[4]_alias.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/i__carry_i_3_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[5].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_109__23
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_10__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_10__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_2_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_51_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_51
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter3_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter3_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_6_n_0.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/mul_ln4_1_reg_2354[3]_alias.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/i__carry_i_3_psdsp_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_10__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_10__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_2_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_22_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_22
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_51_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_51
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_18__44_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_18__44
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_strb_V_U/B_V_data_1_payload_A[3].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_strb_V_U/B_V_data_1_payload_A_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter1_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter1_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_strb_V_U/B_V_data_1_payload_B[5].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_strb_V_U/B_V_data_1_payload_B_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage4.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_7_n_0.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_i_1__2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_31__38_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_31__38
INFO: [Physopt 32-662] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_2_n_0.  Did not re-place instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/ult71_fu_1485_p2_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__36_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__36
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_40__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_40__39
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_10__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_10__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_2_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[29].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_23__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_23__39
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_30__38_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_30__38
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_48__42_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_48__42
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509_ap_start_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509_ap_start_reg_reg
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[31].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_pp0_stage3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/indvar_flatten95_fu_314_reg[2].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410/indvar_flatten95_fu_314_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_21__39
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage6_repN.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_10/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_10_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_9/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_9_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_51__33_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12010/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_51__33
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_17__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_17__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_8_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_20__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_20__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_9_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_31__43_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11834/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_31__43
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/full_n_reg_4.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[1][15]_i_4__2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[1][15]_i_7_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[1][15]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_keep_V_U/B_V_data_1_payload_B[5].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/regslice_both_outStream_V_keep_V_U/B_V_data_1_payload_B_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_23_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_23
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[19]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[19]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/ap_CS_fsm_reg[9].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[31]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[19]_i_9_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[19]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101[29].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12098/add_ln813_9_reg_101_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_19__38_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_19__38
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_37__42_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_37__42
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[3]_i_12__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[3]_i_12__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[3]_i_3_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[3]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[3]_i_25__0_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[3]_i_25__0
INFO: [Physopt 32-661] Optimized 97 nets.  Re-placed 97 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 97 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 97 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.024 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20779 ; free virtual = 58323
Phase 9 Single Cell Placement Optimization | Checksum: 132f1da6d

Time (s): cpu = 00:01:57 ; elapsed = 00:00:24 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20779 ; free virtual = 58323

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage10_11001.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_repN.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_reg_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/grp_slide_window_fu_11778_ap_ce.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/p_161_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_3/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20779 ; free virtual = 58323
Phase 10 Multi Cell Placement Optimization | Checksum: c28d28e9

Time (s): cpu = 00:02:06 ; elapsed = 00:00:26 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20779 ; free virtual = 58323

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20779 ; free virtual = 58323
Phase 11 Rewire | Checksum: c28d28e9

Time (s): cpu = 00:02:06 ; elapsed = 00:00:26 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20779 ; free virtual = 58323

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage10_11001 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg_n_0_[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_152_in was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_18_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_82_reg_35730_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_54_reg_35698_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_4_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[5]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_6_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/out_stream_group_15_fifo_U/out_stream_group_15_empty_n was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage3 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[3] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage7 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[6]_17 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage0_11001499_out was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/ap_CS_fsm_reg[7]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_14__1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/full_n_reg was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_102_reg_35800_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_11__1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31]_i_12__1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_10__1_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20778 ; free virtual = 58322
Phase 12 Critical Cell Optimization | Checksum: c78f08c6

Time (s): cpu = 00:02:10 ; elapsed = 00:00:28 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20778 ; free virtual = 58322

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: c78f08c6

Time (s): cpu = 00:02:10 ; elapsed = 00:00:28 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20778 ; free virtual = 58322

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: c78f08c6

Time (s): cpu = 00:02:10 ; elapsed = 00:00:28 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20778 ; free virtual = 58322

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 134 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage10_11001.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_repN.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_reg_replica
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/grp_slide_window_fu_11778_ap_ce.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/p_161_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_ce0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/cmp_i_i83_reg_22085_pp0_iter3_reg_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/ap_NS_fsm3458_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/cmp_i_i83_reg_22085_pp0_iter3_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/cmp_i_i83_reg_22085_pp0_iter3_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_152_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/SRL_SIG[0][15]_i_8__6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/SRL_SIG[0][15]_i_8__6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/call_ln179_write_output_fu_12348_ap_start_reg_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_18_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_18
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_82_reg_35730_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/select_ln1027_11_reg_22830_pp0_iter2_reg[0]_i_13
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_75_reg_35722_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_11__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_54_reg_35698_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_9__3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_50_reg_35694_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_reg
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3/O_n_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n_1.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_44_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_44
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[5]_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_22
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[3].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_108__23
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_22__39_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_22__39
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[6]_17.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage0_11001499_out.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/input_h_cast34_cast_reg_21941[8]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_12_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm[2]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3/O_n_3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_3_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_4/O_n_2.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_4_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_14__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_14__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_3_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_30_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_7_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[29].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[31].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/full_n_reg.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_10__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_102_reg_35800_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_7__5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_11__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_11__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_2_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_25_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[7]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter3_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_9_reg_22069_pp0_iter3_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31]_i_12__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31]_i_12__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31]_i_3_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31]_i_7_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[31].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_10__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_10__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_2_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[27]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[29].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[7]_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read18_int_reg[15]_i_8__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_61__37_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12054/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_61__37
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_3_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[15]_i_11__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[15]_i_11__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[15]_i_2_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_30_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_7_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[15]_i_6_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[15]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter3_reg_reg_n_0_[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter3_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_17__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_17__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_8_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[11]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage10.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_pp0_stage3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage6_repN.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_reg_i_1__2
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_41_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_41
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_16__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_16__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_8_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[11]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_19__38_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_19__38
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_37__42_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11944/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_37__42
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_71_reg_35718_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_7__8
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[5].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read18_int_reg[15]_i_13
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/icmp_ln84_reg_21963_pp0_iter1_reg_reg[0].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read18_int_reg[15]_i_7__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage5.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/full_n_reg_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_5__10
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_8__0_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/SRL_SIG[0][15]_i_8__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_2/O_n_3.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_2_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage4.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[30].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[3].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11856/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_read13_int_reg[15]_i_12__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_52__21_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11988/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_52__21
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[15]_i_19__1_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[15]_i_19__1
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[15]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[15]_i_43__0_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[15]_i_43__0
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[15]_i_9_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12076/add_ln813_9_reg_101[15]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101[30].  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_post_process_fu_12087/add_ln813_9_reg_101_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_17__11_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_12032/mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_17__11
INFO: [Physopt 32-661] Optimized 37 nets.  Re-placed 37 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 37 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.024 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20778 ; free virtual = 58322
Phase 15 Single Cell Placement Optimization | Checksum: 914ea388

Time (s): cpu = 00:02:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20778 ; free virtual = 58322

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 45 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage10_11001.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_5_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_0_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_repN.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362_ap_start_reg_reg_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/grp_slide_window_fu_11778_ap_ce.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/B_V_data_1_payload_A[63]_i_20/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4_n_0.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_5_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6/O_n.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/i_6_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/p_161_in.  Did not re-place instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_3/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321
Phase 16 Multi Cell Placement Optimization | Checksum: 96a68c94

Time (s): cpu = 00:02:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321
Phase 17 Rewire | Checksum: 96a68c94

Time (s): cpu = 00:02:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 12 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage10_11001 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_54_reg_35698_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_block_pp0_stage0_11001499_out was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/select_ln1027_1_reg_22047_pp0_iter3_reg_reg_n_0_[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_68_load_13_reg_33739[15]_i_6_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ap_CS_fsm_pp0_stage10 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[6]_17 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_pp0_stage3 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/tmp_71_reg_35718_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_enable_reg_pp0_iter0_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321
Phase 18 Critical Cell Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/yolo_upsamp_top_0/inst/line_buff_group_0_val_V_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/yolo_upsamp_top_0/inst/line_buff_group_1_val_V_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/yolo_upsamp_top_0/inst/line_buff_group_2_val_V_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/yolo_upsamp_top_0/inst/line_buff_group_3_val_V_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/yolo_upsamp_top_0/inst/line_buff_group_0_val_V_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/yolo_upsamp_top_0/inst/line_buff_group_1_val_V_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/yolo_upsamp_top_0/inst/line_buff_group_2_val_V_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/yolo_upsamp_top_0/inst/line_buff_group_3_val_V_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 36 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 14 nets.  Swapped 284 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 284 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.250 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321
Phase 27 Critical Pin Optimization | Checksum: 9574758d

Time (s): cpu = 00:02:48 ; elapsed = 00:00:36 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 18 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/local_mem_group_data_V_10_load_3_reg_236530 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/local_mem_group_data_V_10_load_11_reg_251290. Replicated 7 times.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_27_load_1_reg_26864_pp0_iter1_reg0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_45_load_5_reg_29934_pp0_iter1_reg0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_54_load_8_reg_31464_pp0_iter1_reg0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0]_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[9][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/local_mem_group_data_V_45_load_2_reg_28494_pp0_iter1_reg0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/icmp_ln84_reg_21963_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.250 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58320
Phase 28 Very High Fanout Optimization | Checksum: 7b67a565

Time (s): cpu = 00:03:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58320

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58320
Phase 29 Single Cell Placement Optimization | Checksum: 7b67a565

Time (s): cpu = 00:03:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58320

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58320
Phase 30 Multi Cell Placement Optimization | Checksum: 7b67a565

Time (s): cpu = 00:03:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58320

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 7b67a565

Time (s): cpu = 00:03:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58320

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.250 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.250 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 7b67a565

Time (s): cpu = 00:03:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58320

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 7b67a565

Time (s): cpu = 00:03:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20775 ; free virtual = 58320
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.250 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     2  |           0  |           3  |  00:00:02  |
|  Single Cell Placement   |          0.137  |          1.472  |            0  |              0  |                   268  |           0  |           3  |  00:00:18  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:07  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Critical Cell           |          0.034  |          0.328  |            2  |              0  |                     2  |           0  |           3  |  00:00:04  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.263  |          0.024  |            0  |              0  |                    14  |           0  |           1  |  00:00:01  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           1  |  00:00:14  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.434  |          1.824  |            2  |              0  |                   287  |           0  |          29  |  00:00:47  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20777 ; free virtual = 58321
Ending Physical Synthesis Task | Checksum: 11431ee09

Time (s): cpu = 00:03:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20776 ; free virtual = 58320
INFO: [Common 17-83] Releasing license: Implementation
879 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:00 ; elapsed = 00:00:54 . Memory (MB): peak = 3872.504 ; gain = 0.000 ; free physical = 20822 ; free virtual = 58366
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3881.305 ; gain = 8.004 ; free physical = 20724 ; free virtual = 58359
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3889.309 ; gain = 16.805 ; free physical = 20796 ; free virtual = 58366
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 23f09b4a ConstDB: 0 ShapeSum: 972a65bd RouteDB: 0
Post Restoration Checksum: NetGraph: 97074e06 NumContArr: b7e69dea Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14eedebf0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3897.312 ; gain = 0.000 ; free physical = 20663 ; free virtual = 58233

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14eedebf0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3917.309 ; gain = 19.996 ; free physical = 20625 ; free virtual = 58195

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14eedebf0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3917.309 ; gain = 19.996 ; free physical = 20625 ; free virtual = 58195
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: efa0ee19

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3994.191 ; gain = 96.879 ; free physical = 20583 ; free virtual = 58153
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.337  | TNS=0.000  | WHS=-0.271 | THS=-473.150|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 82476
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 82476
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: c32fa414

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 4037.191 ; gain = 139.879 ; free physical = 20569 ; free virtual = 58139

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c32fa414

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 4037.191 ; gain = 139.879 ; free physical = 20569 ; free virtual = 58139
Phase 3 Initial Routing | Checksum: 1fbd509e1

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 20565 ; free virtual = 58135

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 23c0353a9

Time (s): cpu = 00:01:36 ; elapsed = 00:00:33 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 20558 ; free virtual = 58128
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1ec6e2b41

Time (s): cpu = 00:01:44 ; elapsed = 00:00:36 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 20558 ; free virtual = 58128

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 46845
 Number of Nodes with overlaps = 26825
 Number of Nodes with overlaps = 14634
 Number of Nodes with overlaps = 6783
 Number of Nodes with overlaps = 3585
 Number of Nodes with overlaps = 1695
 Number of Nodes with overlaps = 775
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.562 | TNS=-13.841| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c50120ac

Time (s): cpu = 00:41:24 ; elapsed = 00:12:56 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 20577 ; free virtual = 58148

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4106
 Number of Nodes with overlaps = 6195
 Number of Nodes with overlaps = 2762
 Number of Nodes with overlaps = 1087
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.299 | TNS=-2.259 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 253c8d66a

Time (s): cpu = 00:57:00 ; elapsed = 00:17:11 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 19852 ; free virtual = 57792

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 5325
 Number of Nodes with overlaps = 7407
 Number of Nodes with overlaps = 5125
 Number of Nodes with overlaps = 2331
 Number of Nodes with overlaps = 1558
 Number of Nodes with overlaps = 788
 Number of Nodes with overlaps = 525
 Number of Nodes with overlaps = 417
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.310 | TNS=-1.816 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 164891b68

Time (s): cpu = 01:42:32 ; elapsed = 00:30:42 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18353 ; free virtual = 57805
Phase 4 Rip-up And Reroute | Checksum: 164891b68

Time (s): cpu = 01:42:32 ; elapsed = 00:30:42 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18353 ; free virtual = 57805

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1dbcec239

Time (s): cpu = 01:42:37 ; elapsed = 00:30:44 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18346 ; free virtual = 57799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.252 | TNS=-1.812 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 1ed2e5487

Time (s): cpu = 01:42:39 ; elapsed = 00:30:44 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18346 ; free virtual = 57799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.219 | TNS=-1.357 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 2820dfdaa

Time (s): cpu = 01:42:40 ; elapsed = 00:30:45 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.219 | TNS=-1.357 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 28da4d759

Time (s): cpu = 01:42:41 ; elapsed = 00:30:45 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798
Phase 5.1 TNS Cleanup | Checksum: 28da4d759

Time (s): cpu = 01:42:41 ; elapsed = 00:30:45 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28da4d759

Time (s): cpu = 01:42:41 ; elapsed = 00:30:46 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798
Phase 5 Delay and Skew Optimization | Checksum: 28da4d759

Time (s): cpu = 01:42:41 ; elapsed = 00:30:46 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22d95ba63

Time (s): cpu = 01:42:46 ; elapsed = 00:30:47 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.219 | TNS=-1.357 | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2534fcf1d

Time (s): cpu = 01:42:46 ; elapsed = 00:30:48 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798
Phase 6 Post Hold Fix | Checksum: 2534fcf1d

Time (s): cpu = 01:42:46 ; elapsed = 00:30:48 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 21a368a3b

Time (s): cpu = 01:42:53 ; elapsed = 00:30:49 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.219 | TNS=-1.357 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 21a368a3b

Time (s): cpu = 01:42:53 ; elapsed = 00:30:50 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18345 ; free virtual = 57798

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 38.715 %
  Global Horizontal Routing Utilization  = 42.8543 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 85.9797%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   PCIE_NULL_X45Y53 -> INT_R_X19Y53
   INT_L_X36Y18 -> INT_R_X39Y21
South Dir 4x4 Area, Max Cong = 86.5428%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X56Y94 -> INT_R_X59Y97
   INT_L_X56Y90 -> INT_R_X59Y93
   INT_L_X20Y38 -> INT_R_X23Y41
East Dir 4x4 Area, Max Cong = 87.6838%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y38 -> INT_R_X23Y41
   INT_L_X24Y38 -> INT_R_X27Y41
   INT_L_X56Y34 -> INT_R_X59Y37
   INT_L_X20Y30 -> INT_R_X23Y33
West Dir 16x16 Area, Max Cong = 91.2454%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y38 -> INT_R_X31Y53
   INT_L_X16Y22 -> INT_R_X31Y37
   INT_L_X16Y6 -> INT_R_X31Y21

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.428571 Sparse Ratio: 0.9375
Direction: West
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 21a368a3b

Time (s): cpu = 01:42:54 ; elapsed = 00:30:50 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18344 ; free virtual = 57797

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21a368a3b

Time (s): cpu = 01:42:54 ; elapsed = 00:30:50 . Memory (MB): peak = 4171.191 ; gain = 273.879 ; free physical = 18343 ; free virtual = 57796

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1dc3ca985

Time (s): cpu = 01:42:57 ; elapsed = 00:30:52 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18337 ; free virtual = 57790

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4187.199 ; gain = 0.000 ; free physical = 18336 ; free virtual = 57789
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.150. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1279c92e2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 4187.199 ; gain = 0.000 ; free physical = 18348 ; free virtual = 57801
Phase 11 Incr Placement Change | Checksum: 1dc3ca985

Time (s): cpu = 01:43:34 ; elapsed = 00:31:10 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18348 ; free virtual = 57801

Phase 12 Build RT Design
Checksum: PlaceDB: 3109e88e ConstDB: 0 ShapeSum: f692aa54 RouteDB: 36ff09de
Post Restoration Checksum: NetGraph: 6da21d2e NumContArr: c697f557 Constraints: 0 Timing: 0
Phase 12 Build RT Design | Checksum: 1343a1285

Time (s): cpu = 01:43:48 ; elapsed = 00:31:16 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18301 ; free virtual = 57754

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 1343a1285

Time (s): cpu = 01:43:49 ; elapsed = 00:31:17 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18264 ; free virtual = 57716

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 14552bdd4

Time (s): cpu = 01:43:49 ; elapsed = 00:31:17 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18264 ; free virtual = 57716
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 1d4fc5e3c

Time (s): cpu = 01:44:09 ; elapsed = 00:31:24 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18207 ; free virtual = 57660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.098 | TNS=-0.205 | WHS=-0.271 | THS=-469.914|


Router Utilization Summary
  Global Vertical Routing Utilization    = 37.4731 %
  Global Horizontal Routing Utilization  = 41.1542 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1835
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1611
  Number of Partially Routed Nets     = 224
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 1a0e81d82

Time (s): cpu = 01:44:20 ; elapsed = 00:31:27 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18202 ; free virtual = 57655

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1a0e81d82

Time (s): cpu = 01:44:20 ; elapsed = 00:31:27 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18202 ; free virtual = 57655
Phase 14 Initial Routing | Checksum: 1ad05a99a

Time (s): cpu = 01:44:23 ; elapsed = 00:31:28 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18183 ; free virtual = 57636
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                    |
+====================+===================+========================================================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11900/p_read18_int_reg_reg[10]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/p_read13_int_reg_reg[2]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/p_read13_int_reg_reg[10]/D |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 15562
 Number of Nodes with overlaps = 10061
 Number of Nodes with overlaps = 7194
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 15.1 Global Iteration 0 | Checksum: 1a372f373

Time (s): cpu = 01:57:24 ; elapsed = 00:35:30 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18208 ; free virtual = 57660

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 18374
 Number of Nodes with overlaps = 9029
 Number of Nodes with overlaps = 3142
 Number of Nodes with overlaps = 1402
 Number of Nodes with overlaps = 616
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.841 | TNS=-127.997| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 13ec7f448

Time (s): cpu = 02:14:07 ; elapsed = 00:40:54 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18199 ; free virtual = 57652

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 1030
 Number of Nodes with overlaps = 1418
 Number of Nodes with overlaps = 692
 Number of Nodes with overlaps = 776
 Number of Nodes with overlaps = 379
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.611 | TNS=-37.114| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 1af131080

Time (s): cpu = 02:24:01 ; elapsed = 00:45:26 . Memory (MB): peak = 4187.199 ; gain = 289.887 ; free physical = 18193 ; free virtual = 57646

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 503
 Number of Nodes with overlaps = 2052
 Number of Nodes with overlaps = 1896
 Number of Nodes with overlaps = 1212
 Number of Nodes with overlaps = 751
 Number of Nodes with overlaps = 440
 Number of Nodes with overlaps = 303
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.406 | TNS=-1.659 | WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 1be07e60f

Time (s): cpu = 02:39:31 ; elapsed = 00:50:42 . Memory (MB): peak = 4190.242 ; gain = 292.930 ; free physical = 18197 ; free virtual = 57650

Phase 15.5 Global Iteration 4
 Number of Nodes with overlaps = 1838
 Number of Nodes with overlaps = 1805
 Number of Nodes with overlaps = 1056
 Number of Nodes with overlaps = 368
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.262 | TNS=-0.897 | WHS=N/A    | THS=N/A    |

Phase 15.5 Global Iteration 4 | Checksum: 111649598

Time (s): cpu = 02:50:38 ; elapsed = 00:54:14 . Memory (MB): peak = 4195.242 ; gain = 297.930 ; free physical = 16840 ; free virtual = 57893

Phase 15.6 Global Iteration 5
 Number of Nodes with overlaps = 1063
 Number of Nodes with overlaps = 1446
 Number of Nodes with overlaps = 507
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.338 | TNS=-1.374 | WHS=N/A    | THS=N/A    |

Phase 15.6 Global Iteration 5 | Checksum: 16a84d36f

Time (s): cpu = 02:58:20 ; elapsed = 00:57:07 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16845 ; free virtual = 57899
Phase 15 Rip-up And Reroute | Checksum: 16a84d36f

Time (s): cpu = 02:58:20 ; elapsed = 00:57:07 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16845 ; free virtual = 57899

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: d56ef81c

Time (s): cpu = 02:58:25 ; elapsed = 00:57:08 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16841 ; free virtual = 57895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.262 | TNS=-0.455 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 13ce8ff5e

Time (s): cpu = 02:58:26 ; elapsed = 00:57:09 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16839 ; free virtual = 57893
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.262 | TNS=-0.455 | WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 12cb0099c

Time (s): cpu = 02:58:26 ; elapsed = 00:57:09 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16839 ; free virtual = 57893
Phase 16.1 TNS Cleanup | Checksum: 12cb0099c

Time (s): cpu = 02:58:26 ; elapsed = 00:57:09 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16839 ; free virtual = 57893

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 12cb0099c

Time (s): cpu = 02:58:26 ; elapsed = 00:57:09 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16839 ; free virtual = 57893
Phase 16 Delay and Skew Optimization | Checksum: 12cb0099c

Time (s): cpu = 02:58:27 ; elapsed = 00:57:09 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16839 ; free virtual = 57893

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 12f249f74

Time (s): cpu = 02:58:32 ; elapsed = 00:57:11 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16836 ; free virtual = 57889
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.262 | TNS=-0.455 | WHS=0.012  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 15fa120a7

Time (s): cpu = 02:58:32 ; elapsed = 00:57:11 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16836 ; free virtual = 57889
Phase 17 Post Hold Fix | Checksum: 15fa120a7

Time (s): cpu = 02:58:32 ; elapsed = 00:57:11 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16836 ; free virtual = 57889

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 160d655fd

Time (s): cpu = 02:58:39 ; elapsed = 00:57:13 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16836 ; free virtual = 57889
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.262 | TNS=-0.455 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 160d655fd

Time (s): cpu = 02:58:39 ; elapsed = 00:57:13 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16836 ; free virtual = 57889

Phase 19 Reset Design
INFO: [Route 35-307] 82480 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 9be1599c NumContArr: 54bfae89 Constraints: 0 Timing: 8447bd0b

Phase 19.1 Create Timer
Phase 19.1 Create Timer | Checksum: 174e8c530

Time (s): cpu = 02:58:40 ; elapsed = 00:57:14 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16879 ; free virtual = 57932
Phase 19 Reset Design | Checksum: 174e8c530

Time (s): cpu = 02:58:45 ; elapsed = 00:57:15 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16919 ; free virtual = 57973

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.219 | TNS=-1.326 | WHS=0.012  | THS=0.000  |

Phase 20 Post Router Timing | Checksum: 12d4110e7

Time (s): cpu = 02:59:01 ; elapsed = 00:57:19 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 16904 ; free virtual = 57957
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 02:59:01 ; elapsed = 00:57:19 . Memory (MB): peak = 4199.242 ; gain = 301.930 ; free physical = 17019 ; free virtual = 58073

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
917 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:59:05 ; elapsed = 00:57:21 . Memory (MB): peak = 4199.242 ; gain = 309.934 ; free physical = 17019 ; free virtual = 58073
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4215.250 ; gain = 8.004 ; free physical = 16903 ; free virtual = 58060
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4271.277 ; gain = 72.035 ; free physical = 16975 ; free virtual = 58061
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 4279.281 ; gain = 0.000 ; free physical = 17010 ; free virtual = 58096
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
929 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4303.293 ; gain = 24.012 ; free physical = 16967 ; free virtual = 58067
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16931 ; free virtual = 58032
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 14.59s |  WALL: 4.07s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16931 ; free virtual = 58031

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.219 | TNS=-1.326 | WHS=0.012 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 132196448

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16898 ; free virtual = 57999

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.219 | TNS=-1.326 | WHS=0.012 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11922/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/PCOUT[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0].
INFO: [Physopt 32-710] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce. Critical path length was reduced through logic transformation on cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_ce_reg_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.184. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/grp_slide_window_fu_11778_ap_ce.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/PCOUT[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_65__43_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_104__16_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.090. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/local_mem_group_data_V_22_U/ram0_reg_1[0].
INFO: [Physopt 32-710] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ap_CS_fsm_reg[6]. Critical path length was reduced through logic transformation on cell design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_out_stream_merge_fu_12362/ram0_reg_i_2__2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.051. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/ram0_reg_i_23_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.015. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/grp_window_max_pool_fu_744/select_ln160_1_reg_78[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/grp_window_max_pool_fu_744/icmp_ln1649_1_fu_48_p2_carry__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/grp_window_max_pool_fu_744/icmp_ln1649_1_fu_48_p2_carry_i_4__0_n_0.
INFO: [Physopt 32-663] Processed net design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/grp_window_max_pool_fu_744/select_ln160_fu_40_p3__47[1].  Re-placed instance design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/grp_window_max_pool_fu_744/select_ln160_1_reg_78[1]_i_2__0
INFO: [Physopt 32-952] Improved path group WNS = -0.010. Path group: clk_fpga_0. Processed net: design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/grp_window_max_pool_fu_744/select_ln160_fu_40_p3__47[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11966/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/ap_CS_fsm_reg[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/grp_window_macc_fu_11878/mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg_i_28__39_n_0.
INFO: [Physopt 32-703] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/icmp_ln84_reg_21963_pp0_iter1_reg_reg_n_0_[0]. Clock skew was adjusted for instance design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/icmp_ln84_reg_21963_pp0_iter1_reg_reg[0].
INFO: [Physopt 32-735] Processed net design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/icmp_ln84_reg_21963_pp0_iter1_reg_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.014 | TNS=0.000 | WHS=0.012 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.014 | TNS=0.000 | WHS=0.012 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 132196448

Time (s): cpu = 00:01:54 ; elapsed = 00:01:14 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16705 ; free virtual = 57806
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16705 ; free virtual = 57806
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.014 | TNS=0.000 | WHS=0.012 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.233  |          1.326  |            0  |              0  |                     6  |           0  |           1  |  00:01:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16705 ; free virtual = 57806
Ending Physical Synthesis Task | Checksum: dea5ea90

Time (s): cpu = 00:01:55 ; elapsed = 00:01:14 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16707 ; free virtual = 57808
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:19 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16832 ; free virtual = 57933
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16720 ; free virtual = 57925
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4303.293 ; gain = 0.000 ; free physical = 16804 ; free virtual = 57937
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg input design_1_i/yolo_conv_top_0/inst/grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln871_reg_2446_reg input design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln871_reg_2446_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_1_reg_2456_reg input design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_1_reg_2456_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_1_reg_2456_reg input design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_1_reg_2456_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_fu_1808_p2 input design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_fu_1808_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_fu_1808_p2 input design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_fu_1808_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/mul_ln4_1_reg_826_reg input design_1_i/yolo_max_pool_top_0/inst/mul_ln4_1_reg_826_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_acc_top_0/inst/mul_9ns_4ns_13_1_1_U48/dout output design_1_i/yolo_acc_top_0/inst/mul_9ns_4ns_13_1_1_U48/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/mul_9ns_4ns_13_1_1_U366/dout output design_1_i/yolo_conv_top_0/inst/mul_9ns_4ns_13_1_1_U366/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/mul_ln4_1_reg_2354_reg output design_1_i/yolo_conv_top_0/inst/mul_ln4_1_reg_2354_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_fu_1808_p2 output design_1_i/yolo_max_pool_top_0/inst/grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598/add_ln984_fu_1808_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__0 output design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__0__0 output design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__1 output design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__2 output design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_acc_top_0/inst/mul_9ns_4ns_13_1_1_U48/dout multiplier stage design_1_i/yolo_acc_top_0/inst/mul_9ns_4ns_13_1_1_U48/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/mul_9ns_4ns_13_1_1_U366/dout multiplier stage design_1_i/yolo_conv_top_0/inst/mul_9ns_4ns_13_1_1_U366/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/mul_ln4_1_reg_2354_reg multiplier stage design_1_i/yolo_conv_top_0/inst/mul_ln4_1_reg_2354_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/mul_ln4_1_reg_826_reg multiplier stage design_1_i/yolo_max_pool_top_0/inst/mul_ln4_1_reg_826_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout__0 multiplier stage design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__0 multiplier stage design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__0__0 multiplier stage design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__1 multiplier stage design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__2 multiplier stage design_1_i/yolo_yolo_top_0/inst/grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_yolo_top_0/inst/mul_5ns_8ns_13_1_1_U33/dout multiplier stage design_1_i/yolo_yolo_top_0/inst/mul_5ns_8ns_13_1_1_U33/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG is driven by another global buffer design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica. Remove non-muxed BUFG if it is not desired
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN (net: design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENARDEN (net: design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 has an input control pin design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/ENARDEN (net: design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 has an input control pin design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/ENARDEN (net: design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 44 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 28 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4445.605 ; gain = 142.312 ; free physical = 16818 ; free virtual = 57960
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 03:40:14 2024...
