

<module description="" id="HSM_SOC_CTRL">
  
  
  <register acronym="PID" description=" PID register " id="PID" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="HW_REG0" description="" id="HW_REG0" offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hwreg0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_REG1" description="" id="HW_REG1" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hwreg1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PREVIOUS_NAME" description="" id="PREVIOUS_NAME" offset="0xC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hwreg2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_REG3" description="" id="HW_REG3" offset="0x10" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hwreg3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="SECAP_TX_DATA" description="" id="SECAP_TX_DATA" offset="0x14" width="32">
    
  <bitfield begin="31" description="This register is used to pass data to the system security logic. The data is transmit from the external JTAG interface and hence is the Rx path for the SECAP interface." end="0" id="JTAGTXDATA" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="SECAP_TX_CONTROL" description="" id="SECAP_TX_CONTROL" offset="0x18" width="32">
    
  <bitfield begin="31" description="This register is provides the handshake for the JTAGTXDATA Register and can also be used to pass control information to the system security logic." end="1" id="JTAGTXCONTROL" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Tx Interrupt to indicate avaliablity of TXDATA . 1 - TXDATA available ; 0 - TXDATA not available" end="0" id="TXDATA_AVAIL" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SECAP_RX_DATA" description="" id="SECAP_RX_DATA" offset="0x1C" width="32">
    
  <bitfield begin="31" description="This register is used to pass data from the system security logic. The data is transmit from the SECAP interface to external JTAG interface and hence is the Tx path for the SECAP interface." end="0" id="JTAGRXDATA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="SECAP_RX_CONTROL" description="" id="SECAP_RX_CONTROL" offset="0x20" width="32">
    
  <bitfield begin="31" description="This register is provides the handshake for the JTAGRXDATA Register and can also be used to pass control information from the system security logic" end="1" id="JTAGRXCONTROL" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description="Tx Interrupt to indicate avaliablity of RXDATA . 1 - RXDATA available ; 0 - RXDATA not available" end="0" id="RXDATA_AVAIL" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MBOX_MEMINIT_START" description="" id="HSM_MBOX_MEMINIT_START" offset="0x24" width="32">
    
  <bitfield begin="0" description="Write pulse bit field: Start Memory intialization of  Param memory.Write 0x1 to start memory initilization.Write 0x0 after ensuring Memory intilization is in progress or has completed.Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  MEMINIT_DONE)" end="0" id="hsm_mbox_meminit_start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MBOX_MEMINIT_STATUS" description="" id="HSM_MBOX_MEMINIT_STATUS" offset="0x28" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  Param memory is in progress." end="0" id="hsm_mbox_meminit_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MBOX_MEMINIT_DONE" description="" id="HSM_MBOX_MEMINIT_DONE" offset="0x2C" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  Param memory is complte. Write 0x1 to clear status. Refer  Memory initialization sequnce in EDMA section for more details" end="0" id="hsm_mbox_meminit_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MBOX_WRITE_DONE" description="" id="HSM_MBOX_WRITE_DONE" offset="0x30" width="32">
    
  <bitfield begin="28" description="Write pulse bit field: This register should be written once finishing writing into the mailbox memory of processor 7" end="28" id="proc_7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Write pulse bit field: This register should be written once finishing writing into the mailbox memory of processor 6" end="24" id="proc_6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Write pulse bit field: This register should be written once finishing writing into the mailbox memory of processor 5" end="20" id="proc_5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Write pulse bit field: This register should be written once finishing writing into the mailbox memory of processor 4" end="16" id="proc_4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Write pulse bit field: This register should be written once finishing writing into the mailbox memory of processor 3" end="12" id="proc_3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Write pulse bit field: This register should be written once finishing writing into the mailbox memory of processor 2" end="8" id="proc_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Write pulse bit field: This register should be written once finishing writing into the mailbox memory of processor 1" end="4" id="proc_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Write pulse bit field: This register should be written once finishing writing into the mailbox memory of processor 0" end="0" id="proc_0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MBOX_READ_REQ" description="" id="HSM_MBOX_READ_REQ" offset="0x34" width="32">
    
  <bitfield begin="28" description="This is request from  processor 7 to HSM. Requesting it to read from mailbox." end="28" id="proc_7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="This is request from  processor 6 to HSM. Requesting it to read from mailbox." end="24" id="proc_6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="This is request from  processor 5 to HSM. Requesting it to read from mailbox." end="20" id="proc_5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="This is request from  processor 4 to HSM. Requesting it to read from mailbox." end="16" id="proc_4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="This is request from  processor 3 to HSM. Requesting it to read from mailbox." end="12" id="proc_3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="This is request from  processor 2 to HSM. Requesting it to read from mailbox." end="8" id="proc_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="This is request from  processor 1 to HSM. Requesting it to read from mailbox." end="4" id="proc_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="This is request from  processor 0 to HSM. Requesting it to read from mailbox." end="0" id="proc_0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MBOX_READ_DONE" description="" id="HSM_MBOX_READ_DONE" offset="0x38" width="32">
    
  <bitfield begin="28" description="This register should be written once finishing reading from hsm's mailbox written by proc 7" end="28" id="proc_7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="This register should be written once finishing reading from hsm's mailbox written by proc 6" end="24" id="proc_6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="This register should be written once finishing reading from hsm's mailbox written by proc 5" end="20" id="proc_5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="This register should be written once finishing reading from hsm's mailbox written by proc 4" end="16" id="proc_4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="This register should be written once finishing reading from hsm's mailbox written by proc 3" end="12" id="proc_3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="This register should be written once finishing reading from hsm's mailbox written by proc 2" end="8" id="proc_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="This register should be written once finishing reading from hsm's mailbox written by proc 1" end="4" id="proc_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="This register should be written once finishing reading from hsm's mailbox written by proc 0" end="0" id="proc_0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_CAPEVNT_SEL0" description="" id="HSM_CAPEVNT_SEL0" offset="0x3C" width="32">
    
  <bitfield begin="29" description="Used to select one of the 64 interrupts which would go as second trigger to WDT" end="24" id="src1_wdt" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="21" description="Used to select one of the 64 interrupts which would go as first trigger to WDT" end="16" id="src0_wdt" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="13" description="Used to select one of the 64 interrupts which would go as second trigger to RTI" end="8" id="src1_rti" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="5" description="Used to select one of the 64 interrupts which would go as first trigger to RTI" end="0" id="src0_rti" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="HSM_DMA_REQ" description="" id="HSM_DMA_REQ" offset="0x40" width="32">
    
  <bitfield begin="2" description="Software configration for DMA Request" end="0" id="select" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_IRQ_REQ" description="" id="HSM_IRQ_REQ" offset="0x44" width="32">
    
  <bitfield begin="3" description="Write pulse bit field: Software configration for INT Request" end="0" id="select" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="HSM_ESM_REQ" description="" id="HSM_ESM_REQ" offset="0x48" width="32">
    
  <bitfield begin="1" description="Software configration for ESM Request" end="0" id="select" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="HSM_ESM_GRP2_MASK0" description="" id="HSM_ESM_GRP2_MASK0" offset="0x4C" width="32">
    
  <bitfield begin="30" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="28" id="line7" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="24" id="line6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="20" id="line5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="16" id="line4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="12" id="line3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="8" id="line2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="4" id="line1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="0" id="line0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_ESM_GRP2_MASK1" description="" id="HSM_ESM_GRP2_MASK1" offset="0x50" width="32">
    
  <bitfield begin="30" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="28" id="line15" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="24" id="line14" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="20" id="line13" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="16" id="line12" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="12" id="line11" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="8" id="line10" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="4" id="line9" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="0" id="line8" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_ESM_GRP2_MASK2" description="" id="HSM_ESM_GRP2_MASK2" offset="0x54" width="32">
    
  <bitfield begin="30" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="28" id="line23" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="24" id="line22" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="20" id="line21" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="16" id="line20" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="12" id="line19" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="8" id="line18" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="4" id="line17" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="0" id="line16" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_ESM_GRP2_MASK3" description="" id="HSM_ESM_GRP2_MASK3" offset="0x58" width="32">
    
  <bitfield begin="30" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="28" id="line31" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="24" id="line30" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="20" id="line29" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="16" id="line28" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="12" id="line27" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="8" id="line26" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="4" id="line25" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="0" id="line24" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_ESM_GRP3_MASK0" description="" id="HSM_ESM_GRP3_MASK0" offset="0x5C" width="32">
    
  <bitfield begin="30" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="28" id="line7" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="24" id="line6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="20" id="line5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="16" id="line4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="12" id="line3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="8" id="line2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="4" id="line1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="0" id="line0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_ESM_GRP3_MASK1" description="" id="HSM_ESM_GRP3_MASK1" offset="0x60" width="32">
    
  <bitfield begin="30" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="28" id="line15" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="24" id="line14" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="20" id="line13" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="16" id="line12" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="12" id="line11" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="8" id="line10" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="4" id="line9" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="0" id="line8" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_ESM_GRP3_MASK2" description="" id="HSM_ESM_GRP3_MASK2" offset="0x64" width="32">
    
  <bitfield begin="30" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="28" id="line23" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="24" id="line22" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="20" id="line21" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="16" id="line20" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="12" id="line19" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="8" id="line18" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="4" id="line17" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="0" id="line16" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_ESM_GRP3_MASK3" description="" id="HSM_ESM_GRP3_MASK3" offset="0x68" width="32">
    
  <bitfield begin="30" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="28" id="line31" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="24" id="line30" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="20" id="line29" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="16" id="line28" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="12" id="line27" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="8" id="line26" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="4" id="line25" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Writing 3'b111 will un-mask the ESM error for the respective group and line" end="0" id="line24" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_MSS_RST_CAUSE" description="" id="HSM_MSS_RST_CAUSE" offset="0x6C" width="32">
    
  <bitfield begin="15" description="Indicates the Reset Cause of MSS Has the status because of which reset has happened. Bit0: por_reset Bit1: warm reset Bit2: stc reset Bit3: mmr_reset for resetting CPU0 and vim0 Bit4: mmr_reset for resetting CPU1 and VIM1 Bit5: mmr_reset for resettng CPU0 only Bit6: mmr_reset for resetting CPU1 only  Bit7: reset caused becasue for dbg_rst_req by CPU0 Bit8: reset caused becasue for dbg_rst_req by CPU0 Bit9: reset caused by the reset_fsm" end="0" id="status" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="HSM_MSS_RST_CAUSE_CLR" description="" id="HSM_MSS_RST_CAUSE_CLR" offset="0x70" width="32">
    
  <bitfield begin="2" description="Write pulse bit field: Writing '111' will clear the HSM_MSS_RST_CAUSE_STATUS field" end="0" id="clear" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_SECURE_BOOT_INFO_REG0" description="" id="HSM_SECURE_BOOT_INFO_REG0" offset="0x74" width="32">
    
  <bitfield begin="31" description="Secure Boot Status Registers" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_SECURE_BOOT_INFO_REG1" description="" id="HSM_SECURE_BOOT_INFO_REG1" offset="0x78" width="32">
    
  <bitfield begin="31" description="Secure Boot Status Registers" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_SECURE_BOOT_INFO_REG2" description="" id="HSM_SECURE_BOOT_INFO_REG2" offset="0x7C" width="32">
    
  <bitfield begin="31" description="Secure Boot Status Registers" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_SECURE_BOOT_INFO_REG3" description="" id="HSM_SECURE_BOOT_INFO_REG3" offset="0x80" width="32">
    
  <bitfield begin="31" description="Secure Boot Status Registers" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_SECURE_BOOT_INFO_REG4" description="" id="HSM_SECURE_BOOT_INFO_REG4" offset="0x84" width="32">
    
  <bitfield begin="31" description="Secure Boot Status Registers" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_SECURE_BOOT_INFO_REG5" description="" id="HSM_SECURE_BOOT_INFO_REG5" offset="0x88" width="32">
    
  <bitfield begin="31" description="Secure Boot Status Registers" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_SECURE_BOOT_INFO_REG6" description="" id="HSM_SECURE_BOOT_INFO_REG6" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Secure Boot Status Registers" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_SECURE_BOOT_INFO_REG7" description="" id="HSM_SECURE_BOOT_INFO_REG7" offset="0x90" width="32">
    
  <bitfield begin="31" description="Secure Boot Status Registers" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CR5SS_RST_INTAGG_MASK" description="" id="HSM_CR5SS_RST_INTAGG_MASK" offset="0x94" width="32">
    
  <bitfield begin="4" description="RESERVED: Dont touch" end="4" id="CR5B_VIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Writing '1' will mask the respective MSS R5SS RST interrupt line" end="3" id="CR5A_VIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="RESERVED: Dont touch" end="2" id="CR5B" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Writing '1' will mask the respective MSS R5SS RST interrupt line" end="1" id="CR5A" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' will mask the respective MSS R5SS RST interrupt line" end="0" id="CR5SS_POR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_CR5SS_RST_INTAGG_STATUS" description="" id="HSM_CR5SS_RST_INTAGG_STATUS" offset="0x98" width="32">
    
  <bitfield begin="4" description="RESERVED: Dont touche" end="4" id="CR5B_VIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the post mask status of the respective MSS R5SS RST interrupt line" end="3" id="CR5A_VIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the post mask status of the respective MSS R5SS RST interrupt line" end="2" id="CR5B" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the post mask status of the respective MSS R5SS RST interrupt line" end="1" id="CR5A" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the post mask status of the respective MSS R5SS RST interrupt line" end="0" id="CR5SS_POR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_CR5SS_RST_INTAGG_STATUS_RAW" description="" id="HSM_CR5SS_RST_INTAGG_STATUS_RAW" offset="0x9C" width="32">
    
  <bitfield begin="4" description="RESERVED: Dont touch" end="4" id="CR5B_VIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the pre mask status of the respective MSS R5SS RST interrupt line" end="3" id="CR5A_VIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the pre mask status of the respective MSS R5SS RST interrupt line" end="2" id="CR5B" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the pre mask status of the respective MSS R5SS RST interrupt line" end="1" id="CR5A" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the pre mask status of the respective MSS R5SS RST interrupt line" end="0" id="CR5SS_POR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_TO_MSS_INT_MASK" description="" id="HSM_TO_MSS_INT_MASK" offset="0xA0" width="32">
    
  <bitfield begin="30" description="Writing 3'b111 will un-mask the respective HSM Interrupt line to MSS" end="28" id="esm_lo" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Writing 3'b111 will un-mask the respective HSM Interrupt line to MSS" end="24" id="esm_hi" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Writing 3'b111 will un-mask the respective HSM Interrupt line to MSS" end="20" id="aes_p" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Writing 3'b111 will un-mask the respective HSM Interrupt line to MSS" end="16" id="aes_s" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Writing 3'b111 will un-mask the respective HSM Interrupt line to MSS" end="12" id="pka" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Writing 3'b111 will un-mask the respective HSM Interrupt line to MSS" end="8" id="trng" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Writing 3'b111 will un-mask the respective HSM Interrupt line to MSS" end="4" id="sha_p" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Writing 3'b111 will un-mask the respective HSM Interrupt line to MSS" end="0" id="sha_s" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_WDT_RST_CONFIG" description="" id="HSM_WDT_RST_CONFIG" offset="0xA4" width="32">
    
  <bitfield begin="2" description="Writing 3'b111 will enable WDT Reset Propogation" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HSM_PERIPH_ERRAGG_MASK0" description="" id="HSM_PERIPH_ERRAGG_MASK0" offset="0xA8" width="32">
    
  <bitfield begin="27" description="RESERVED: Dont touch" end="27" id="top_mdo_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="RESERVED: Dont touch" end="26" id="top_mdo_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Writing '1' will mask the respective peripheral error line" end="25" id="rcss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Writing '1' will mask the respective peripheral error line" end="24" id="rcss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Writing '1' will mask the respective peripheral error line" end="23" id="rcss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Writing '1' will mask the respective peripheral error line" end="22" id="rcss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Writing '1' will mask the respective peripheral error line" end="21" id="hwa_cfg_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Writing '1' will mask the respective peripheral error line" end="20" id="hwa_cfg_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="RESERVED: Dont touch" end="19" id="dss_cm4_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="RESERVED: Dont touche" end="18" id="dss_cm4_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Writing '1' will mask the respective peripheral error line" end="17" id="dss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Writing '1' will mask the respective peripheral error line" end="16" id="dss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Writing '1' will mask the respective peripheral error line" end="15" id="dss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Writing '1' will mask the respective peripheral error line" end="14" id="dss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Writing '1' will mask the respective peripheral error line" end="13" id="hsm_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Writing '1' will mask the respective peripheral error line" end="12" id="hsm_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Writing '1' will mask the respective peripheral error line" end="11" id="hsm_soc_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Writing '1' will mask the respective peripheral error line" end="10" id="hsm_soc_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="RESERVED: Dont touch" end="9" id="top_aurora_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="RESERVED: Dont touch" end="8" id="top_aurora_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Writing '1' will mask the respective peripheral error line" end="7" id="top_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Writing '1' will mask the respective peripheral error line" end="6" id="top_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Writing '1' will mask the respective peripheral error line" end="5" id="top_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Writing '1' will mask the respective peripheral error line" end="4" id="top_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Writing '1' will mask the respective peripheral error line" end="3" id="mss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Writing '1' will mask the respective peripheral error line" end="2" id="mss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Writing '1' will mask the respective peripheral error line" end="1" id="mss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' will mask the respective peripheral error line" end="0" id="mss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_PERIPH_ERRAGG_STATUS0" description="" id="HSM_PERIPH_ERRAGG_STATUS0" offset="0xAC" width="32">
    
  <bitfield begin="27" description="RESERVED: Dont touch" end="27" id="top_mdo_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="RESERVED: Dont touch" end="26" id="top_mdo_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Indicates the post mask status of the respective peripheral error line" end="25" id="rcss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Indicates the post mask status of the respective peripheral error line" end="24" id="rcss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Indicates the post mask status of the respective peripheral error line" end="23" id="rcss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Indicates the post mask status of the respective peripheral error line" end="22" id="rcss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Indicates the post mask status of the respective peripheral error line" end="21" id="hwa_cfg_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Indicates the post mask status of the respective peripheral error line" end="20" id="hwa_cfg_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="RESERVED: Dont touch" end="19" id="dss_cm4_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="RESERVED: Dont touch" end="18" id="dss_cm4_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Indicates the post mask status of the respective peripheral error line" end="17" id="dss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Indicates the post mask status of the respective peripheral error line" end="16" id="dss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Indicates the post mask status of the respective peripheral error line" end="15" id="dss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Indicates the post mask status of the respective peripheral error line" end="14" id="dss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Indicates the post mask status of the respective peripheral error line" end="13" id="hsm_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Indicates the post mask status of the respective peripheral error line" end="12" id="hsm_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Indicates the post mask status of the respective peripheral error line" end="11" id="hsm_soc_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Indicates the post mask status of the respective peripheral error line" end="10" id="hsm_soc_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="RESERVED: Dont touch" end="9" id="top_aurora_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="RESERVED: Dont touch" end="8" id="top_aurora_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Indicates the post mask status of the respective peripheral error line" end="7" id="top_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Indicates the post mask status of the respective peripheral error line" end="6" id="top_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Indicates the post mask status of the respective peripheral error line" end="5" id="top_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Indicates the post mask status of the respective peripheral error line" end="4" id="top_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the post mask status of the respective peripheral error line" end="3" id="mss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the post mask status of the respective peripheral error line" end="2" id="mss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the post mask status of the respective peripheral error line" end="1" id="mss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the post mask status of the respective peripheral error line" end="0" id="mss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_PERIPH_ERRAGG_STATUS_RAW0" description="" id="HSM_PERIPH_ERRAGG_STATUS_RAW0" offset="0xB0" width="32">
    
  <bitfield begin="27" description="RESERVED: Dont touche" end="27" id="top_mdo_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="RESERVED: Dont touch" end="26" id="top_mdo_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Indicates the pre mask status of the respective peripheral error line" end="25" id="rcss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Indicates the pre mask status of the respective peripheral error line" end="24" id="rcss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Indicates the pre mask status of the respective peripheral error line" end="23" id="rcss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Indicates the pre mask status of the respective peripheral error line" end="22" id="rcss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Indicates the pre mask status of the respective peripheral error line" end="21" id="hwa_cfg_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Indicates the pre mask status of the respective peripheral error line" end="20" id="hwa_cfg_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="RESERVED: Dont touch" end="19" id="dss_cm4_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="RESERVED: Dont touch" end="18" id="dss_cm4_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Indicates the pre mask status of the respective peripheral error line" end="17" id="dss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Indicates the pre mask status of the respective peripheral error line" end="16" id="dss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Indicates the pre mask status of the respective peripheral error line" end="15" id="dss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Indicates the pre mask status of the respective peripheral error line" end="14" id="dss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Indicates the pre mask status of the respective peripheral error line" end="13" id="hsm_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Indicates the pre mask status of the respective peripheral error line" end="12" id="hsm_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Indicates the pre mask status of the respective peripheral error line" end="11" id="hsm_soc_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Indicates the pre mask status of the respective peripheral error line" end="10" id="hsm_soc_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="RESERVED: Dont touch" end="9" id="top_aurora_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="RESERVED: Dont touche" end="8" id="top_aurora_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Indicates the pre mask status of the respective peripheral error line" end="7" id="top_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Indicates the pre mask status of the respective peripheral error line" end="6" id="top_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Indicates the pre mask status of the respective peripheral error line" end="5" id="top_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Indicates the pre mask status of the respective peripheral error line" end="4" id="top_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the pre mask status of the respective peripheral error line" end="3" id="mss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the pre mask status of the respective peripheral error line" end="2" id="mss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the pre mask status of the respective peripheral error line" end="1" id="mss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the pre mask status of the respective peripheral error line" end="0" id="mss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_PERIPH_ERRAGG_MASK1" description="" id="HSM_PERIPH_ERRAGG_MASK1" offset="0xB4" width="32">
    
  <bitfield begin="16" description="Writing '1' will mask the respective peripheral error line" end="16" id="mpu_rd_hsm" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Writing '1' will mask the respective peripheral error line" end="15" id="mpu_rd_dss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="RESERVED: Dont touch" end="14" id="mpu_rd_dss_hwa_proc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Writing '1' will mask the respective peripheral error line" end="13" id="mpu_rd_dss_hwa_dma1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Writing '1' will mask the respective peripheral error line" end="12" id="mpu_rd_dss_hwa_dma0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="RESERVED: Dont touch" end="11" id="mpu_rd_dss_l3_bankd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="RESERVED: Dont touch" end="10" id="mpu_rd_dss_l3_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Writing '1' will mask the respective peripheral error line" end="9" id="mpu_rd_dss_l3_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Writing '1' will mask the respective peripheral error line" end="8" id="mpu_rd_dss_l3_banka" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Writing '1' will mask the respective peripheral error line" end="7" id="mpu_rd_mss_l2_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Writing '1' will mask the respective peripheral error line" end="6" id="mpu_rd_mss_cr5a_axis" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Writing '1' will mask the respective peripheral error line" end="5" id="mpu_rd_mss_qspi" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Writing '1' will mask the respective peripheral error line" end="4" id="mpu_rd_mss_pcra" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Writing '1' will mask the respective peripheral error line" end="3" id="mpu_rd_mss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Writing '1' will mask the respective peripheral error line" end="2" id="mpu_rd_hsm_dthe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Writing '1' will mask the respective peripheral error line" end="1" id="mpu_rd_mss_l2_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' will mask the respective peripheral error line" end="0" id="mpu_rd_mss_l2_banka" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_PERIPH_ERRAGG_STATUS1" description="" id="HSM_PERIPH_ERRAGG_STATUS1" offset="0xB8" width="32">
    
  <bitfield begin="16" description="Indicates the post mask status of the respective peripheral error line" end="16" id="mpu_rd_hsm" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Indicates the post mask status of the respective peripheral error line" end="15" id="mpu_rd_dss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="RESERVED: Dont touch" end="14" id="mpu_rd_dss_hwa_proc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Indicates the post mask status of the respective peripheral error line" end="13" id="mpu_rd_dss_hwa_dma1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Indicates the post mask status of the respective peripheral error line" end="12" id="mpu_rd_dss_hwa_dma0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="RESERVED: Dont touche" end="11" id="mpu_rd_dss_l3_bankd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="RESERVED: Dont touch" end="10" id="mpu_rd_dss_l3_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Indicates the post mask status of the respective peripheral error line" end="9" id="mpu_rd_dss_l3_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Indicates the post mask status of the respective peripheral error line" end="8" id="mpu_rd_dss_l3_banka" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Indicates the post mask status of the respective peripheral error line" end="7" id="mpu_rd_mss_l2_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Indicates the post mask status of the respective peripheral error line" end="6" id="mpu_rd_mss_cr5a_axis" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Indicates the post mask status of the respective peripheral error line" end="5" id="mpu_rd_mss_qspi" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Indicates the post mask status of the respective peripheral error line" end="4" id="mpu_rd_mss_pcra" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the post mask status of the respective peripheral error line" end="3" id="mpu_rd_mss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the post mask status of the respective peripheral error line" end="2" id="mpu_rd_hsm_dthe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the post mask status of the respective peripheral error line" end="1" id="mpu_rd_mss_l2_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the post mask status of the respective peripheral error line" end="0" id="mpu_rd_mss_l2_banka" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_PERIPH_ERRAGG_STATUS_RAW1" description="" id="HSM_PERIPH_ERRAGG_STATUS_RAW1" offset="0xBC" width="32">
    
  <bitfield begin="16" description="Indicates the pre mask status of the respective peripheral error line" end="16" id="mpu_rd_hsm" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Indicates the pre mask status of the respective peripheral error line" end="15" id="mpu_rd_dss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="RESERVED: Dont touch" end="14" id="mpu_rd_dss_hwa_proc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Indicates the pre mask status of the respective peripheral error line" end="13" id="mpu_rd_dss_hwa_dma1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Indicates the pre mask status of the respective peripheral error line" end="12" id="mpu_rd_dss_hwa_dma0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="RESERVED: Dont touch" end="11" id="mpu_rd_dss_l3_bankd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="RESERVED: Dont touch" end="10" id="mpu_rd_dss_l3_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Indicates the pre mask status of the respective peripheral error line" end="9" id="mpu_rd_dss_l3_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Indicates the pre mask status of the respective peripheral error line" end="8" id="mpu_rd_dss_l3_banka" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Indicates the pre mask status of the respective peripheral error line" end="7" id="mpu_rd_mss_l2_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Indicates the pre mask status of the respective peripheral error line" end="6" id="mpu_rd_mss_cr5a_axis" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Indicates the pre mask status of the respective peripheral error line" end="5" id="mpu_rd_mss_qspi" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Indicates the pre mask status of the respective peripheral error line" end="4" id="mpu_rd_mss_pcra" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the pre mask status of the respective peripheral error line" end="3" id="mpu_rd_mss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the pre mask status of the respective peripheral error line" end="2" id="mpu_rd_hsm_dthe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the pre mask status of the respective peripheral error line" end="1" id="mpu_rd_mss_l2_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the pre mask status of the respective peripheral error line" end="0" id="mpu_rd_mss_l2_banka" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_AHB_ERRAGG_MASK" description="" id="HSM_CM4_AHB_ERRAGG_MASK" offset="0xC0" width="32">
    
  <bitfield begin="2" description="Writing '1' will mask the respective peripheral error line" end="2" id="sbus_write" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Writing '1' will mask the respective peripheral error line" end="1" id="dbus_write" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' will mask the respective peripheral error line" end="0" id="ibus_write" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_AHB_ERRAGG_STATUS" description="" id="HSM_CM4_AHB_ERRAGG_STATUS" offset="0xC4" width="32">
    
  <bitfield begin="2" description="Indicates the post mask status of the respective peripheral error line" end="2" id="sbus_write" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the post mask status of the respective peripheral error line" end="1" id="dbus_write" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the post mask status of the respective peripheral error line" end="0" id="ibus_write" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_AHB_ERRAGG_STATUS_RAW" description="" id="HSM_CM4_AHB_ERRAGG_STATUS_RAW" offset="0xC8" width="32">
    
  <bitfield begin="2" description="Indicates the pre mask status of the respective peripheral error line" end="2" id="sbus_write" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the pre mask status of the respective peripheral error line" end="1" id="dbus_write" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the pre mask status of the respective peripheral error line" end="0" id="ibus_write" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MPU_ERRAGG_MASK0" description="" id="HSM_MPU_ERRAGG_MASK0" offset="0xCC" width="32">
    
  <bitfield begin="16" description="Writing '1' will mask the respective MPU address error line" end="16" id="mpu_addr_hsm" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Writing '1' will mask the respective MPU address error line" end="15" id="mpu_addr_dss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="RESERVED: Dont touch" end="14" id="mpu_addr_dss_hwa_proc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Writing '1' will mask the respective MPU address error line" end="13" id="mpu_addr_dss_hwa_dma1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Writing '1' will mask the respective MPU address error line" end="12" id="mpu_addr_dss_hwa_dma0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="RESERVED: Dont touch" end="11" id="mpu_addr_dss_l3_bankd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="RESERVED: Dont touch" end="10" id="mpu_addr_dss_l3_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Writing '1' will mask the respective MPU address error line" end="9" id="mpu_addr_dss_l3_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Writing '1' will mask the respective MPU address error line" end="8" id="mpu_addr_dss_l3_banka" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Writing '1' will mask the respective MPU address error line" end="7" id="mpu_addr_mss_l2_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Writing '1' will mask the respective MPU address error line" end="6" id="mpu_addr_mss_cr5a_axis" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Writing '1' will mask the respective MPU address error line" end="5" id="mpu_addr_mss_qspi" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Writing '1' will mask the respective MPU address error line" end="4" id="mpu_addr_mss_pcra" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Writing '1' will mask the respective MPU address error line" end="3" id="mpu_addr_mss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Writing '1' will mask the respective MPU address error line" end="2" id="mpu_addr_hsm_dthe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Writing '1' will mask the respective MPU address error line" end="1" id="mpu_addr_mss_l2_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' will mask the respective MPU address error line" end="0" id="mpu_addr_mss_l2_banka" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MPU_ERRAGG_STATUS0" description="" id="HSM_MPU_ERRAGG_STATUS0" offset="0xD0" width="32">
    
  <bitfield begin="16" description="Indicates the post mask status of the respective MPU address error line" end="16" id="mpu_addr_hsm" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Indicates the post mask status of the respective MPU address error line" end="15" id="mpu_addr_dss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="RESERVED: Dont touch" end="14" id="mpu_addr_dss_hwa_proc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Indicates the post mask status of the respective MPU address error line" end="13" id="mpu_addr_dss_hwa_dma1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Indicates the post mask status of the respective MPU address error line" end="12" id="mpu_addr_dss_hwa_dma0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="RESERVED: Dont touch" end="11" id="mpu_addr_dss_l3_bankd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="RESERVED: Dont touch" end="10" id="mpu_addr_dss_l3_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Indicates the post mask status of the respective MPU address error line" end="9" id="mpu_addr_dss_l3_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Indicates the post mask status of the respective MPU address error line" end="8" id="mpu_addr_dss_l3_banka" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Indicates the post mask status of the respective MPU address error line" end="7" id="mpu_addr_mss_l2_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Indicates the post mask status of the respective MPU address error line" end="6" id="mpu_addr_mss_cr5a_axis" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Indicates the post mask status of the respective MPU address error line" end="5" id="mpu_addr_mss_qspi" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Indicates the post mask status of the respective MPU address error line" end="4" id="mpu_addr_mss_pcra" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the post mask status of the respective MPU address error line" end="3" id="mpu_addr_mss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the post mask status of the respective MPU address error line" end="2" id="mpu_addr_hsm_dthe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the post mask status of the respective MPU address error line" end="1" id="mpu_addr_mss_l2_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the post mask status of the respective MPU address error line" end="0" id="mpu_addr_mss_l2_banka" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MPU_ERRAGG_STATUS_RAW0" description="" id="HSM_MPU_ERRAGG_STATUS_RAW0" offset="0xD4" width="32">
    
  <bitfield begin="16" description="Indicates the pre mask status of the respective MPU address error line" end="16" id="mpu_addr_hsm" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Indicates the pre mask status of the respective MPU address error line" end="15" id="mpu_addr_dss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="RESERVED: Dont touch" end="14" id="mpu_addr_dss_hwa_proc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Indicates the pre mask status of the respective MPU address error line" end="13" id="mpu_addr_dss_hwa_dma1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Indicates the pre mask status of the respective MPU address error line" end="12" id="mpu_addr_dss_hwa_dma0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="RESERVED: Dont touch" end="11" id="mpu_addr_dss_l3_bankd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="RESERVED: Dont touch" end="10" id="mpu_addr_dss_l3_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Indicates the pre mask status of the respective MPU address error line" end="9" id="mpu_addr_dss_l3_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Indicates the pre mask status of the respective MPU address error line" end="8" id="mpu_addr_dss_l3_banka" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Indicates the pre mask status of the respective MPU address error line" end="7" id="mpu_addr_mss_l2_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Indicates the pre mask status of the respective MPU address error line" end="6" id="mpu_addr_mss_cr5a_axis" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Indicates the pre mask status of the respective MPU address error line" end="5" id="mpu_addr_mss_qspi" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Indicates the pre mask status of the respective MPU address error line" end="4" id="mpu_addr_mss_pcra" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the pre mask status of the respective MPU address error line" end="3" id="mpu_addr_mss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the pre mask status of the respective MPU address error line" end="2" id="mpu_addr_hsm_dthe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the pre mask status of the respective MPU address error line" end="1" id="mpu_addr_mss_l2_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the pre mask status of the respective MPU address error line" end="0" id="mpu_addr_mss_l2_banka" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MPU_ERRAGG_MASK1" description="" id="HSM_MPU_ERRAGG_MASK1" offset="0xD8" width="32">
    
  <bitfield begin="16" description="Writing '1' will mask the respective MPU protection error line" end="16" id="mpu_prot_hsm" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Writing '1' will mask the respective MPU protection error line" end="15" id="mpu_prot_dss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="RESERVED: Dont touch" end="14" id="mpu_prot_dss_hwa_proc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Writing '1' will mask the respective MPU protection error line" end="13" id="mpu_prot_dss_hwa_dma1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Writing '1' will mask the respective MPU protection error line" end="12" id="mpu_prot_dss_hwa_dma0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="RESERVED: Dont touche" end="11" id="mpu_prot_dss_l3_bankd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="RESERVED: Dont touch" end="10" id="mpu_prot_dss_l3_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Writing '1' will mask the respective MPU protection error line" end="9" id="mpu_prot_dss_l3_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Writing '1' will mask the respective MPU protection error line" end="8" id="mpu_prot_dss_l3_banka" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Writing '1' will mask the respective MPU protection error line" end="7" id="mpu_prot_mss_l2_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Writing '1' will mask the respective MPU protection error line" end="6" id="mpu_prot_mss_cr5a_axis" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Writing '1' will mask the respective MPU protection error line" end="5" id="mpu_prot_mss_qspi" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Writing '1' will mask the respective MPU protection error line" end="4" id="mpu_prot_mss_pcra" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Writing '1' will mask the respective MPU protection error line" end="3" id="mpu_prot_mss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Writing '1' will mask the respective MPU protection error line" end="2" id="mpu_prot_hsm_dthe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Writing '1' will mask the respective MPU protection error line" end="1" id="mpu_prot_mss_l2_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' will mask the respective MPU protection error line" end="0" id="mpu_prot_mss_l2_banka" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MPU_ERRAGG_STATUS1" description="" id="HSM_MPU_ERRAGG_STATUS1" offset="0xDC" width="32">
    
  <bitfield begin="16" description="Indicates the post mask status of the respective MPU protection error line" end="16" id="mpu_prot_hsm" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Indicates the post mask status of the respective MPU protection error line" end="15" id="mpu_prot_dss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="RESERVED: Dont touch" end="14" id="mpu_prot_dss_hwa_proc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Indicates the post mask status of the respective MPU protection error line" end="13" id="mpu_prot_dss_hwa_dma1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Indicates the post mask status of the respective MPU protection error line" end="12" id="mpu_prot_dss_hwa_dma0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="RESERVED: Dont touch" end="11" id="mpu_prot_dss_l3_bankd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="RESERVED: Dont touch" end="10" id="mpu_prot_dss_l3_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Indicates the post mask status of the respective MPU protection error line" end="9" id="mpu_prot_dss_l3_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Indicates the post mask status of the respective MPU protection error line" end="8" id="mpu_prot_dss_l3_banka" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Indicates the post mask status of the respective MPU protection error line" end="7" id="mpu_prot_mss_l2_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Indicates the post mask status of the respective MPU protection error line" end="6" id="mpu_prot_mss_cr5a_axis" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Indicates the post mask status of the respective MPU protection error line" end="5" id="mpu_prot_mss_qspi" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Indicates the post mask status of the respective MPU protection error line" end="4" id="mpu_prot_mss_pcra" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the post mask status of the respective MPU protection error line" end="3" id="mpu_prot_mss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the post mask status of the respective MPU protection error line" end="2" id="mpu_prot_hsm_dthe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the post mask status of the respective MPU protection error line" end="1" id="mpu_prot_mss_l2_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the post mask status of the respective MPU protection error line" end="0" id="mpu_prot_mss_l2_banka" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_MPU_ERRAGG_STATUS_RAW1" description="" id="HSM_MPU_ERRAGG_STATUS_RAW1" offset="0xE0" width="32">
    
  <bitfield begin="16" description="Indicates the pre mask status of the respective MPU protection error line" end="16" id="mpu_prot_hsm" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Indicates the pre mask status of the respective MPU protection error line" end="15" id="mpu_prot_dss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="RESERVED: Dont touche" end="14" id="mpu_prot_dss_hwa_proc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Indicates the pre mask status of the respective MPU protection error line" end="13" id="mpu_prot_dss_hwa_dma1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Indicates the pre mask status of the respective MPU protection error line" end="12" id="mpu_prot_dss_hwa_dma0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="RESERVED: Dont touche" end="11" id="mpu_prot_dss_l3_bankd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="RESERVED: Dont touch" end="10" id="mpu_prot_dss_l3_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Indicates the pre mask status of the respective MPU protection error line" end="9" id="mpu_prot_dss_l3_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Indicates the pre mask status of the respective MPU protection error line" end="8" id="mpu_prot_dss_l3_banka" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Indicates the pre mask status of the respective MPU protection error line" end="7" id="mpu_prot_mss_l2_bankc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Indicates the pre mask status of the respective MPU protection error line" end="6" id="mpu_prot_mss_cr5a_axis" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Indicates the pre mask status of the respective MPU protection error line" end="5" id="mpu_prot_mss_qspi" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Indicates the pre mask status of the respective MPU protection error line" end="4" id="mpu_prot_mss_pcra" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Indicates the pre mask status of the respective MPU protection error line" end="3" id="mpu_prot_mss_mbox" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Indicates the pre mask status of the respective MPU protection error line" end="2" id="mpu_prot_hsm_dthe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Indicates the pre mask status of the respective MPU protection error line" end="1" id="mpu_prot_mss_l2_bankb" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates the pre mask status of the respective MPU protection error line" end="0" id="mpu_prot_mss_l2_banka" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_HSM_CM4" description="" id="ISC_CTRL_REG_HSM_CM4" offset="0x400" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_HSM_TPTC_A0" description="" id="ISC_CTRL_REG_HSM_TPTC_A0" offset="0x404" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_HSM_TPTC_A1" description="" id="ISC_CTRL_REG_HSM_TPTC_A1" offset="0x408" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="HSM_PBIST_SELFTEST" description="" id="HSM_PBIST_SELFTEST" offset="0x40C" width="32">
    
  <bitfield begin="7" description="HSM PBIST controller will be reset when value is 0xA" end="4" id="reset" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="HSM PBIST Selftest Key. Valid value is 0x5" end="0" id="key" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_MSS_R5FA_AXI" description="" id="ISC_CTRL_REG_MSS_R5FA_AXI" offset="0x800" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_MSS_TPTC_A0" description="" id="ISC_CTRL_REG_MSS_TPTC_A0" offset="0x808" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_MSS_TPTC_A1" description="" id="ISC_CTRL_REG_MSS_TPTC_A1" offset="0x80C" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_MSS_ETHERNET_DMA" description="" id="ISC_CTRL_REG_MSS_ETHERNET_DMA" offset="0x814" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_DBG_JTAG" description="" id="ISC_CTRL_REG_DBG_JTAG" offset="0x820" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_DBG_RS232" description="" id="ISC_CTRL_REG_DBG_RS232" offset="0x824" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_DSS_CBUFF" description="" id="ISC_CTRL_REG_DSS_CBUFF" offset="0x82C" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_DSS_TPTC_A0" description="" id="ISC_CTRL_REG_DSS_TPTC_A0" offset="0x830" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_DSS_TPTC_A1" description="" id="ISC_CTRL_REG_DSS_TPTC_A1" offset="0x834" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_RSS_CR4" description="" id="ISC_CTRL_REG_RSS_CR4" offset="0x860" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ISC_CTRL_REG_RSS_TPTC_A0" description="" id="ISC_CTRL_REG_RSS_TPTC_A0" offset="0x864" width="32">
    
  <bitfield begin="21" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value" end="21" id="pass" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." end="20" id="nonsec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Make outgoing secure. A value of 3'b111 forces secure set, others do nothing. Do not set both sec and nonsec." end="16" id="sec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="Privilidge ID configuration" end="8" id="privid" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DBG_MASTERS_PRIVID_OVERRIDE" description="" id="DBG_MASTERS_PRIVID_OVERRIDE" offset="0x874" width="32">
    
  <bitfield begin="0" description="Debug Masters (DBG_JTAG, DBG_RS232, DMM) Privid Override. A value of '1b1 will override the hardware tie-off privid and provide control to respective ISC register, in case of EMU device and HS-FS, SOP1,2,3." end="0" id="enable" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_RTC_CFG_CTRL" description="" id="HSM_RTC_CFG_CTRL" offset="0x878" width="32">
    
  <bitfield begin="0" description="Write pulse bit field: Reserved for HW R&amp;D" end="0" id="counter_read_enable" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_RTC_CFG_STATUS" description="" id="HSM_RTC_CFG_STATUS" offset="0x87C" width="32">
    
  <bitfield begin="0" description="Reserved for HW R&amp;D" end="0" id="read_valid" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="HSM_RTC_MSB_COUNTER" description="" id="HSM_RTC_MSB_COUNTER" offset="0x880" width="32">
    
  <bitfield begin="31" description="RTC Counter Value - MSB Bits [63:32]" end="0" id="value" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_RTC_LSB_COUNTER" description="" id="HSM_RTC_LSB_COUNTER" offset="0x884" width="32">
    
  <bitfield begin="31" description="RTC Counter Value - LSB Bits [31:0]" end="0" id="value" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_TO_MSS_DMA_MASK" description="" id="HSM_TO_MSS_DMA_MASK" offset="0x888" width="32">
    
  <bitfield begin="13" description="Writing 1'b1 will un-mask the respective HSM DMA line to MSS" end="8" id="sha" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="Writing 1'b1 will un-mask the respective HSM DMA line to MSS" end="0" id="aes" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_STATUS" description="" id="EFUSE_STATUS" offset="0x88C" width="32">
    
  <bitfield begin="20" description="Cust Efuse Ready" end="20" id="cust_efuse_ready" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="Cust Efuse Error" end="12" id="cust_efuse_error" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="8" description="TI Efuse Ready" end="8" id="ti_efuse_ready" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="TI Efuse Error" end="0" id="ti_efuse_error" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW0" description="" id="HW_SPARE_RW0" offset="0xFD0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW1" description="" id="HW_SPARE_RW1" offset="0xFD4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW2" description="" id="HW_SPARE_RW2" offset="0xFD8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW3" description="" id="HW_SPARE_RW3" offset="0xFDC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO0" description="" id="HW_SPARE_RO0" offset="0xFE0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO1" description="" id="HW_SPARE_RO1" offset="0xFE4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO2" description="" id="HW_SPARE_RO2" offset="0xFE8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO3" description="" id="HW_SPARE_RO3" offset="0xFEC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_WPH" description="" id="HW_SPARE_WPH" offset="0xFF0" width="32">
    
  <bitfield begin="31" description="Write pulse bit field: For bits 0 to 7: Wrting 1'b1 : Generates pulse interrupt to corresponding proc from HSM CM4." end="0" id="proc" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_REC" description="" id="HW_SPARE_REC" offset="0xFF4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="31" id="hw_spare_rec31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Reserved for HW R&amp;D" end="30" id="hw_spare_rec30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved for HW R&amp;D" end="29" id="hw_spare_rec29" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Reserved for HW R&amp;D" end="28" id="hw_spare_rec28" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Reserved for HW R&amp;D" end="27" id="hw_spare_rec27" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Reserved for HW R&amp;D" end="26" id="hw_spare_rec26" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Reserved for HW R&amp;D" end="25" id="hw_spare_rec25" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Reserved for HW R&amp;D" end="24" id="hw_spare_rec24" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved for HW R&amp;D" end="23" id="hw_spare_rec23" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Reserved for HW R&amp;D" end="22" id="hw_spare_rec22" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Reserved for HW R&amp;D" end="21" id="hw_spare_rec21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Reserved for HW R&amp;D" end="20" id="hw_spare_rec20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Reserved for HW R&amp;D" end="19" id="hw_spare_rec19" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Reserved for HW R&amp;D" end="18" id="hw_spare_rec18" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved for HW R&amp;D" end="17" id="hw_spare_rec17" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Reserved for HW R&amp;D" end="16" id="hw_spare_rec16" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved for HW R&amp;D" end="15" id="hw_spare_rec15" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Reserved for HW R&amp;D" end="14" id="hw_spare_rec14" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Reserved for HW R&amp;D" end="13" id="hw_spare_rec13" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Reserved for HW R&amp;D" end="12" id="hw_spare_rec12" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Reserved for HW R&amp;D" end="11" id="hw_spare_rec11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Reserved for HW R&amp;D" end="10" id="hw_spare_rec10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Reserved for HW R&amp;D" end="9" id="hw_spare_rec9" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Reserved for HW R&amp;D" end="8" id="hw_spare_rec8" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved for HW R&amp;D" end="7" id="hw_spare_rec7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Reserved for HW R&amp;D" end="6" id="hw_spare_rec6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Reserved for HW R&amp;D" end="5" id="hw_spare_rec5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Reserved for HW R&amp;D" end="4" id="hw_spare_rec4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Reserved for HW R&amp;D" end="3" id="hw_spare_rec3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Reserved for HW R&amp;D" end="2" id="hw_spare_rec2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Reserved for HW R&amp;D" end="1" id="hw_spare_rec1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rec0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK0" description="  - KICK0 component " id="LOCK0_KICK0" offset="0x1008" width="32">
    
  <bitfield begin="31" description=" - KICK0 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK1" description="  - KICK1 component " id="LOCK0_KICK1" offset="0x100C" width="32">
    
  <bitfield begin="31" description=" - KICK1 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="intr_raw_status" description=" Interrupt Raw Status/Set Register " id="intr_raw_status" offset="0x1010" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enabled_status_clear" description=" Interrupt Enabled Status/Clear register " id="intr_enabled_status_clear" offset="0x1014" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable" description=" Interrupt Enable register " id="intr_enable" offset="0x1018" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable_clear" description=" Interrupt Enable Clear register " id="intr_enable_clear" offset="0x101C" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="eoi" description=" EOI register " id="eoi" offset="0x1020" width="32">
    
  <bitfield begin="7" description="EOI vector value. Write this with interrupt distribution value in the chip." end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_address" description=" Fault Address register " id="fault_address" offset="0x1024" width="32">
    
  <bitfield begin="31" description="Fault Address." end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="fault_type_status" description=" Fault Type Status register " id="fault_type_status" offset="0x1028" width="32">
    
  <bitfield begin="6" description="Non-secure access." end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="fault_attr_status" description=" Fault Attribute Status register " id="fault_attr_status" offset="0x102C" width="32">
    
  <bitfield begin="31" description="XID." end="20" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Route ID." end="8" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="7" description="Privilege ID." end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_clear" description=" Fault Clear register " id="fault_clear" offset="0x1030" width="32">
    
  <bitfield begin="0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
</module>
