
major-project-base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007920  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08007ab0  08007ab0  00017ab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b78  08007b78  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08007b78  08007b78  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b78  08007b78  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b78  08007b78  00017b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b7c  08007b7c  00017b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08007b80  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a8  2**0
                  CONTENTS
 10 .bss          000005b0  200000a8  200000a8  000200a8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000658  20000658  000200a8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00012edf  00000000  00000000  0002011b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000291d  00000000  00000000  00032ffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001140  00000000  00000000  00035918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d6b  00000000  00000000  00036a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001ec47  00000000  00000000  000377c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00015879  00000000  00000000  0005640a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b96d2  00000000  00000000  0006bc83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000531c  00000000  00000000  00125358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000074  00000000  00000000  0012a674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007a98 	.word	0x08007a98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	08007a98 	.word	0x08007a98

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <enable_clocks>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// enable the clocks for desired peripherals (GPIOA, C and E)
void enable_clocks() {
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000b8c:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <enable_clocks+0x1c>)
 8000b8e:	695b      	ldr	r3, [r3, #20]
 8000b90:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <enable_clocks+0x1c>)
 8000b92:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000b96:	6153      	str	r3, [r2, #20]
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	40021000 	.word	0x40021000

08000ba8 <initialise_board>:


// initialise the discovery board I/O (just outputs: inputs are selected by default)
void initialise_board() {
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
	// get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 8000bae:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <initialise_board+0x20>)
 8000bb0:	607b      	str	r3, [r7, #4]
	*led_output_registers = 0x5555;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	f245 5255 	movw	r2, #21845	; 0x5555
 8000bb8:	801a      	strh	r2, [r3, #0]
}
 8000bba:	bf00      	nop
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	48001002 	.word	0x48001002

08000bcc <HAL_TIM_IC_CaptureCallback>:

uint16_t rise_time = 0;
uint16_t last_period = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08c      	sub	sp, #48	; 0x30
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	uint8_t buffer[32];
	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a17      	ldr	r2, [pc, #92]	; (8000c38 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d127      	bne.n	8000c2e <HAL_TIM_IC_CaptureCallback+0x62>
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	7f1b      	ldrb	r3, [r3, #28]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d123      	bne.n	8000c2e <HAL_TIM_IC_CaptureCallback+0x62>
	{
		uint16_t IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000be6:	2100      	movs	r1, #0
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f004 fced 	bl	80055c8 <HAL_TIM_ReadCapturedValue>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	85fb      	strh	r3, [r7, #46]	; 0x2e

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == 1)
 8000bf2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bfa:	f001 fa81 	bl	8002100 <HAL_GPIO_ReadPin>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d103      	bne.n	8000c0c <HAL_TIM_IC_CaptureCallback+0x40>
			rise_time = IC_Val1;
 8000c04:	4a0d      	ldr	r2, [pc, #52]	; (8000c3c <HAL_TIM_IC_CaptureCallback+0x70>)
 8000c06:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000c08:	8013      	strh	r3, [r2, #0]
 8000c0a:	e006      	b.n	8000c1a <HAL_TIM_IC_CaptureCallback+0x4e>
		else
			last_period = IC_Val1 - rise_time;
 8000c0c:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <HAL_TIM_IC_CaptureCallback+0x70>)
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	b29a      	uxth	r2, r3
 8000c16:	4b0a      	ldr	r3, [pc, #40]	; (8000c40 <HAL_TIM_IC_CaptureCallback+0x74>)
 8000c18:	801a      	strh	r2, [r3, #0]

		diff = IC_Val1 - last_capture;
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000c1c:	881b      	ldrh	r3, [r3, #0]
 8000c1e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8000c26:	801a      	strh	r2, [r3, #0]
		last_capture = IC_Val1;
 8000c28:	4a06      	ldr	r2, [pc, #24]	; (8000c44 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000c2a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000c2c:	8013      	strh	r3, [r2, #0]
	}
}
 8000c2e:	bf00      	nop
 8000c30:	3730      	adds	r7, #48	; 0x30
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40012c00 	.word	0x40012c00
 8000c3c:	20000504 	.word	0x20000504
 8000c40:	20000506 	.word	0x20000506
 8000c44:	20000500 	.word	0x20000500
 8000c48:	20000502 	.word	0x20000502
 8000c4c:	00000000 	.word	0x00000000

08000c50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b0a0      	sub	sp, #128	; 0x80
 8000c54:	af04      	add	r7, sp, #16
	//  PA8 is TIM1 channel 1, this is used for the LASPWM (the laser PWM signal)
	//  PB6 is I2C1 clock (SCL on the PTU), PB7 is I2C1 data (SDA on the PTU)



	uint8_t string_to_send[64] = "This is a string !\r\n";
 8000c56:	4ba7      	ldr	r3, [pc, #668]	; (8000ef4 <main+0x2a4>)
 8000c58:	f107 0418 	add.w	r4, r7, #24
 8000c5c:	461d      	mov	r5, r3
 8000c5e:	6828      	ldr	r0, [r5, #0]
 8000c60:	6869      	ldr	r1, [r5, #4]
 8000c62:	68aa      	ldr	r2, [r5, #8]
 8000c64:	68eb      	ldr	r3, [r5, #12]
 8000c66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c68:	6928      	ldr	r0, [r5, #16]
 8000c6a:	6020      	str	r0, [r4, #0]
 8000c6c:	7d2b      	ldrb	r3, [r5, #20]
 8000c6e:	7123      	strb	r3, [r4, #4]
 8000c70:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 8000c74:	222b      	movs	r2, #43	; 0x2b
 8000c76:	2100      	movs	r1, #0
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f005 fb4f 	bl	800631c <memset>

	enable_clocks();
 8000c7e:	f7ff ff83 	bl	8000b88 <enable_clocks>
	initialise_board();
 8000c82:	f7ff ff91 	bl	8000ba8 <initialise_board>

	LedRegister *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 8000c86:	4b9c      	ldr	r3, [pc, #624]	; (8000ef8 <main+0x2a8>)
 8000c88:	667b      	str	r3, [r7, #100]	; 0x64

	SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	499b      	ldr	r1, [pc, #620]	; (8000efc <main+0x2ac>)
 8000c8e:	2004      	movs	r0, #4
 8000c90:	f000 fc2a 	bl	80014e8 <SerialInitialise>

	HAL_StatusTypeDef return_value = 0x00;
 8000c94:	2300      	movs	r3, #0
 8000c96:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	volatile uint16_t vertical_PWM = 1000;
 8000c9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c9e:	82fb      	strh	r3, [r7, #22]
	volatile uint16_t horizontal_PWM = 1000;
 8000ca0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ca4:	82bb      	strh	r3, [r7, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ca6:	f000 ff15 	bl	8001ad4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000caa:	f000 f9eb 	bl	8001084 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
//  MX_GPIO_Init();
  MX_I2C1_Init();
 8000cae:	f000 fa4d 	bl	800114c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000cb2:	f000 fa8b 	bl	80011cc <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000cb6:	f000 fba3 	bl	8001400 <MX_USB_PCD_Init>
  MX_TIM2_Init();
 8000cba:	f000 fb3b 	bl	8001334 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000cbe:	f000 fac3 	bl	8001248 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	488e      	ldr	r0, [pc, #568]	; (8000f00 <main+0x2b0>)
 8000cc6:	f003 fe41 	bl	800494c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000cca:	2104      	movs	r1, #4
 8000ccc:	488c      	ldr	r0, [pc, #560]	; (8000f00 <main+0x2b0>)
 8000cce:	f003 fe3d 	bl	800494c <HAL_TIM_PWM_Start>

	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	488b      	ldr	r0, [pc, #556]	; (8000f04 <main+0x2b4>)
 8000cd6:	f003 ff9b 	bl	8004c10 <HAL_TIM_IC_Start_IT>

	// TIM 2 is setup with a prescaler that makes 1 count = 1 microsecond
	// Even with HAL, you can still set the values yourself
	TIM2->ARR = 20000; // 20000 = 20ms, which is the desired clock period for servos
 8000cda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000cde:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000ce2:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR1 |= TIM_CR1_ARPE; // this makes the timing not change until the next pulse is finished
 8000ce4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cf2:	6013      	str	r3, [r2, #0]

	// note: for PWM if you continually change the clock period
	// you can get unexpected results. To remove this, set ARPE so that the
	// ARR settings are not activated until the next cycle.

	initialise_ptu_i2c(&hi2c1);
 8000cf4:	4884      	ldr	r0, [pc, #528]	; (8000f08 <main+0x2b8>)
 8000cf6:	f000 fbaa 	bl	800144e <initialise_ptu_i2c>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


	// reset lidar board
	uint8_t reset_value = 0x00;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	74fb      	strb	r3, [r7, #19]
	return_value = HAL_I2C_Mem_Write(&hi2c1, LIDAR_WR, 0x00, 1, &reset_value, 1, 10);
 8000cfe:	230a      	movs	r3, #10
 8000d00:	9302      	str	r3, [sp, #8]
 8000d02:	2301      	movs	r3, #1
 8000d04:	9301      	str	r3, [sp, #4]
 8000d06:	f107 0313 	add.w	r3, r7, #19
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	2200      	movs	r2, #0
 8000d10:	21c4      	movs	r1, #196	; 0xc4
 8000d12:	487d      	ldr	r0, [pc, #500]	; (8000f08 <main+0x2b8>)
 8000d14:	f001 fa9c 	bl	8002250 <HAL_I2C_Mem_Write>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	uint8_t PWM_direction_clockwise = 1;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	// delay for initialisation of the lidar
	HAL_Delay(100);
 8000d24:	2064      	movs	r0, #100	; 0x64
 8000d26:	f000 ff3b 	bl	8001ba0 <HAL_Delay>

	while (1)
	{
		if (PWM_direction_clockwise == 1) {
 8000d2a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d108      	bne.n	8000d44 <main+0xf4>
			vertical_PWM += 3;
 8000d32:	8afb      	ldrh	r3, [r7, #22]
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	3303      	adds	r3, #3
 8000d38:	b29b      	uxth	r3, r3
 8000d3a:	82fb      	strh	r3, [r7, #22]
			horizontal_PWM += 0;
 8000d3c:	8abb      	ldrh	r3, [r7, #20]
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	82bb      	strh	r3, [r7, #20]
 8000d42:	e007      	b.n	8000d54 <main+0x104>
		}
		else {
			vertical_PWM -= 3;
 8000d44:	8afb      	ldrh	r3, [r7, #22]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	3b03      	subs	r3, #3
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	82fb      	strh	r3, [r7, #22]
			horizontal_PWM -= 0;
 8000d4e:	8abb      	ldrh	r3, [r7, #20]
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	82bb      	strh	r3, [r7, #20]
		}

		if (vertical_PWM > 1900) {
 8000d54:	8afb      	ldrh	r3, [r7, #22]
 8000d56:	b29b      	uxth	r3, r3
 8000d58:	f240 726c 	movw	r2, #1900	; 0x76c
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d905      	bls.n	8000d6c <main+0x11c>
			vertical_PWM = 1900;
 8000d60:	f240 736c 	movw	r3, #1900	; 0x76c
 8000d64:	82fb      	strh	r3, [r7, #22]
			PWM_direction_clockwise = 0;
 8000d66:	2300      	movs	r3, #0
 8000d68:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		}
		if (vertical_PWM < 1200) {
 8000d6c:	8afb      	ldrh	r3, [r7, #22]
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8000d74:	d205      	bcs.n	8000d82 <main+0x132>
			vertical_PWM = 1200;
 8000d76:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8000d7a:	82fb      	strh	r3, [r7, #22]
			PWM_direction_clockwise = 1;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		}

		TIM2->CCR1 = vertical_PWM;
 8000d82:	8afb      	ldrh	r3, [r7, #22]
 8000d84:	b29a      	uxth	r2, r3
 8000d86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d8a:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2->CCR2 = horizontal_PWM;
 8000d8c:	8abb      	ldrh	r3, [r7, #20]
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d94:	639a      	str	r2, [r3, #56]	; 0x38

		uint8_t xMSB = 0x00;
 8000d96:	2300      	movs	r3, #0
 8000d98:	74bb      	strb	r3, [r7, #18]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x29, 1, &xMSB, 1, 10);
 8000d9a:	230a      	movs	r3, #10
 8000d9c:	9302      	str	r3, [sp, #8]
 8000d9e:	2301      	movs	r3, #1
 8000da0:	9301      	str	r3, [sp, #4]
 8000da2:	f107 0312 	add.w	r3, r7, #18
 8000da6:	9300      	str	r3, [sp, #0]
 8000da8:	2301      	movs	r3, #1
 8000daa:	2229      	movs	r2, #41	; 0x29
 8000dac:	21d3      	movs	r1, #211	; 0xd3
 8000dae:	4856      	ldr	r0, [pc, #344]	; (8000f08 <main+0x2b8>)
 8000db0:	f001 fb62 	bl	8002478 <HAL_I2C_Mem_Read>
		uint8_t xLSB = 0x00;
 8000db4:	2300      	movs	r3, #0
 8000db6:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x28, 1, &xLSB, 1, 10);
 8000db8:	230a      	movs	r3, #10
 8000dba:	9302      	str	r3, [sp, #8]
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	9301      	str	r3, [sp, #4]
 8000dc0:	f107 0311 	add.w	r3, r7, #17
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	2228      	movs	r2, #40	; 0x28
 8000dca:	21d3      	movs	r1, #211	; 0xd3
 8000dcc:	484e      	ldr	r0, [pc, #312]	; (8000f08 <main+0x2b8>)
 8000dce:	f001 fb53 	bl	8002478 <HAL_I2C_Mem_Read>
		int16_t yaw_rate = ((xMSB << 8) | xLSB);
 8000dd2:	7cbb      	ldrb	r3, [r7, #18]
 8000dd4:	021b      	lsls	r3, r3, #8
 8000dd6:	b21a      	sxth	r2, r3
 8000dd8:	7c7b      	ldrb	r3, [r7, #17]
 8000dda:	b21b      	sxth	r3, r3
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

		uint8_t yMSB = 0x00;
 8000de2:	2300      	movs	r3, #0
 8000de4:	743b      	strb	r3, [r7, #16]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x2B, 1, &yMSB, 1, 10);
 8000de6:	230a      	movs	r3, #10
 8000de8:	9302      	str	r3, [sp, #8]
 8000dea:	2301      	movs	r3, #1
 8000dec:	9301      	str	r3, [sp, #4]
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	9300      	str	r3, [sp, #0]
 8000df4:	2301      	movs	r3, #1
 8000df6:	222b      	movs	r2, #43	; 0x2b
 8000df8:	21d3      	movs	r1, #211	; 0xd3
 8000dfa:	4843      	ldr	r0, [pc, #268]	; (8000f08 <main+0x2b8>)
 8000dfc:	f001 fb3c 	bl	8002478 <HAL_I2C_Mem_Read>
		uint8_t yLSB = 0x00;
 8000e00:	2300      	movs	r3, #0
 8000e02:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x2A, 1, &yLSB, 1, 10);
 8000e04:	230a      	movs	r3, #10
 8000e06:	9302      	str	r3, [sp, #8]
 8000e08:	2301      	movs	r3, #1
 8000e0a:	9301      	str	r3, [sp, #4]
 8000e0c:	f107 030f 	add.w	r3, r7, #15
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	2301      	movs	r3, #1
 8000e14:	222a      	movs	r2, #42	; 0x2a
 8000e16:	21d3      	movs	r1, #211	; 0xd3
 8000e18:	483b      	ldr	r0, [pc, #236]	; (8000f08 <main+0x2b8>)
 8000e1a:	f001 fb2d 	bl	8002478 <HAL_I2C_Mem_Read>
		int16_t pitch_rate = ((yMSB << 8) | yLSB);
 8000e1e:	7c3b      	ldrb	r3, [r7, #16]
 8000e20:	021b      	lsls	r3, r3, #8
 8000e22:	b21a      	sxth	r2, r3
 8000e24:	7bfb      	ldrb	r3, [r7, #15]
 8000e26:	b21b      	sxth	r3, r3
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e

		uint8_t zMSB = 0x00;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x2D, 1, &zMSB, 1, 10);
 8000e32:	230a      	movs	r3, #10
 8000e34:	9302      	str	r3, [sp, #8]
 8000e36:	2301      	movs	r3, #1
 8000e38:	9301      	str	r3, [sp, #4]
 8000e3a:	f107 030e 	add.w	r3, r7, #14
 8000e3e:	9300      	str	r3, [sp, #0]
 8000e40:	2301      	movs	r3, #1
 8000e42:	222d      	movs	r2, #45	; 0x2d
 8000e44:	21d3      	movs	r1, #211	; 0xd3
 8000e46:	4830      	ldr	r0, [pc, #192]	; (8000f08 <main+0x2b8>)
 8000e48:	f001 fb16 	bl	8002478 <HAL_I2C_Mem_Read>
		uint8_t zLSB = 0x00;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Mem_Read(&hi2c1,gyro_rd, 0x2C, 1, &zLSB, 1, 10);
 8000e50:	230a      	movs	r3, #10
 8000e52:	9302      	str	r3, [sp, #8]
 8000e54:	2301      	movs	r3, #1
 8000e56:	9301      	str	r3, [sp, #4]
 8000e58:	f107 030d 	add.w	r3, r7, #13
 8000e5c:	9300      	str	r3, [sp, #0]
 8000e5e:	2301      	movs	r3, #1
 8000e60:	222c      	movs	r2, #44	; 0x2c
 8000e62:	21d3      	movs	r1, #211	; 0xd3
 8000e64:	4828      	ldr	r0, [pc, #160]	; (8000f08 <main+0x2b8>)
 8000e66:	f001 fb07 	bl	8002478 <HAL_I2C_Mem_Read>
		int16_t roll_rate = ((zMSB << 8) | zLSB);
 8000e6a:	7bbb      	ldrb	r3, [r7, #14]
 8000e6c:	021b      	lsls	r3, r3, #8
 8000e6e:	b21a      	sxth	r2, r3
 8000e70:	7b7b      	ldrb	r3, [r7, #13]
 8000e72:	b21b      	sxth	r3, r3
 8000e74:	4313      	orrs	r3, r2
 8000e76:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

		if (pitch_rate < 0)
 8000e7a:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	da06      	bge.n	8000e90 <main+0x240>
			led_register->led_groups.led_pair_1 = 0b01;
 8000e82:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000e84:	7813      	ldrb	r3, [r2, #0]
 8000e86:	2101      	movs	r1, #1
 8000e88:	f361 0301 	bfi	r3, r1, #0, #2
 8000e8c:	7013      	strb	r3, [r2, #0]
 8000e8e:	e005      	b.n	8000e9c <main+0x24c>
		else
			led_register->led_groups.led_pair_1 = 0b10;
 8000e90:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000e92:	7813      	ldrb	r3, [r2, #0]
 8000e94:	2102      	movs	r1, #2
 8000e96:	f361 0301 	bfi	r3, r1, #0, #2
 8000e9a:	7013      	strb	r3, [r2, #0]

		if (yaw_rate < 0)
 8000e9c:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	da06      	bge.n	8000eb2 <main+0x262>
			led_register->led_groups.led_pair_2 = 1;
 8000ea4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000ea6:	7813      	ldrb	r3, [r2, #0]
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	f361 0383 	bfi	r3, r1, #2, #2
 8000eae:	7013      	strb	r3, [r2, #0]
 8000eb0:	e005      	b.n	8000ebe <main+0x26e>
		else
			led_register->led_groups.led_pair_2 = 2;
 8000eb2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000eb4:	7813      	ldrb	r3, [r2, #0]
 8000eb6:	2102      	movs	r1, #2
 8000eb8:	f361 0383 	bfi	r3, r1, #2, #2
 8000ebc:	7013      	strb	r3, [r2, #0]


		uint8_t lidar_value = 0x03;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	733b      	strb	r3, [r7, #12]
		return_value = HAL_I2C_Mem_Write(&hi2c1, LIDAR_WR, 0x00, 1, &lidar_value, 1, 100);
 8000ec2:	2364      	movs	r3, #100	; 0x64
 8000ec4:	9302      	str	r3, [sp, #8]
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	9301      	str	r3, [sp, #4]
 8000eca:	f107 030c 	add.w	r3, r7, #12
 8000ece:	9300      	str	r3, [sp, #0]
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	21c4      	movs	r1, #196	; 0xc4
 8000ed6:	480c      	ldr	r0, [pc, #48]	; (8000f08 <main+0x2b8>)
 8000ed8:	f001 f9ba 	bl	8002250 <HAL_I2C_Mem_Write>
 8000edc:	4603      	mov	r3, r0
 8000ede:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

		lidar_value = 0xff;
 8000ee2:	23ff      	movs	r3, #255	; 0xff
 8000ee4:	733b      	strb	r3, [r7, #12]

		uint8_t lidar_MSBa = 0x00;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	72fb      	strb	r3, [r7, #11]
		uint8_t lidar_LSBa = 0x00;
 8000eea:	2300      	movs	r3, #0
 8000eec:	72bb      	strb	r3, [r7, #10]

		volatile uint16_t lidar_distance = 0xff;
 8000eee:	23ff      	movs	r3, #255	; 0xff
 8000ef0:	813b      	strh	r3, [r7, #8]

		uint16_t timeout;

		while ((lidar_value & 0x01) != 0x00) {
 8000ef2:	e04d      	b.n	8000f90 <main+0x340>
 8000ef4:	08007ac8 	.word	0x08007ac8
 8000ef8:	48001015 	.word	0x48001015
 8000efc:	20000000 	.word	0x20000000
 8000f00:	200001c8 	.word	0x200001c8
 8000f04:	2000017c 	.word	0x2000017c
 8000f08:	200000c4 	.word	0x200000c4
			return_value = HAL_I2C_Mem_Read(&hi2c1, LIDAR_RD, 0x01, 1, &lidar_value, 1, 100);
 8000f0c:	2364      	movs	r3, #100	; 0x64
 8000f0e:	9302      	str	r3, [sp, #8]
 8000f10:	2301      	movs	r3, #1
 8000f12:	9301      	str	r3, [sp, #4]
 8000f14:	f107 030c 	add.w	r3, r7, #12
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	21c5      	movs	r1, #197	; 0xc5
 8000f20:	4853      	ldr	r0, [pc, #332]	; (8001070 <main+0x420>)
 8000f22:	f001 faa9 	bl	8002478 <HAL_I2C_Mem_Read>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

			return_value = HAL_I2C_Mem_Read(&hi2c1, LIDAR_RD, 0x0f, 1, &lidar_MSBa, 1, 100);
 8000f2c:	2364      	movs	r3, #100	; 0x64
 8000f2e:	9302      	str	r3, [sp, #8]
 8000f30:	2301      	movs	r3, #1
 8000f32:	9301      	str	r3, [sp, #4]
 8000f34:	f107 030b 	add.w	r3, r7, #11
 8000f38:	9300      	str	r3, [sp, #0]
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	220f      	movs	r2, #15
 8000f3e:	21c5      	movs	r1, #197	; 0xc5
 8000f40:	484b      	ldr	r0, [pc, #300]	; (8001070 <main+0x420>)
 8000f42:	f001 fa99 	bl	8002478 <HAL_I2C_Mem_Read>
 8000f46:	4603      	mov	r3, r0
 8000f48:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			return_value = HAL_I2C_Mem_Read(&hi2c1, LIDAR_RD, 0x10, 1, &lidar_LSBa, 1, 100);
 8000f4c:	2364      	movs	r3, #100	; 0x64
 8000f4e:	9302      	str	r3, [sp, #8]
 8000f50:	2301      	movs	r3, #1
 8000f52:	9301      	str	r3, [sp, #4]
 8000f54:	f107 030a 	add.w	r3, r7, #10
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	2210      	movs	r2, #16
 8000f5e:	21c5      	movs	r1, #197	; 0xc5
 8000f60:	4843      	ldr	r0, [pc, #268]	; (8001070 <main+0x420>)
 8000f62:	f001 fa89 	bl	8002478 <HAL_I2C_Mem_Read>
 8000f66:	4603      	mov	r3, r0
 8000f68:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

			lidar_distance = ((lidar_MSBa << 8) | lidar_LSBa);
 8000f6c:	7afb      	ldrb	r3, [r7, #11]
 8000f6e:	021b      	lsls	r3, r3, #8
 8000f70:	b21a      	sxth	r2, r3
 8000f72:	7abb      	ldrb	r3, [r7, #10]
 8000f74:	b21b      	sxth	r3, r3
 8000f76:	4313      	orrs	r3, r2
 8000f78:	b21b      	sxth	r3, r3
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	813b      	strh	r3, [r7, #8]
			timeout += 1;
 8000f7e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8000f82:	3301      	adds	r3, #1
 8000f84:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
			if (timeout > 0xff)
 8000f88:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8000f8c:	2bff      	cmp	r3, #255	; 0xff
 8000f8e:	d805      	bhi.n	8000f9c <main+0x34c>
		while ((lidar_value & 0x01) != 0x00) {
 8000f90:	7b3b      	ldrb	r3, [r7, #12]
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1b8      	bne.n	8000f0c <main+0x2bc>
 8000f9a:	e000      	b.n	8000f9e <main+0x34e>
				break;
 8000f9c:	bf00      	nop
		}

		uint8_t lidar_ranges = lidar_distance / (100/4); // 100cm broken into 4 groups
 8000f9e:	893b      	ldrh	r3, [r7, #8]
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	4a34      	ldr	r2, [pc, #208]	; (8001074 <main+0x424>)
 8000fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa8:	08db      	lsrs	r3, r3, #3
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
		if (lidar_ranges > 3)
 8000fb0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000fb4:	2b03      	cmp	r3, #3
 8000fb6:	d902      	bls.n	8000fbe <main+0x36e>
			lidar_ranges = 3;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

		uint8_t led_values = pow(2, lidar_ranges);
 8000fbe:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fa96 	bl	80004f4 <__aeabi_ui2d>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	ec43 2b11 	vmov	d1, r2, r3
 8000fd0:	ed9f 0b25 	vldr	d0, [pc, #148]	; 8001068 <main+0x418>
 8000fd4:	f005 fe26 	bl	8006c24 <pow>
 8000fd8:	ec53 2b10 	vmov	r2, r3, d0
 8000fdc:	4610      	mov	r0, r2
 8000fde:	4619      	mov	r1, r3
 8000fe0:	f7ff fdb2 	bl	8000b48 <__aeabi_d2uiz>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

		led_register->led_groups.led_set_of_4 = led_values;
 8000fea:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8000fee:	f003 030f 	and.w	r3, r3, #15
 8000ff2:	b2d9      	uxtb	r1, r3
 8000ff4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000ff6:	7813      	ldrb	r3, [r2, #0]
 8000ff8:	f361 1307 	bfi	r3, r1, #4, #4
 8000ffc:	7013      	strb	r3, [r2, #0]

		volatile int read_values_now = 0;
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]

		if (last_period > 4000)
 8001002:	4b1d      	ldr	r3, [pc, #116]	; (8001078 <main+0x428>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800100a:	d903      	bls.n	8001014 <main+0x3c4>
			last_period = 5000;
 800100c:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <main+0x428>)
 800100e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001012:	801a      	strh	r2, [r3, #0]
		if (lidar_distance > 4000)
 8001014:	893b      	ldrh	r3, [r7, #8]
 8001016:	b29b      	uxth	r3, r3
 8001018:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800101c:	d902      	bls.n	8001024 <main+0x3d4>
			lidar_distance = 5500;
 800101e:	f241 537c 	movw	r3, #5500	; 0x157c
 8001022:	813b      	strh	r3, [r7, #8]

		sprintf(string_to_send, "%hu,%hu,%hd,%hd,%hd\r\n", last_period, lidar_distance*10, roll_rate, pitch_rate, yaw_rate);
 8001024:	4b14      	ldr	r3, [pc, #80]	; (8001078 <main+0x428>)
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	461c      	mov	r4, r3
 800102a:	893b      	ldrh	r3, [r7, #8]
 800102c:	b29b      	uxth	r3, r3
 800102e:	461a      	mov	r2, r3
 8001030:	4613      	mov	r3, r2
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	4413      	add	r3, r2
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	461d      	mov	r5, r3
 800103a:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 800103e:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001042:	f9b7 1060 	ldrsh.w	r1, [r7, #96]	; 0x60
 8001046:	f107 0018 	add.w	r0, r7, #24
 800104a:	9102      	str	r1, [sp, #8]
 800104c:	9201      	str	r2, [sp, #4]
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	462b      	mov	r3, r5
 8001052:	4622      	mov	r2, r4
 8001054:	4909      	ldr	r1, [pc, #36]	; (800107c <main+0x42c>)
 8001056:	f005 f941 	bl	80062dc <siprintf>

		SerialOutputString(string_to_send, &USART1_PORT);
 800105a:	f107 0318 	add.w	r3, r7, #24
 800105e:	4908      	ldr	r1, [pc, #32]	; (8001080 <main+0x430>)
 8001060:	4618      	mov	r0, r3
 8001062:	f000 face 	bl	8001602 <SerialOutputString>
	{
 8001066:	e660      	b.n	8000d2a <main+0xda>
 8001068:	00000000 	.word	0x00000000
 800106c:	40000000 	.word	0x40000000
 8001070:	200000c4 	.word	0x200000c4
 8001074:	51eb851f 	.word	0x51eb851f
 8001078:	20000506 	.word	0x20000506
 800107c:	08007ab0 	.word	0x08007ab0
 8001080:	20000000 	.word	0x20000000

08001084 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b09e      	sub	sp, #120	; 0x78
 8001088:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800108e:	2228      	movs	r2, #40	; 0x28
 8001090:	2100      	movs	r1, #0
 8001092:	4618      	mov	r0, r3
 8001094:	f005 f942 	bl	800631c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001098:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a8:	463b      	mov	r3, r7
 80010aa:	223c      	movs	r2, #60	; 0x3c
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f005 f934 	bl	800631c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80010b4:	2303      	movs	r3, #3
 80010b6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010b8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80010bc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010c2:	2301      	movs	r3, #1
 80010c4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010c6:	2310      	movs	r3, #16
 80010c8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ca:	2302      	movs	r3, #2
 80010cc:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010d2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80010d4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80010d8:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010da:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80010de:	4618      	mov	r0, r3
 80010e0:	f001 ff06 	bl	8002ef0 <HAL_RCC_OscConfig>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80010ea:	f000 f9ab 	bl	8001444 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ee:	230f      	movs	r3, #15
 80010f0:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f2:	2302      	movs	r3, #2
 80010f4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001104:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001108:	2101      	movs	r1, #1
 800110a:	4618      	mov	r0, r3
 800110c:	f002 ff2e 	bl	8003f6c <HAL_RCC_ClockConfig>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001116:	f000 f995 	bl	8001444 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 800111a:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <SystemClock_Config+0xc4>)
 800111c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800111e:	2300      	movs	r3, #0
 8001120:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8001122:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001126:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001128:	2300      	movs	r3, #0
 800112a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800112c:	463b      	mov	r3, r7
 800112e:	4618      	mov	r0, r3
 8001130:	f003 f902 	bl	8004338 <HAL_RCCEx_PeriphCLKConfig>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800113a:	f000 f983 	bl	8001444 <Error_Handler>
  }
}
 800113e:	bf00      	nop
 8001140:	3778      	adds	r7, #120	; 0x78
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	00021020 	.word	0x00021020

0800114c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001150:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001152:	4a1c      	ldr	r2, [pc, #112]	; (80011c4 <MX_I2C1_Init+0x78>)
 8001154:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001156:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001158:	4a1b      	ldr	r2, [pc, #108]	; (80011c8 <MX_I2C1_Init+0x7c>)
 800115a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800115c:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <MX_I2C1_Init+0x74>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001162:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001164:	2201      	movs	r2, #1
 8001166:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001168:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <MX_I2C1_Init+0x74>)
 800116a:	2200      	movs	r2, #0
 800116c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800116e:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001170:	2200      	movs	r2, #0
 8001172:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001174:	4b12      	ldr	r3, [pc, #72]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800117a:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <MX_I2C1_Init+0x74>)
 800117c:	2200      	movs	r2, #0
 800117e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001180:	4b0f      	ldr	r3, [pc, #60]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001186:	480e      	ldr	r0, [pc, #56]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001188:	f000 ffd2 	bl	8002130 <HAL_I2C_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001192:	f000 f957 	bl	8001444 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001196:	2100      	movs	r1, #0
 8001198:	4809      	ldr	r0, [pc, #36]	; (80011c0 <MX_I2C1_Init+0x74>)
 800119a:	f001 fd3f 	bl	8002c1c <HAL_I2CEx_ConfigAnalogFilter>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011a4:	f000 f94e 	bl	8001444 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011a8:	2100      	movs	r1, #0
 80011aa:	4805      	ldr	r0, [pc, #20]	; (80011c0 <MX_I2C1_Init+0x74>)
 80011ac:	f001 fd81 	bl	8002cb2 <HAL_I2CEx_ConfigDigitalFilter>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011b6:	f000 f945 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200000c4 	.word	0x200000c4
 80011c4:	40005400 	.word	0x40005400
 80011c8:	2000090e 	.word	0x2000090e

080011cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011d0:	4b1b      	ldr	r3, [pc, #108]	; (8001240 <MX_SPI1_Init+0x74>)
 80011d2:	4a1c      	ldr	r2, [pc, #112]	; (8001244 <MX_SPI1_Init+0x78>)
 80011d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011d6:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <MX_SPI1_Init+0x74>)
 80011d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011de:	4b18      	ldr	r3, [pc, #96]	; (8001240 <MX_SPI1_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80011e4:	4b16      	ldr	r3, [pc, #88]	; (8001240 <MX_SPI1_Init+0x74>)
 80011e6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80011ea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ec:	4b14      	ldr	r3, [pc, #80]	; (8001240 <MX_SPI1_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011f2:	4b13      	ldr	r3, [pc, #76]	; (8001240 <MX_SPI1_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011f8:	4b11      	ldr	r3, [pc, #68]	; (8001240 <MX_SPI1_Init+0x74>)
 80011fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011fe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001200:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <MX_SPI1_Init+0x74>)
 8001202:	2208      	movs	r2, #8
 8001204:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001206:	4b0e      	ldr	r3, [pc, #56]	; (8001240 <MX_SPI1_Init+0x74>)
 8001208:	2200      	movs	r2, #0
 800120a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800120c:	4b0c      	ldr	r3, [pc, #48]	; (8001240 <MX_SPI1_Init+0x74>)
 800120e:	2200      	movs	r2, #0
 8001210:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001212:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <MX_SPI1_Init+0x74>)
 8001214:	2200      	movs	r2, #0
 8001216:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001218:	4b09      	ldr	r3, [pc, #36]	; (8001240 <MX_SPI1_Init+0x74>)
 800121a:	2207      	movs	r2, #7
 800121c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800121e:	4b08      	ldr	r3, [pc, #32]	; (8001240 <MX_SPI1_Init+0x74>)
 8001220:	2200      	movs	r2, #0
 8001222:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001224:	4b06      	ldr	r3, [pc, #24]	; (8001240 <MX_SPI1_Init+0x74>)
 8001226:	2208      	movs	r2, #8
 8001228:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800122a:	4805      	ldr	r0, [pc, #20]	; (8001240 <MX_SPI1_Init+0x74>)
 800122c:	f003 fa34 	bl	8004698 <HAL_SPI_Init>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001236:	f000 f905 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20000118 	.word	0x20000118
 8001244:	40013000 	.word	0x40013000

08001248 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08c      	sub	sp, #48	; 0x30
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800124e:	f107 0320 	add.w	r3, r7, #32
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001274:	4b2d      	ldr	r3, [pc, #180]	; (800132c <MX_TIM1_Init+0xe4>)
 8001276:	4a2e      	ldr	r2, [pc, #184]	; (8001330 <MX_TIM1_Init+0xe8>)
 8001278:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 800127a:	4b2c      	ldr	r3, [pc, #176]	; (800132c <MX_TIM1_Init+0xe4>)
 800127c:	222f      	movs	r2, #47	; 0x2f
 800127e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001280:	4b2a      	ldr	r3, [pc, #168]	; (800132c <MX_TIM1_Init+0xe4>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001286:	4b29      	ldr	r3, [pc, #164]	; (800132c <MX_TIM1_Init+0xe4>)
 8001288:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800128c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800128e:	4b27      	ldr	r3, [pc, #156]	; (800132c <MX_TIM1_Init+0xe4>)
 8001290:	2200      	movs	r2, #0
 8001292:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001294:	4b25      	ldr	r3, [pc, #148]	; (800132c <MX_TIM1_Init+0xe4>)
 8001296:	2200      	movs	r2, #0
 8001298:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129a:	4b24      	ldr	r3, [pc, #144]	; (800132c <MX_TIM1_Init+0xe4>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012a0:	4822      	ldr	r0, [pc, #136]	; (800132c <MX_TIM1_Init+0xe4>)
 80012a2:	f003 faa4 	bl	80047ee <HAL_TIM_Base_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 80012ac:	f000 f8ca 	bl	8001444 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012b6:	f107 0320 	add.w	r3, r7, #32
 80012ba:	4619      	mov	r1, r3
 80012bc:	481b      	ldr	r0, [pc, #108]	; (800132c <MX_TIM1_Init+0xe4>)
 80012be:	f004 f8b9 	bl	8005434 <HAL_TIM_ConfigClockSource>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80012c8:	f000 f8bc 	bl	8001444 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80012cc:	4817      	ldr	r0, [pc, #92]	; (800132c <MX_TIM1_Init+0xe4>)
 80012ce:	f003 fc3d 	bl	8004b4c <HAL_TIM_IC_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80012d8:	f000 f8b4 	bl	8001444 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012e0:	2300      	movs	r3, #0
 80012e2:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012e8:	f107 0314 	add.w	r3, r7, #20
 80012ec:	4619      	mov	r1, r3
 80012ee:	480f      	ldr	r0, [pc, #60]	; (800132c <MX_TIM1_Init+0xe4>)
 80012f0:	f004 ff1a 	bl	8006128 <HAL_TIMEx_MasterConfigSynchronization>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80012fa:	f000 f8a3 	bl	8001444 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80012fe:	230a      	movs	r3, #10
 8001300:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001302:	2301      	movs	r3, #1
 8001304:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	2200      	movs	r2, #0
 8001312:	4619      	mov	r1, r3
 8001314:	4805      	ldr	r0, [pc, #20]	; (800132c <MX_TIM1_Init+0xe4>)
 8001316:	f003 fedc 	bl	80050d2 <HAL_TIM_IC_ConfigChannel>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001320:	f000 f890 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001324:	bf00      	nop
 8001326:	3730      	adds	r7, #48	; 0x30
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	2000017c 	.word	0x2000017c
 8001330:	40012c00 	.word	0x40012c00

08001334 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08a      	sub	sp, #40	; 0x28
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001346:	463b      	mov	r3, r7
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
 8001354:	615a      	str	r2, [r3, #20]
 8001356:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001358:	4b28      	ldr	r3, [pc, #160]	; (80013fc <MX_TIM2_Init+0xc8>)
 800135a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800135e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 8001360:	4b26      	ldr	r3, [pc, #152]	; (80013fc <MX_TIM2_Init+0xc8>)
 8001362:	222f      	movs	r2, #47	; 0x2f
 8001364:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001366:	4b25      	ldr	r3, [pc, #148]	; (80013fc <MX_TIM2_Init+0xc8>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 800136c:	4b23      	ldr	r3, [pc, #140]	; (80013fc <MX_TIM2_Init+0xc8>)
 800136e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001372:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001374:	4b21      	ldr	r3, [pc, #132]	; (80013fc <MX_TIM2_Init+0xc8>)
 8001376:	2200      	movs	r2, #0
 8001378:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800137a:	4b20      	ldr	r3, [pc, #128]	; (80013fc <MX_TIM2_Init+0xc8>)
 800137c:	2280      	movs	r2, #128	; 0x80
 800137e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001380:	481e      	ldr	r0, [pc, #120]	; (80013fc <MX_TIM2_Init+0xc8>)
 8001382:	f003 fa8b 	bl	800489c <HAL_TIM_PWM_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 800138c:	f000 f85a 	bl	8001444 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001398:	f107 031c 	add.w	r3, r7, #28
 800139c:	4619      	mov	r1, r3
 800139e:	4817      	ldr	r0, [pc, #92]	; (80013fc <MX_TIM2_Init+0xc8>)
 80013a0:	f004 fec2 	bl	8006128 <HAL_TIMEx_MasterConfigSynchronization>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80013aa:	f000 f84b 	bl	8001444 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ae:	2360      	movs	r3, #96	; 0x60
 80013b0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2000;
 80013b2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80013b6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b8:	2300      	movs	r3, #0
 80013ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013bc:	2300      	movs	r3, #0
 80013be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013c0:	463b      	mov	r3, r7
 80013c2:	2200      	movs	r2, #0
 80013c4:	4619      	mov	r1, r3
 80013c6:	480d      	ldr	r0, [pc, #52]	; (80013fc <MX_TIM2_Init+0xc8>)
 80013c8:	f003 ff20 	bl	800520c <HAL_TIM_PWM_ConfigChannel>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80013d2:	f000 f837 	bl	8001444 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013d6:	463b      	mov	r3, r7
 80013d8:	2204      	movs	r2, #4
 80013da:	4619      	mov	r1, r3
 80013dc:	4807      	ldr	r0, [pc, #28]	; (80013fc <MX_TIM2_Init+0xc8>)
 80013de:	f003 ff15 	bl	800520c <HAL_TIM_PWM_ConfigChannel>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 80013e8:	f000 f82c 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013ec:	4803      	ldr	r0, [pc, #12]	; (80013fc <MX_TIM2_Init+0xc8>)
 80013ee:	f000 fa47 	bl	8001880 <HAL_TIM_MspPostInit>

}
 80013f2:	bf00      	nop
 80013f4:	3728      	adds	r7, #40	; 0x28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200001c8 	.word	0x200001c8

08001400 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001404:	4b0d      	ldr	r3, [pc, #52]	; (800143c <MX_USB_PCD_Init+0x3c>)
 8001406:	4a0e      	ldr	r2, [pc, #56]	; (8001440 <MX_USB_PCD_Init+0x40>)
 8001408:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800140a:	4b0c      	ldr	r3, [pc, #48]	; (800143c <MX_USB_PCD_Init+0x3c>)
 800140c:	2208      	movs	r2, #8
 800140e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001410:	4b0a      	ldr	r3, [pc, #40]	; (800143c <MX_USB_PCD_Init+0x3c>)
 8001412:	2202      	movs	r2, #2
 8001414:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <MX_USB_PCD_Init+0x3c>)
 8001418:	2202      	movs	r2, #2
 800141a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800141c:	4b07      	ldr	r3, [pc, #28]	; (800143c <MX_USB_PCD_Init+0x3c>)
 800141e:	2200      	movs	r2, #0
 8001420:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <MX_USB_PCD_Init+0x3c>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001428:	4804      	ldr	r0, [pc, #16]	; (800143c <MX_USB_PCD_Init+0x3c>)
 800142a:	f001 fc8e 	bl	8002d4a <HAL_PCD_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001434:	f000 f806 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000214 	.word	0x20000214
 8001440:	40005c00 	.word	0x40005c00

08001444 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001448:	b672      	cpsid	i
}
 800144a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800144c:	e7fe      	b.n	800144c <Error_Handler+0x8>

0800144e <initialise_ptu_i2c>:

#include "ptu_definitions.h"

ACCELEROMETER_CFG_STRUCT accelerometer_cfg = {ADXL345_POWER_CTL, 0x08, ADXL345_DATA_FORMAT, 0x08};

void initialise_ptu_i2c(I2C_HandleTypeDef *i2c) {
 800144e:	b580      	push	{r7, lr}
 8001450:	b088      	sub	sp, #32
 8001452:	af04      	add	r7, sp, #16
 8001454:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef return_value = 0x00;
 8001456:	2300      	movs	r3, #0
 8001458:	73fb      	strb	r3, [r7, #15]

	uint8_t reg_1 = 0b00001111;
 800145a:	230f      	movs	r3, #15
 800145c:	73bb      	strb	r3, [r7, #14]
	// Enable x, y, z and turn off power down:
	return_value = HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG1, 1, &reg_1, 1, 10);
 800145e:	230a      	movs	r3, #10
 8001460:	9302      	str	r3, [sp, #8]
 8001462:	2301      	movs	r3, #1
 8001464:	9301      	str	r3, [sp, #4]
 8001466:	f107 030e 	add.w	r3, r7, #14
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	2301      	movs	r3, #1
 800146e:	2220      	movs	r2, #32
 8001470:	21d2      	movs	r1, #210	; 0xd2
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 feec 	bl	8002250 <HAL_I2C_Mem_Write>
 8001478:	4603      	mov	r3, r0
 800147a:	73fb      	strb	r3, [r7, #15]

	uint8_t reg_2 = 0b00000000;
 800147c:	2300      	movs	r3, #0
 800147e:	737b      	strb	r3, [r7, #13]
	// If you'd like to adjust/use the HPF, you can edit the line below to configure CTRL_REG2:
	return_value = HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG2, 1, &reg_2, 1, 10);
 8001480:	230a      	movs	r3, #10
 8001482:	9302      	str	r3, [sp, #8]
 8001484:	2301      	movs	r3, #1
 8001486:	9301      	str	r3, [sp, #4]
 8001488:	f107 030d 	add.w	r3, r7, #13
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2301      	movs	r3, #1
 8001490:	2221      	movs	r2, #33	; 0x21
 8001492:	21d2      	movs	r1, #210	; 0xd2
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 fedb 	bl	8002250 <HAL_I2C_Mem_Write>
 800149a:	4603      	mov	r3, r0
 800149c:	73fb      	strb	r3, [r7, #15]

	// Configure CTRL_REG3 to generate data ready interrupt on INT2
	// No interrupts used on INT1, if you'd like to configure INT1
	// or INT2 otherwise, consult the datasheet:
	return_value = HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG3, 1, &reg_2, 1, 10);
 800149e:	230a      	movs	r3, #10
 80014a0:	9302      	str	r3, [sp, #8]
 80014a2:	2301      	movs	r3, #1
 80014a4:	9301      	str	r3, [sp, #4]
 80014a6:	f107 030d 	add.w	r3, r7, #13
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	2301      	movs	r3, #1
 80014ae:	2222      	movs	r2, #34	; 0x22
 80014b0:	21d2      	movs	r1, #210	; 0xd2
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f000 fecc 	bl	8002250 <HAL_I2C_Mem_Write>
 80014b8:	4603      	mov	r3, r0
 80014ba:	73fb      	strb	r3, [r7, #15]
	// CTRL_REG5 controls high-pass filtering of outputs, use it
	// if you'd like:
	//HAL_I2C_Mem_Write(&hi2c1, gyro_wr, L3G4200D_CTRL_REG5, 1, &reg_2, 10);

	// reset lidar board
	uint8_t reset_value = 0x00;
 80014bc:	2300      	movs	r3, #0
 80014be:	733b      	strb	r3, [r7, #12]
	return_value = HAL_I2C_Mem_Write(i2c, LIDAR_WR, 0x00, 1, &reset_value, 1, 10);
 80014c0:	230a      	movs	r3, #10
 80014c2:	9302      	str	r3, [sp, #8]
 80014c4:	2301      	movs	r3, #1
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	2301      	movs	r3, #1
 80014d0:	2200      	movs	r2, #0
 80014d2:	21c4      	movs	r1, #196	; 0xc4
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f000 febb 	bl	8002250 <HAL_I2C_Mem_Write>
 80014da:	4603      	mov	r3, r0
 80014dc:	73fb      	strb	r3, [r7, #15]
}
 80014de:	bf00      	nop
 80014e0:	3710      	adds	r7, #16
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
	...

080014e8 <SerialInitialise>:
		0x77};


// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 80014e8:	b480      	push	{r7}
 80014ea:	b087      	sub	sp, #28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	635a      	str	r2, [r3, #52]	; 0x34

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80014fa:	4b34      	ldr	r3, [pc, #208]	; (80015cc <SerialInitialise+0xe4>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	4a33      	ldr	r2, [pc, #204]	; (80015cc <SerialInitialise+0xe4>)
 8001500:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001504:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8001506:	4b31      	ldr	r3, [pc, #196]	; (80015cc <SerialInitialise+0xe4>)
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	4a30      	ldr	r2, [pc, #192]	; (80015cc <SerialInitialise+0xe4>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d106      	bne.n	8001528 <SerialInitialise+0x40>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 800151a:	4b2c      	ldr	r3, [pc, #176]	; (80015cc <SerialInitialise+0xe4>)
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	4a2b      	ldr	r2, [pc, #172]	; (80015cc <SerialInitialise+0xe4>)
 8001520:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001524:	6153      	str	r3, [r2, #20]
		break;
 8001526:	e000      	b.n	800152a <SerialInitialise+0x42>
	default:
		break;
 8001528:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	69db      	ldr	r3, [r3, #28]
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	6a12      	ldr	r2, [r2, #32]
 8001532:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001538:	68ba      	ldr	r2, [r7, #8]
 800153a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800153c:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8001548:	b2d2      	uxtb	r2, r2
 800154a:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	6959      	ldr	r1, [r3, #20]
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	430a      	orrs	r2, r1
 800155c:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2b04      	cmp	r3, #4
 8001568:	d821      	bhi.n	80015ae <SerialInitialise+0xc6>
 800156a:	a201      	add	r2, pc, #4	; (adr r2, 8001570 <SerialInitialise+0x88>)
 800156c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001570:	08001585 	.word	0x08001585
 8001574:	0800158d 	.word	0x0800158d
 8001578:	08001595 	.word	0x08001595
 800157c:	0800159d 	.word	0x0800159d
 8001580:	080015a5 	.word	0x080015a5
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	2246      	movs	r2, #70	; 0x46
 8001588:	801a      	strh	r2, [r3, #0]
		break;
 800158a:	e010      	b.n	80015ae <SerialInitialise+0xc6>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	2246      	movs	r2, #70	; 0x46
 8001590:	801a      	strh	r2, [r3, #0]
		break;
 8001592:	e00c      	b.n	80015ae <SerialInitialise+0xc6>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	2246      	movs	r2, #70	; 0x46
 8001598:	801a      	strh	r2, [r3, #0]
		break;
 800159a:	e008      	b.n	80015ae <SerialInitialise+0xc6>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	2246      	movs	r2, #70	; 0x46
 80015a0:	801a      	strh	r2, [r3, #0]
		break;
 80015a2:	e004      	b.n	80015ae <SerialInitialise+0xc6>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80015aa:	801a      	strh	r2, [r3, #0]
		break;
 80015ac:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f042 020d 	orr.w	r2, r2, #13
 80015bc:	601a      	str	r2, [r3, #0]
}
 80015be:	bf00      	nop
 80015c0:	371c      	adds	r7, #28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40021000 	.word	0x40021000

080015d0 <SerialOutputChar>:


void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	6039      	str	r1, [r7, #0]
 80015da:	71fb      	strb	r3, [r7, #7]
	while((*(serial_port->StatusRegister) & USART_ISR_TXE) == 0){
 80015dc:	bf00      	nop
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d0f8      	beq.n	80015de <SerialOutputChar+0xe>
	}

	*(serial_port->DataOutputRegister) = data;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	79fa      	ldrb	r2, [r7, #7]
 80015f2:	b292      	uxth	r2, r2
 80015f4:	801a      	strh	r2, [r3, #0]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <SerialOutputString>:



void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 8001602:	b580      	push	{r7, lr}
 8001604:	b084      	sub	sp, #16
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
 800160a:	6039      	str	r1, [r7, #0]

	uint32_t counter = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 8001610:	e00b      	b.n	800162a <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	6839      	ldr	r1, [r7, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff ffd9 	bl	80015d0 <SerialOutputChar>
		counter++;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	3301      	adds	r3, #1
 8001622:	60fb      	str	r3, [r7, #12]
		pt++;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3301      	adds	r3, #1
 8001628:	607b      	str	r3, [r7, #4]
	while(*pt) {
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1ef      	bne.n	8001612 <SerialOutputString+0x10>
	}

	if (serial_port->completion_function != 0x00)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <SerialOutputString+0x40>
		serial_port->completion_function(counter);
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800163e:	68f8      	ldr	r0, [r7, #12]
 8001640:	4798      	blx	r3
}
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001652:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <HAL_MspInit+0x44>)
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	4a0e      	ldr	r2, [pc, #56]	; (8001690 <HAL_MspInit+0x44>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	6193      	str	r3, [r2, #24]
 800165e:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <HAL_MspInit+0x44>)
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800166a:	4b09      	ldr	r3, [pc, #36]	; (8001690 <HAL_MspInit+0x44>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	4a08      	ldr	r2, [pc, #32]	; (8001690 <HAL_MspInit+0x44>)
 8001670:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001674:	61d3      	str	r3, [r2, #28]
 8001676:	4b06      	ldr	r3, [pc, #24]	; (8001690 <HAL_MspInit+0x44>)
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167e:	603b      	str	r3, [r7, #0]
 8001680:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001682:	2007      	movs	r0, #7
 8001684:	f000 fb80 	bl	8001d88 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40021000 	.word	0x40021000

08001694 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b08a      	sub	sp, #40	; 0x28
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a17      	ldr	r2, [pc, #92]	; (8001710 <HAL_I2C_MspInit+0x7c>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d127      	bne.n	8001706 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b6:	4b17      	ldr	r3, [pc, #92]	; (8001714 <HAL_I2C_MspInit+0x80>)
 80016b8:	695b      	ldr	r3, [r3, #20]
 80016ba:	4a16      	ldr	r2, [pc, #88]	; (8001714 <HAL_I2C_MspInit+0x80>)
 80016bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016c0:	6153      	str	r3, [r2, #20]
 80016c2:	4b14      	ldr	r3, [pc, #80]	; (8001714 <HAL_I2C_MspInit+0x80>)
 80016c4:	695b      	ldr	r3, [r3, #20]
 80016c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016ca:	613b      	str	r3, [r7, #16]
 80016cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80016ce:	23c0      	movs	r3, #192	; 0xc0
 80016d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016d2:	2312      	movs	r3, #18
 80016d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d6:	2301      	movs	r3, #1
 80016d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016da:	2303      	movs	r3, #3
 80016dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016de:	2304      	movs	r3, #4
 80016e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4619      	mov	r1, r3
 80016e8:	480b      	ldr	r0, [pc, #44]	; (8001718 <HAL_I2C_MspInit+0x84>)
 80016ea:	f000 fb8f 	bl	8001e0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016ee:	4b09      	ldr	r3, [pc, #36]	; (8001714 <HAL_I2C_MspInit+0x80>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	4a08      	ldr	r2, [pc, #32]	; (8001714 <HAL_I2C_MspInit+0x80>)
 80016f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016f8:	61d3      	str	r3, [r2, #28]
 80016fa:	4b06      	ldr	r3, [pc, #24]	; (8001714 <HAL_I2C_MspInit+0x80>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001706:	bf00      	nop
 8001708:	3728      	adds	r7, #40	; 0x28
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40005400 	.word	0x40005400
 8001714:	40021000 	.word	0x40021000
 8001718:	48000400 	.word	0x48000400

0800171c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08a      	sub	sp, #40	; 0x28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a17      	ldr	r2, [pc, #92]	; (8001798 <HAL_SPI_MspInit+0x7c>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d128      	bne.n	8001790 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800173e:	4b17      	ldr	r3, [pc, #92]	; (800179c <HAL_SPI_MspInit+0x80>)
 8001740:	699b      	ldr	r3, [r3, #24]
 8001742:	4a16      	ldr	r2, [pc, #88]	; (800179c <HAL_SPI_MspInit+0x80>)
 8001744:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001748:	6193      	str	r3, [r2, #24]
 800174a:	4b14      	ldr	r3, [pc, #80]	; (800179c <HAL_SPI_MspInit+0x80>)
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001752:	613b      	str	r3, [r7, #16]
 8001754:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001756:	4b11      	ldr	r3, [pc, #68]	; (800179c <HAL_SPI_MspInit+0x80>)
 8001758:	695b      	ldr	r3, [r3, #20]
 800175a:	4a10      	ldr	r2, [pc, #64]	; (800179c <HAL_SPI_MspInit+0x80>)
 800175c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001760:	6153      	str	r3, [r2, #20]
 8001762:	4b0e      	ldr	r3, [pc, #56]	; (800179c <HAL_SPI_MspInit+0x80>)
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800176e:	23e0      	movs	r3, #224	; 0xe0
 8001770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800177a:	2303      	movs	r3, #3
 800177c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800177e:	2305      	movs	r3, #5
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	f107 0314 	add.w	r3, r7, #20
 8001786:	4619      	mov	r1, r3
 8001788:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178c:	f000 fb3e 	bl	8001e0c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001790:	bf00      	nop
 8001792:	3728      	adds	r7, #40	; 0x28
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40013000 	.word	0x40013000
 800179c:	40021000 	.word	0x40021000

080017a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	; 0x28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 0314 	add.w	r3, r7, #20
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a1c      	ldr	r2, [pc, #112]	; (8001830 <HAL_TIM_Base_MspInit+0x90>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d131      	bne.n	8001826 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017c2:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <HAL_TIM_Base_MspInit+0x94>)
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	4a1b      	ldr	r2, [pc, #108]	; (8001834 <HAL_TIM_Base_MspInit+0x94>)
 80017c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017cc:	6193      	str	r3, [r2, #24]
 80017ce:	4b19      	ldr	r3, [pc, #100]	; (8001834 <HAL_TIM_Base_MspInit+0x94>)
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	4b16      	ldr	r3, [pc, #88]	; (8001834 <HAL_TIM_Base_MspInit+0x94>)
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	4a15      	ldr	r2, [pc, #84]	; (8001834 <HAL_TIM_Base_MspInit+0x94>)
 80017e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017e4:	6153      	str	r3, [r2, #20]
 80017e6:	4b13      	ldr	r3, [pc, #76]	; (8001834 <HAL_TIM_Base_MspInit+0x94>)
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80017f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f8:	2302      	movs	r3, #2
 80017fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001800:	2300      	movs	r3, #0
 8001802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001804:	2306      	movs	r3, #6
 8001806:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	4619      	mov	r1, r3
 800180e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001812:	f000 fafb 	bl	8001e0c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001816:	2200      	movs	r2, #0
 8001818:	2100      	movs	r1, #0
 800181a:	201b      	movs	r0, #27
 800181c:	f000 fabf 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001820:	201b      	movs	r0, #27
 8001822:	f000 fad8 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001826:	bf00      	nop
 8001828:	3728      	adds	r7, #40	; 0x28
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40012c00 	.word	0x40012c00
 8001834:	40021000 	.word	0x40021000

08001838 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001848:	d113      	bne.n	8001872 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <HAL_TIM_PWM_MspInit+0x44>)
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	4a0b      	ldr	r2, [pc, #44]	; (800187c <HAL_TIM_PWM_MspInit+0x44>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	61d3      	str	r3, [r2, #28]
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <HAL_TIM_PWM_MspInit+0x44>)
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2100      	movs	r1, #0
 8001866:	201c      	movs	r0, #28
 8001868:	f000 fa99 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800186c:	201c      	movs	r0, #28
 800186e:	f000 fab2 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001872:	bf00      	nop
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40021000 	.word	0x40021000

08001880 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 030c 	add.w	r3, r7, #12
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018a0:	d11d      	bne.n	80018de <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a2:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <HAL_TIM_MspPostInit+0x68>)
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	4a10      	ldr	r2, [pc, #64]	; (80018e8 <HAL_TIM_MspPostInit+0x68>)
 80018a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ac:	6153      	str	r3, [r2, #20]
 80018ae:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <HAL_TIM_MspPostInit+0x68>)
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 80018ba:	f248 0302 	movw	r3, #32770	; 0x8002
 80018be:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c0:	2302      	movs	r3, #2
 80018c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80018cc:	2301      	movs	r3, #1
 80018ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d0:	f107 030c 	add.w	r3, r7, #12
 80018d4:	4619      	mov	r1, r3
 80018d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018da:	f000 fa97 	bl	8001e0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80018de:	bf00      	nop
 80018e0:	3720      	adds	r7, #32
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000

080018ec <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08a      	sub	sp, #40	; 0x28
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a18      	ldr	r2, [pc, #96]	; (800196c <HAL_PCD_MspInit+0x80>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d129      	bne.n	8001962 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190e:	4b18      	ldr	r3, [pc, #96]	; (8001970 <HAL_PCD_MspInit+0x84>)
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	4a17      	ldr	r2, [pc, #92]	; (8001970 <HAL_PCD_MspInit+0x84>)
 8001914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001918:	6153      	str	r3, [r2, #20]
 800191a:	4b15      	ldr	r3, [pc, #84]	; (8001970 <HAL_PCD_MspInit+0x84>)
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001922:	613b      	str	r3, [r7, #16]
 8001924:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001926:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800192a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192c:	2302      	movs	r3, #2
 800192e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001934:	2303      	movs	r3, #3
 8001936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001938:	230e      	movs	r3, #14
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	4619      	mov	r1, r3
 8001942:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001946:	f000 fa61 	bl	8001e0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800194a:	4b09      	ldr	r3, [pc, #36]	; (8001970 <HAL_PCD_MspInit+0x84>)
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	4a08      	ldr	r2, [pc, #32]	; (8001970 <HAL_PCD_MspInit+0x84>)
 8001950:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001954:	61d3      	str	r3, [r2, #28]
 8001956:	4b06      	ldr	r3, [pc, #24]	; (8001970 <HAL_PCD_MspInit+0x84>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001962:	bf00      	nop
 8001964:	3728      	adds	r7, #40	; 0x28
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40005c00 	.word	0x40005c00
 8001970:	40021000 	.word	0x40021000

08001974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001978:	e7fe      	b.n	8001978 <NMI_Handler+0x4>

0800197a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800197a:	b480      	push	{r7}
 800197c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197e:	e7fe      	b.n	800197e <HardFault_Handler+0x4>

08001980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001984:	e7fe      	b.n	8001984 <MemManage_Handler+0x4>

08001986 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800198a:	e7fe      	b.n	800198a <BusFault_Handler+0x4>

0800198c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001990:	e7fe      	b.n	8001990 <UsageFault_Handler+0x4>

08001992 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001992:	b480      	push	{r7}
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019c0:	f000 f8ce 	bl	8001b60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <TIM1_CC_IRQHandler+0x10>)
 80019ce:	f003 fa61 	bl	8004e94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	2000017c 	.word	0x2000017c

080019dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019e0:	4802      	ldr	r0, [pc, #8]	; (80019ec <TIM2_IRQHandler+0x10>)
 80019e2:	f003 fa57 	bl	8004e94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200001c8 	.word	0x200001c8

080019f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019f8:	4a14      	ldr	r2, [pc, #80]	; (8001a4c <_sbrk+0x5c>)
 80019fa:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <_sbrk+0x60>)
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a04:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <_sbrk+0x64>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <_sbrk+0x64>)
 8001a0e:	4a12      	ldr	r2, [pc, #72]	; (8001a58 <_sbrk+0x68>)
 8001a10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <_sbrk+0x64>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d207      	bcs.n	8001a30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a20:	f004 fc84 	bl	800632c <__errno>
 8001a24:	4603      	mov	r3, r0
 8001a26:	220c      	movs	r2, #12
 8001a28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a2e:	e009      	b.n	8001a44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a30:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <_sbrk+0x64>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a36:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <_sbrk+0x64>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	4a05      	ldr	r2, [pc, #20]	; (8001a54 <_sbrk+0x64>)
 8001a40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a42:	68fb      	ldr	r3, [r7, #12]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3718      	adds	r7, #24
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	2000a000 	.word	0x2000a000
 8001a50:	00000400 	.word	0x00000400
 8001a54:	20000508 	.word	0x20000508
 8001a58:	20000658 	.word	0x20000658

08001a5c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a60:	4b06      	ldr	r3, [pc, #24]	; (8001a7c <SystemInit+0x20>)
 8001a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a66:	4a05      	ldr	r2, [pc, #20]	; (8001a7c <SystemInit+0x20>)
 8001a68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ab8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a84:	f7ff ffea 	bl	8001a5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a88:	480c      	ldr	r0, [pc, #48]	; (8001abc <LoopForever+0x6>)
  ldr r1, =_edata
 8001a8a:	490d      	ldr	r1, [pc, #52]	; (8001ac0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a8c:	4a0d      	ldr	r2, [pc, #52]	; (8001ac4 <LoopForever+0xe>)
  movs r3, #0
 8001a8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a90:	e002      	b.n	8001a98 <LoopCopyDataInit>

08001a92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a96:	3304      	adds	r3, #4

08001a98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a9c:	d3f9      	bcc.n	8001a92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	; (8001ac8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001aa0:	4c0a      	ldr	r4, [pc, #40]	; (8001acc <LoopForever+0x16>)
  movs r3, #0
 8001aa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aa4:	e001      	b.n	8001aaa <LoopFillZerobss>

08001aa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aa8:	3204      	adds	r2, #4

08001aaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aac:	d3fb      	bcc.n	8001aa6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aae:	f004 fc43 	bl	8006338 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ab2:	f7ff f8cd 	bl	8000c50 <main>

08001ab6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ab6:	e7fe      	b.n	8001ab6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ab8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001abc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ac0:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8001ac4:	08007b80 	.word	0x08007b80
  ldr r2, =_sbss
 8001ac8:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8001acc:	20000658 	.word	0x20000658

08001ad0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ad0:	e7fe      	b.n	8001ad0 <ADC1_2_IRQHandler>
	...

08001ad4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_Init+0x28>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a07      	ldr	r2, [pc, #28]	; (8001afc <HAL_Init+0x28>)
 8001ade:	f043 0310 	orr.w	r3, r3, #16
 8001ae2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae4:	2003      	movs	r0, #3
 8001ae6:	f000 f94f 	bl	8001d88 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aea:	2000      	movs	r0, #0
 8001aec:	f000 f808 	bl	8001b00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af0:	f7ff fdac 	bl	800164c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40022000 	.word	0x40022000

08001b00 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_InitTick+0x54>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <HAL_InitTick+0x58>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	4619      	mov	r1, r3
 8001b12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 f967 	bl	8001df2 <HAL_SYSTICK_Config>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00e      	b.n	8001b4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b0f      	cmp	r3, #15
 8001b32:	d80a      	bhi.n	8001b4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b34:	2200      	movs	r2, #0
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b3c:	f000 f92f 	bl	8001d9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b40:	4a06      	ldr	r2, [pc, #24]	; (8001b5c <HAL_InitTick+0x5c>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
 8001b48:	e000      	b.n	8001b4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000038 	.word	0x20000038
 8001b58:	20000040 	.word	0x20000040
 8001b5c:	2000003c 	.word	0x2000003c

08001b60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b64:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <HAL_IncTick+0x20>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <HAL_IncTick+0x24>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4413      	add	r3, r2
 8001b70:	4a04      	ldr	r2, [pc, #16]	; (8001b84 <HAL_IncTick+0x24>)
 8001b72:	6013      	str	r3, [r2, #0]
}
 8001b74:	bf00      	nop
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	20000040 	.word	0x20000040
 8001b84:	2000050c 	.word	0x2000050c

08001b88 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b8c:	4b03      	ldr	r3, [pc, #12]	; (8001b9c <HAL_GetTick+0x14>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	2000050c 	.word	0x2000050c

08001ba0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ba8:	f7ff ffee 	bl	8001b88 <HAL_GetTick>
 8001bac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bb8:	d005      	beq.n	8001bc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bba:	4b0a      	ldr	r3, [pc, #40]	; (8001be4 <HAL_Delay+0x44>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001bc6:	bf00      	nop
 8001bc8:	f7ff ffde 	bl	8001b88 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d8f7      	bhi.n	8001bc8 <HAL_Delay+0x28>
  {
  }
}
 8001bd8:	bf00      	nop
 8001bda:	bf00      	nop
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20000040 	.word	0x20000040

08001be8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <__NVIC_SetPriorityGrouping+0x44>)
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c04:	4013      	ands	r3, r2
 8001c06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c1a:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <__NVIC_SetPriorityGrouping+0x44>)
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	60d3      	str	r3, [r2, #12]
}
 8001c20:	bf00      	nop
 8001c22:	3714      	adds	r7, #20
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c34:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <__NVIC_GetPriorityGrouping+0x18>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	0a1b      	lsrs	r3, r3, #8
 8001c3a:	f003 0307 	and.w	r3, r3, #7
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	e000ed00 	.word	0xe000ed00

08001c4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	db0b      	blt.n	8001c76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	f003 021f 	and.w	r2, r3, #31
 8001c64:	4907      	ldr	r1, [pc, #28]	; (8001c84 <__NVIC_EnableIRQ+0x38>)
 8001c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6a:	095b      	lsrs	r3, r3, #5
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000e100 	.word	0xe000e100

08001c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	6039      	str	r1, [r7, #0]
 8001c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	db0a      	blt.n	8001cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	490c      	ldr	r1, [pc, #48]	; (8001cd4 <__NVIC_SetPriority+0x4c>)
 8001ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca6:	0112      	lsls	r2, r2, #4
 8001ca8:	b2d2      	uxtb	r2, r2
 8001caa:	440b      	add	r3, r1
 8001cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb0:	e00a      	b.n	8001cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	4908      	ldr	r1, [pc, #32]	; (8001cd8 <__NVIC_SetPriority+0x50>)
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	f003 030f 	and.w	r3, r3, #15
 8001cbe:	3b04      	subs	r3, #4
 8001cc0:	0112      	lsls	r2, r2, #4
 8001cc2:	b2d2      	uxtb	r2, r2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	761a      	strb	r2, [r3, #24]
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	e000e100 	.word	0xe000e100
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b089      	sub	sp, #36	; 0x24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f003 0307 	and.w	r3, r3, #7
 8001cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	f1c3 0307 	rsb	r3, r3, #7
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	bf28      	it	cs
 8001cfa:	2304      	movcs	r3, #4
 8001cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	3304      	adds	r3, #4
 8001d02:	2b06      	cmp	r3, #6
 8001d04:	d902      	bls.n	8001d0c <NVIC_EncodePriority+0x30>
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	3b03      	subs	r3, #3
 8001d0a:	e000      	b.n	8001d0e <NVIC_EncodePriority+0x32>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	43da      	mvns	r2, r3
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	401a      	ands	r2, r3
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2e:	43d9      	mvns	r1, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d34:	4313      	orrs	r3, r2
         );
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3724      	adds	r7, #36	; 0x24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
	...

08001d44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d54:	d301      	bcc.n	8001d5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d56:	2301      	movs	r3, #1
 8001d58:	e00f      	b.n	8001d7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d5a:	4a0a      	ldr	r2, [pc, #40]	; (8001d84 <SysTick_Config+0x40>)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d62:	210f      	movs	r1, #15
 8001d64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d68:	f7ff ff8e 	bl	8001c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <SysTick_Config+0x40>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d72:	4b04      	ldr	r3, [pc, #16]	; (8001d84 <SysTick_Config+0x40>)
 8001d74:	2207      	movs	r2, #7
 8001d76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	e000e010 	.word	0xe000e010

08001d88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7ff ff29 	bl	8001be8 <__NVIC_SetPriorityGrouping>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b086      	sub	sp, #24
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	4603      	mov	r3, r0
 8001da6:	60b9      	str	r1, [r7, #8]
 8001da8:	607a      	str	r2, [r7, #4]
 8001daa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001db0:	f7ff ff3e 	bl	8001c30 <__NVIC_GetPriorityGrouping>
 8001db4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	68b9      	ldr	r1, [r7, #8]
 8001dba:	6978      	ldr	r0, [r7, #20]
 8001dbc:	f7ff ff8e 	bl	8001cdc <NVIC_EncodePriority>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff ff5d 	bl	8001c88 <__NVIC_SetPriority>
}
 8001dce:	bf00      	nop
 8001dd0:	3718      	adds	r7, #24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b082      	sub	sp, #8
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	4603      	mov	r3, r0
 8001dde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff ff31 	bl	8001c4c <__NVIC_EnableIRQ>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7ff ffa2 	bl	8001d44 <SysTick_Config>
 8001e00:	4603      	mov	r3, r0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b087      	sub	sp, #28
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e1a:	e154      	b.n	80020c6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	2101      	movs	r1, #1
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	fa01 f303 	lsl.w	r3, r1, r3
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f000 8146 	beq.w	80020c0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f003 0303 	and.w	r3, r3, #3
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d005      	beq.n	8001e4c <HAL_GPIO_Init+0x40>
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d130      	bne.n	8001eae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	2203      	movs	r2, #3
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	4013      	ands	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	68da      	ldr	r2, [r3, #12]
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e82:	2201      	movs	r2, #1
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	091b      	lsrs	r3, r3, #4
 8001e98:	f003 0201 	and.w	r2, r3, #1
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f003 0303 	and.w	r3, r3, #3
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d017      	beq.n	8001eea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d123      	bne.n	8001f3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	08da      	lsrs	r2, r3, #3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	3208      	adds	r2, #8
 8001efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	220f      	movs	r2, #15
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43db      	mvns	r3, r3
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	4013      	ands	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	691a      	ldr	r2, [r3, #16]
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f003 0307 	and.w	r3, r3, #7
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	08da      	lsrs	r2, r3, #3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3208      	adds	r2, #8
 8001f38:	6939      	ldr	r1, [r7, #16]
 8001f3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	2203      	movs	r2, #3
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	4013      	ands	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f003 0203 	and.w	r2, r3, #3
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f000 80a0 	beq.w	80020c0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f80:	4b58      	ldr	r3, [pc, #352]	; (80020e4 <HAL_GPIO_Init+0x2d8>)
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	4a57      	ldr	r2, [pc, #348]	; (80020e4 <HAL_GPIO_Init+0x2d8>)
 8001f86:	f043 0301 	orr.w	r3, r3, #1
 8001f8a:	6193      	str	r3, [r2, #24]
 8001f8c:	4b55      	ldr	r3, [pc, #340]	; (80020e4 <HAL_GPIO_Init+0x2d8>)
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f98:	4a53      	ldr	r2, [pc, #332]	; (80020e8 <HAL_GPIO_Init+0x2dc>)
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	089b      	lsrs	r3, r3, #2
 8001f9e:	3302      	adds	r3, #2
 8001fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	220f      	movs	r2, #15
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001fc2:	d019      	beq.n	8001ff8 <HAL_GPIO_Init+0x1ec>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a49      	ldr	r2, [pc, #292]	; (80020ec <HAL_GPIO_Init+0x2e0>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d013      	beq.n	8001ff4 <HAL_GPIO_Init+0x1e8>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a48      	ldr	r2, [pc, #288]	; (80020f0 <HAL_GPIO_Init+0x2e4>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d00d      	beq.n	8001ff0 <HAL_GPIO_Init+0x1e4>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a47      	ldr	r2, [pc, #284]	; (80020f4 <HAL_GPIO_Init+0x2e8>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d007      	beq.n	8001fec <HAL_GPIO_Init+0x1e0>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a46      	ldr	r2, [pc, #280]	; (80020f8 <HAL_GPIO_Init+0x2ec>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d101      	bne.n	8001fe8 <HAL_GPIO_Init+0x1dc>
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	e008      	b.n	8001ffa <HAL_GPIO_Init+0x1ee>
 8001fe8:	2305      	movs	r3, #5
 8001fea:	e006      	b.n	8001ffa <HAL_GPIO_Init+0x1ee>
 8001fec:	2303      	movs	r3, #3
 8001fee:	e004      	b.n	8001ffa <HAL_GPIO_Init+0x1ee>
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	e002      	b.n	8001ffa <HAL_GPIO_Init+0x1ee>
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e000      	b.n	8001ffa <HAL_GPIO_Init+0x1ee>
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	f002 0203 	and.w	r2, r2, #3
 8002000:	0092      	lsls	r2, r2, #2
 8002002:	4093      	lsls	r3, r2
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4313      	orrs	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800200a:	4937      	ldr	r1, [pc, #220]	; (80020e8 <HAL_GPIO_Init+0x2dc>)
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	089b      	lsrs	r3, r3, #2
 8002010:	3302      	adds	r3, #2
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002018:	4b38      	ldr	r3, [pc, #224]	; (80020fc <HAL_GPIO_Init+0x2f0>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	43db      	mvns	r3, r3
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	4013      	ands	r3, r2
 8002026:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002034:	693a      	ldr	r2, [r7, #16]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	4313      	orrs	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800203c:	4a2f      	ldr	r2, [pc, #188]	; (80020fc <HAL_GPIO_Init+0x2f0>)
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002042:	4b2e      	ldr	r3, [pc, #184]	; (80020fc <HAL_GPIO_Init+0x2f0>)
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	43db      	mvns	r3, r3
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	4013      	ands	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	4313      	orrs	r3, r2
 8002064:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002066:	4a25      	ldr	r2, [pc, #148]	; (80020fc <HAL_GPIO_Init+0x2f0>)
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800206c:	4b23      	ldr	r3, [pc, #140]	; (80020fc <HAL_GPIO_Init+0x2f0>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	43db      	mvns	r3, r3
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4013      	ands	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d003      	beq.n	8002090 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	4313      	orrs	r3, r2
 800208e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002090:	4a1a      	ldr	r2, [pc, #104]	; (80020fc <HAL_GPIO_Init+0x2f0>)
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002096:	4b19      	ldr	r3, [pc, #100]	; (80020fc <HAL_GPIO_Init+0x2f0>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	43db      	mvns	r3, r3
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	4013      	ands	r3, r2
 80020a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80020ba:	4a10      	ldr	r2, [pc, #64]	; (80020fc <HAL_GPIO_Init+0x2f0>)
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	3301      	adds	r3, #1
 80020c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	fa22 f303 	lsr.w	r3, r2, r3
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f47f aea3 	bne.w	8001e1c <HAL_GPIO_Init+0x10>
  }
}
 80020d6:	bf00      	nop
 80020d8:	bf00      	nop
 80020da:	371c      	adds	r7, #28
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	40021000 	.word	0x40021000
 80020e8:	40010000 	.word	0x40010000
 80020ec:	48000400 	.word	0x48000400
 80020f0:	48000800 	.word	0x48000800
 80020f4:	48000c00 	.word	0x48000c00
 80020f8:	48001000 	.word	0x48001000
 80020fc:	40010400 	.word	0x40010400

08002100 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	460b      	mov	r3, r1
 800210a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	691a      	ldr	r2, [r3, #16]
 8002110:	887b      	ldrh	r3, [r7, #2]
 8002112:	4013      	ands	r3, r2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d002      	beq.n	800211e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002118:	2301      	movs	r3, #1
 800211a:	73fb      	strb	r3, [r7, #15]
 800211c:	e001      	b.n	8002122 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800211e:	2300      	movs	r3, #0
 8002120:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002122:	7bfb      	ldrb	r3, [r7, #15]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e081      	b.n	8002246 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d106      	bne.n	800215c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff fa9c 	bl	8001694 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2224      	movs	r2, #36	; 0x24
 8002160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 0201 	bic.w	r2, r2, #1
 8002172:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002180:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689a      	ldr	r2, [r3, #8]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002190:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d107      	bne.n	80021aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	e006      	b.n	80021b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80021b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d104      	bne.n	80021ca <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	6812      	ldr	r2, [r2, #0]
 80021d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68da      	ldr	r2, [r3, #12]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80021ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691a      	ldr	r2, [r3, #16]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	695b      	ldr	r3, [r3, #20]
 80021f6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	430a      	orrs	r2, r1
 8002206:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	69d9      	ldr	r1, [r3, #28]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1a      	ldr	r2, [r3, #32]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f042 0201 	orr.w	r2, r2, #1
 8002226:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2220      	movs	r2, #32
 8002232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
	...

08002250 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b088      	sub	sp, #32
 8002254:	af02      	add	r7, sp, #8
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	4608      	mov	r0, r1
 800225a:	4611      	mov	r1, r2
 800225c:	461a      	mov	r2, r3
 800225e:	4603      	mov	r3, r0
 8002260:	817b      	strh	r3, [r7, #10]
 8002262:	460b      	mov	r3, r1
 8002264:	813b      	strh	r3, [r7, #8]
 8002266:	4613      	mov	r3, r2
 8002268:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002270:	b2db      	uxtb	r3, r3
 8002272:	2b20      	cmp	r3, #32
 8002274:	f040 80f9 	bne.w	800246a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002278:	6a3b      	ldr	r3, [r7, #32]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d002      	beq.n	8002284 <HAL_I2C_Mem_Write+0x34>
 800227e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002280:	2b00      	cmp	r3, #0
 8002282:	d105      	bne.n	8002290 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f44f 7200 	mov.w	r2, #512	; 0x200
 800228a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0ed      	b.n	800246c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002296:	2b01      	cmp	r3, #1
 8002298:	d101      	bne.n	800229e <HAL_I2C_Mem_Write+0x4e>
 800229a:	2302      	movs	r3, #2
 800229c:	e0e6      	b.n	800246c <HAL_I2C_Mem_Write+0x21c>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2201      	movs	r2, #1
 80022a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80022a6:	f7ff fc6f 	bl	8001b88 <HAL_GetTick>
 80022aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2319      	movs	r3, #25
 80022b2:	2201      	movs	r2, #1
 80022b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022b8:	68f8      	ldr	r0, [r7, #12]
 80022ba:	f000 fac3 	bl	8002844 <I2C_WaitOnFlagUntilTimeout>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0d1      	b.n	800246c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2221      	movs	r2, #33	; 0x21
 80022cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2240      	movs	r2, #64	; 0x40
 80022d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6a3a      	ldr	r2, [r7, #32]
 80022e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80022e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2200      	movs	r2, #0
 80022ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022f0:	88f8      	ldrh	r0, [r7, #6]
 80022f2:	893a      	ldrh	r2, [r7, #8]
 80022f4:	8979      	ldrh	r1, [r7, #10]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	9301      	str	r3, [sp, #4]
 80022fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022fc:	9300      	str	r3, [sp, #0]
 80022fe:	4603      	mov	r3, r0
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f000 f9d3 	bl	80026ac <I2C_RequestMemoryWrite>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d005      	beq.n	8002318 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e0a9      	b.n	800246c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800231c:	b29b      	uxth	r3, r3
 800231e:	2bff      	cmp	r3, #255	; 0xff
 8002320:	d90e      	bls.n	8002340 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	22ff      	movs	r2, #255	; 0xff
 8002326:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800232c:	b2da      	uxtb	r2, r3
 800232e:	8979      	ldrh	r1, [r7, #10]
 8002330:	2300      	movs	r3, #0
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f000 fc3d 	bl	8002bb8 <I2C_TransferConfig>
 800233e:	e00f      	b.n	8002360 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002344:	b29a      	uxth	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800234e:	b2da      	uxtb	r2, r3
 8002350:	8979      	ldrh	r1, [r7, #10]
 8002352:	2300      	movs	r3, #0
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f000 fc2c 	bl	8002bb8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002360:	697a      	ldr	r2, [r7, #20]
 8002362:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f000 fabc 	bl	80028e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e07b      	b.n	800246c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002378:	781a      	ldrb	r2, [r3, #0]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002384:	1c5a      	adds	r2, r3, #1
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800238e:	b29b      	uxth	r3, r3
 8002390:	3b01      	subs	r3, #1
 8002392:	b29a      	uxth	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800239c:	3b01      	subs	r3, #1
 800239e:	b29a      	uxth	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d034      	beq.n	8002418 <HAL_I2C_Mem_Write+0x1c8>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d130      	bne.n	8002418 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023bc:	2200      	movs	r2, #0
 80023be:	2180      	movs	r1, #128	; 0x80
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f000 fa3f 	bl	8002844 <I2C_WaitOnFlagUntilTimeout>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e04d      	b.n	800246c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	2bff      	cmp	r3, #255	; 0xff
 80023d8:	d90e      	bls.n	80023f8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	22ff      	movs	r2, #255	; 0xff
 80023de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	8979      	ldrh	r1, [r7, #10]
 80023e8:	2300      	movs	r3, #0
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f000 fbe1 	bl	8002bb8 <I2C_TransferConfig>
 80023f6:	e00f      	b.n	8002418 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023fc:	b29a      	uxth	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002406:	b2da      	uxtb	r2, r3
 8002408:	8979      	ldrh	r1, [r7, #10]
 800240a:	2300      	movs	r3, #0
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f000 fbd0 	bl	8002bb8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800241c:	b29b      	uxth	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d19e      	bne.n	8002360 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002426:	68f8      	ldr	r0, [r7, #12]
 8002428:	f000 faa2 	bl	8002970 <I2C_WaitOnSTOPFlagUntilTimeout>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e01a      	b.n	800246c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2220      	movs	r2, #32
 800243c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6859      	ldr	r1, [r3, #4]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	4b0a      	ldr	r3, [pc, #40]	; (8002474 <HAL_I2C_Mem_Write+0x224>)
 800244a:	400b      	ands	r3, r1
 800244c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2220      	movs	r2, #32
 8002452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	e000      	b.n	800246c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800246a:	2302      	movs	r3, #2
  }
}
 800246c:	4618      	mov	r0, r3
 800246e:	3718      	adds	r7, #24
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	fe00e800 	.word	0xfe00e800

08002478 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b088      	sub	sp, #32
 800247c:	af02      	add	r7, sp, #8
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	4608      	mov	r0, r1
 8002482:	4611      	mov	r1, r2
 8002484:	461a      	mov	r2, r3
 8002486:	4603      	mov	r3, r0
 8002488:	817b      	strh	r3, [r7, #10]
 800248a:	460b      	mov	r3, r1
 800248c:	813b      	strh	r3, [r7, #8]
 800248e:	4613      	mov	r3, r2
 8002490:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b20      	cmp	r3, #32
 800249c:	f040 80fd 	bne.w	800269a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80024a0:	6a3b      	ldr	r3, [r7, #32]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d002      	beq.n	80024ac <HAL_I2C_Mem_Read+0x34>
 80024a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d105      	bne.n	80024b8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024b2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e0f1      	b.n	800269c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d101      	bne.n	80024c6 <HAL_I2C_Mem_Read+0x4e>
 80024c2:	2302      	movs	r3, #2
 80024c4:	e0ea      	b.n	800269c <HAL_I2C_Mem_Read+0x224>
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2201      	movs	r2, #1
 80024ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80024ce:	f7ff fb5b 	bl	8001b88 <HAL_GetTick>
 80024d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	9300      	str	r3, [sp, #0]
 80024d8:	2319      	movs	r3, #25
 80024da:	2201      	movs	r2, #1
 80024dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f000 f9af 	bl	8002844 <I2C_WaitOnFlagUntilTimeout>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e0d5      	b.n	800269c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2222      	movs	r2, #34	; 0x22
 80024f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2240      	movs	r2, #64	; 0x40
 80024fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6a3a      	ldr	r2, [r7, #32]
 800250a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002510:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2200      	movs	r2, #0
 8002516:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002518:	88f8      	ldrh	r0, [r7, #6]
 800251a:	893a      	ldrh	r2, [r7, #8]
 800251c:	8979      	ldrh	r1, [r7, #10]
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	9301      	str	r3, [sp, #4]
 8002522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	4603      	mov	r3, r0
 8002528:	68f8      	ldr	r0, [r7, #12]
 800252a:	f000 f913 	bl	8002754 <I2C_RequestMemoryRead>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d005      	beq.n	8002540 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e0ad      	b.n	800269c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002544:	b29b      	uxth	r3, r3
 8002546:	2bff      	cmp	r3, #255	; 0xff
 8002548:	d90e      	bls.n	8002568 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	22ff      	movs	r2, #255	; 0xff
 800254e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002554:	b2da      	uxtb	r2, r3
 8002556:	8979      	ldrh	r1, [r7, #10]
 8002558:	4b52      	ldr	r3, [pc, #328]	; (80026a4 <HAL_I2C_Mem_Read+0x22c>)
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f000 fb29 	bl	8002bb8 <I2C_TransferConfig>
 8002566:	e00f      	b.n	8002588 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800256c:	b29a      	uxth	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002576:	b2da      	uxtb	r2, r3
 8002578:	8979      	ldrh	r1, [r7, #10]
 800257a:	4b4a      	ldr	r3, [pc, #296]	; (80026a4 <HAL_I2C_Mem_Read+0x22c>)
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f000 fb18 	bl	8002bb8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	9300      	str	r3, [sp, #0]
 800258c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800258e:	2200      	movs	r2, #0
 8002590:	2104      	movs	r1, #4
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f000 f956 	bl	8002844 <I2C_WaitOnFlagUntilTimeout>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e07c      	b.n	800269c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b4:	1c5a      	adds	r2, r3, #1
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025be:	3b01      	subs	r3, #1
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	3b01      	subs	r3, #1
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d034      	beq.n	8002648 <HAL_I2C_Mem_Read+0x1d0>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d130      	bne.n	8002648 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ec:	2200      	movs	r2, #0
 80025ee:	2180      	movs	r1, #128	; 0x80
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 f927 	bl	8002844 <I2C_WaitOnFlagUntilTimeout>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e04d      	b.n	800269c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002604:	b29b      	uxth	r3, r3
 8002606:	2bff      	cmp	r3, #255	; 0xff
 8002608:	d90e      	bls.n	8002628 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	22ff      	movs	r2, #255	; 0xff
 800260e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002614:	b2da      	uxtb	r2, r3
 8002616:	8979      	ldrh	r1, [r7, #10]
 8002618:	2300      	movs	r3, #0
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f000 fac9 	bl	8002bb8 <I2C_TransferConfig>
 8002626:	e00f      	b.n	8002648 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800262c:	b29a      	uxth	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002636:	b2da      	uxtb	r2, r3
 8002638:	8979      	ldrh	r1, [r7, #10]
 800263a:	2300      	movs	r3, #0
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f000 fab8 	bl	8002bb8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800264c:	b29b      	uxth	r3, r3
 800264e:	2b00      	cmp	r3, #0
 8002650:	d19a      	bne.n	8002588 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f000 f98a 	bl	8002970 <I2C_WaitOnSTOPFlagUntilTimeout>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e01a      	b.n	800269c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2220      	movs	r2, #32
 800266c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6859      	ldr	r1, [r3, #4]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b0b      	ldr	r3, [pc, #44]	; (80026a8 <HAL_I2C_Mem_Read+0x230>)
 800267a:	400b      	ands	r3, r1
 800267c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2220      	movs	r2, #32
 8002682:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002696:	2300      	movs	r3, #0
 8002698:	e000      	b.n	800269c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800269a:	2302      	movs	r3, #2
  }
}
 800269c:	4618      	mov	r0, r3
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	80002400 	.word	0x80002400
 80026a8:	fe00e800 	.word	0xfe00e800

080026ac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	4608      	mov	r0, r1
 80026b6:	4611      	mov	r1, r2
 80026b8:	461a      	mov	r2, r3
 80026ba:	4603      	mov	r3, r0
 80026bc:	817b      	strh	r3, [r7, #10]
 80026be:	460b      	mov	r3, r1
 80026c0:	813b      	strh	r3, [r7, #8]
 80026c2:	4613      	mov	r3, r2
 80026c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80026c6:	88fb      	ldrh	r3, [r7, #6]
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	8979      	ldrh	r1, [r7, #10]
 80026cc:	4b20      	ldr	r3, [pc, #128]	; (8002750 <I2C_RequestMemoryWrite+0xa4>)
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 fa6f 	bl	8002bb8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026da:	69fa      	ldr	r2, [r7, #28]
 80026dc:	69b9      	ldr	r1, [r7, #24]
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 f8ff 	bl	80028e2 <I2C_WaitOnTXISFlagUntilTimeout>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e02c      	b.n	8002748 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026ee:	88fb      	ldrh	r3, [r7, #6]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d105      	bne.n	8002700 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026f4:	893b      	ldrh	r3, [r7, #8]
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	629a      	str	r2, [r3, #40]	; 0x28
 80026fe:	e015      	b.n	800272c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002700:	893b      	ldrh	r3, [r7, #8]
 8002702:	0a1b      	lsrs	r3, r3, #8
 8002704:	b29b      	uxth	r3, r3
 8002706:	b2da      	uxtb	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800270e:	69fa      	ldr	r2, [r7, #28]
 8002710:	69b9      	ldr	r1, [r7, #24]
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f000 f8e5 	bl	80028e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e012      	b.n	8002748 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002722:	893b      	ldrh	r3, [r7, #8]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	2200      	movs	r2, #0
 8002734:	2180      	movs	r1, #128	; 0x80
 8002736:	68f8      	ldr	r0, [r7, #12]
 8002738:	f000 f884 	bl	8002844 <I2C_WaitOnFlagUntilTimeout>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e000      	b.n	8002748 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	80002000 	.word	0x80002000

08002754 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af02      	add	r7, sp, #8
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	4608      	mov	r0, r1
 800275e:	4611      	mov	r1, r2
 8002760:	461a      	mov	r2, r3
 8002762:	4603      	mov	r3, r0
 8002764:	817b      	strh	r3, [r7, #10]
 8002766:	460b      	mov	r3, r1
 8002768:	813b      	strh	r3, [r7, #8]
 800276a:	4613      	mov	r3, r2
 800276c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800276e:	88fb      	ldrh	r3, [r7, #6]
 8002770:	b2da      	uxtb	r2, r3
 8002772:	8979      	ldrh	r1, [r7, #10]
 8002774:	4b20      	ldr	r3, [pc, #128]	; (80027f8 <I2C_RequestMemoryRead+0xa4>)
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	2300      	movs	r3, #0
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f000 fa1c 	bl	8002bb8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002780:	69fa      	ldr	r2, [r7, #28]
 8002782:	69b9      	ldr	r1, [r7, #24]
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f000 f8ac 	bl	80028e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e02c      	b.n	80027ee <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002794:	88fb      	ldrh	r3, [r7, #6]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d105      	bne.n	80027a6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800279a:	893b      	ldrh	r3, [r7, #8]
 800279c:	b2da      	uxtb	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	629a      	str	r2, [r3, #40]	; 0x28
 80027a4:	e015      	b.n	80027d2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80027a6:	893b      	ldrh	r3, [r7, #8]
 80027a8:	0a1b      	lsrs	r3, r3, #8
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	b2da      	uxtb	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027b4:	69fa      	ldr	r2, [r7, #28]
 80027b6:	69b9      	ldr	r1, [r7, #24]
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f000 f892 	bl	80028e2 <I2C_WaitOnTXISFlagUntilTimeout>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e012      	b.n	80027ee <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027c8:	893b      	ldrh	r3, [r7, #8]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	2200      	movs	r2, #0
 80027da:	2140      	movs	r1, #64	; 0x40
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f000 f831 	bl	8002844 <I2C_WaitOnFlagUntilTimeout>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e000      	b.n	80027ee <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	80002000 	.word	0x80002000

080027fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b02      	cmp	r3, #2
 8002810:	d103      	bne.n	800281a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2200      	movs	r2, #0
 8002818:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	2b01      	cmp	r3, #1
 8002826:	d007      	beq.n	8002838 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	699a      	ldr	r2, [r3, #24]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f042 0201 	orr.w	r2, r2, #1
 8002836:	619a      	str	r2, [r3, #24]
  }
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	603b      	str	r3, [r7, #0]
 8002850:	4613      	mov	r3, r2
 8002852:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002854:	e031      	b.n	80028ba <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800285c:	d02d      	beq.n	80028ba <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800285e:	f7ff f993 	bl	8001b88 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	429a      	cmp	r2, r3
 800286c:	d302      	bcc.n	8002874 <I2C_WaitOnFlagUntilTimeout+0x30>
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d122      	bne.n	80028ba <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	699a      	ldr	r2, [r3, #24]
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	4013      	ands	r3, r2
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	429a      	cmp	r2, r3
 8002882:	bf0c      	ite	eq
 8002884:	2301      	moveq	r3, #1
 8002886:	2300      	movne	r3, #0
 8002888:	b2db      	uxtb	r3, r3
 800288a:	461a      	mov	r2, r3
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	429a      	cmp	r2, r3
 8002890:	d113      	bne.n	80028ba <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	f043 0220 	orr.w	r2, r3, #32
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2220      	movs	r2, #32
 80028a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e00f      	b.n	80028da <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	699a      	ldr	r2, [r3, #24]
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	4013      	ands	r3, r2
 80028c4:	68ba      	ldr	r2, [r7, #8]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	bf0c      	ite	eq
 80028ca:	2301      	moveq	r3, #1
 80028cc:	2300      	movne	r3, #0
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	461a      	mov	r2, r3
 80028d2:	79fb      	ldrb	r3, [r7, #7]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d0be      	beq.n	8002856 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b084      	sub	sp, #16
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	60f8      	str	r0, [r7, #12]
 80028ea:	60b9      	str	r1, [r7, #8]
 80028ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028ee:	e033      	b.n	8002958 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	68b9      	ldr	r1, [r7, #8]
 80028f4:	68f8      	ldr	r0, [r7, #12]
 80028f6:	f000 f87f 	bl	80029f8 <I2C_IsErrorOccurred>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e031      	b.n	8002968 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800290a:	d025      	beq.n	8002958 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800290c:	f7ff f93c 	bl	8001b88 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	68ba      	ldr	r2, [r7, #8]
 8002918:	429a      	cmp	r2, r3
 800291a:	d302      	bcc.n	8002922 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d11a      	bne.n	8002958 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	2b02      	cmp	r3, #2
 800292e:	d013      	beq.n	8002958 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002934:	f043 0220 	orr.w	r2, r3, #32
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2220      	movs	r2, #32
 8002940:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e007      	b.n	8002968 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b02      	cmp	r3, #2
 8002964:	d1c4      	bne.n	80028f0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800297c:	e02f      	b.n	80029de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	68b9      	ldr	r1, [r7, #8]
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f000 f838 	bl	80029f8 <I2C_IsErrorOccurred>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e02d      	b.n	80029ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002992:	f7ff f8f9 	bl	8001b88 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d302      	bcc.n	80029a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d11a      	bne.n	80029de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	f003 0320 	and.w	r3, r3, #32
 80029b2:	2b20      	cmp	r3, #32
 80029b4:	d013      	beq.n	80029de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ba:	f043 0220 	orr.w	r2, r3, #32
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2220      	movs	r2, #32
 80029c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e007      	b.n	80029ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	f003 0320 	and.w	r3, r3, #32
 80029e8:	2b20      	cmp	r3, #32
 80029ea:	d1c8      	bne.n	800297e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
	...

080029f8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b08a      	sub	sp, #40	; 0x28
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a04:	2300      	movs	r3, #0
 8002a06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002a12:	2300      	movs	r3, #0
 8002a14:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	f003 0310 	and.w	r3, r3, #16
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d068      	beq.n	8002af6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2210      	movs	r2, #16
 8002a2a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a2c:	e049      	b.n	8002ac2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a34:	d045      	beq.n	8002ac2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a36:	f7ff f8a7 	bl	8001b88 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	68ba      	ldr	r2, [r7, #8]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d302      	bcc.n	8002a4c <I2C_IsErrorOccurred+0x54>
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d13a      	bne.n	8002ac2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a56:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a5e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a6e:	d121      	bne.n	8002ab4 <I2C_IsErrorOccurred+0xbc>
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a76:	d01d      	beq.n	8002ab4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002a78:	7cfb      	ldrb	r3, [r7, #19]
 8002a7a:	2b20      	cmp	r3, #32
 8002a7c:	d01a      	beq.n	8002ab4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a8c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a8e:	f7ff f87b 	bl	8001b88 <HAL_GetTick>
 8002a92:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a94:	e00e      	b.n	8002ab4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a96:	f7ff f877 	bl	8001b88 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b19      	cmp	r3, #25
 8002aa2:	d907      	bls.n	8002ab4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	f043 0320 	orr.w	r3, r3, #32
 8002aaa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002ab2:	e006      	b.n	8002ac2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b20      	cmp	r3, #32
 8002ac0:	d1e9      	bne.n	8002a96 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	f003 0320 	and.w	r3, r3, #32
 8002acc:	2b20      	cmp	r3, #32
 8002ace:	d003      	beq.n	8002ad8 <I2C_IsErrorOccurred+0xe0>
 8002ad0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0aa      	beq.n	8002a2e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ad8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d103      	bne.n	8002ae8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	f043 0304 	orr.w	r3, r3, #4
 8002aee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00b      	beq.n	8002b20 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00b      	beq.n	8002b42 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b2a:	6a3b      	ldr	r3, [r7, #32]
 8002b2c:	f043 0308 	orr.w	r3, r3, #8
 8002b30:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b3a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d00b      	beq.n	8002b64 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b4c:	6a3b      	ldr	r3, [r7, #32]
 8002b4e:	f043 0302 	orr.w	r3, r3, #2
 8002b52:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002b64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d01c      	beq.n	8002ba6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b6c:	68f8      	ldr	r0, [r7, #12]
 8002b6e:	f7ff fe45 	bl	80027fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6859      	ldr	r1, [r3, #4]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	4b0d      	ldr	r3, [pc, #52]	; (8002bb4 <I2C_IsErrorOccurred+0x1bc>)
 8002b7e:	400b      	ands	r3, r1
 8002b80:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2220      	movs	r2, #32
 8002b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002ba6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3728      	adds	r7, #40	; 0x28
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	fe00e800 	.word	0xfe00e800

08002bb8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b087      	sub	sp, #28
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	607b      	str	r3, [r7, #4]
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	817b      	strh	r3, [r7, #10]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bca:	897b      	ldrh	r3, [r7, #10]
 8002bcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bd0:	7a7b      	ldrb	r3, [r7, #9]
 8002bd2:	041b      	lsls	r3, r3, #16
 8002bd4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bd8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002be6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	6a3b      	ldr	r3, [r7, #32]
 8002bf0:	0d5b      	lsrs	r3, r3, #21
 8002bf2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002bf6:	4b08      	ldr	r3, [pc, #32]	; (8002c18 <I2C_TransferConfig+0x60>)
 8002bf8:	430b      	orrs	r3, r1
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	ea02 0103 	and.w	r1, r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	430a      	orrs	r2, r1
 8002c08:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c0a:	bf00      	nop
 8002c0c:	371c      	adds	r7, #28
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	03ff63ff 	.word	0x03ff63ff

08002c1c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b20      	cmp	r3, #32
 8002c30:	d138      	bne.n	8002ca4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d101      	bne.n	8002c40 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	e032      	b.n	8002ca6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2224      	movs	r2, #36	; 0x24
 8002c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0201 	bic.w	r2, r2, #1
 8002c5e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c6e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6819      	ldr	r1, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0201 	orr.w	r2, r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	e000      	b.n	8002ca6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ca4:	2302      	movs	r3, #2
  }
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr

08002cb2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b085      	sub	sp, #20
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b20      	cmp	r3, #32
 8002cc6:	d139      	bne.n	8002d3c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e033      	b.n	8002d3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2224      	movs	r2, #36	; 0x24
 8002ce2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0201 	bic.w	r2, r2, #1
 8002cf4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d04:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	021b      	lsls	r3, r3, #8
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 0201 	orr.w	r2, r2, #1
 8002d26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	e000      	b.n	8002d3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d3c:	2302      	movs	r3, #2
  }
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3714      	adds	r7, #20
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002d4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d4c:	b08b      	sub	sp, #44	; 0x2c
 8002d4e:	af06      	add	r7, sp, #24
 8002d50:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e0c4      	b.n	8002ee6 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d106      	bne.n	8002d76 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f7fe fdbb 	bl	80018ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2203      	movs	r2, #3
 8002d7a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f003 fa6e 	bl	8006264 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d88:	2300      	movs	r3, #0
 8002d8a:	73fb      	strb	r3, [r7, #15]
 8002d8c:	e040      	b.n	8002e10 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d8e:	7bfb      	ldrb	r3, [r7, #15]
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	1c5a      	adds	r2, r3, #1
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	440b      	add	r3, r1
 8002d9e:	3301      	adds	r3, #1
 8002da0:	2201      	movs	r2, #1
 8002da2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	1c5a      	adds	r2, r3, #1
 8002daa:	4613      	mov	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	4413      	add	r3, r2
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	440b      	add	r3, r1
 8002db4:	7bfa      	ldrb	r2, [r7, #15]
 8002db6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002db8:	7bfb      	ldrb	r3, [r7, #15]
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	440b      	add	r3, r1
 8002dc8:	3303      	adds	r3, #3
 8002dca:	2200      	movs	r2, #0
 8002dcc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002dce:	7bfa      	ldrb	r2, [r7, #15]
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	4413      	add	r3, r2
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	440b      	add	r3, r1
 8002ddc:	3338      	adds	r3, #56	; 0x38
 8002dde:	2200      	movs	r2, #0
 8002de0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002de2:	7bfa      	ldrb	r2, [r7, #15]
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	4613      	mov	r3, r2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	4413      	add	r3, r2
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	440b      	add	r3, r1
 8002df0:	333c      	adds	r3, #60	; 0x3c
 8002df2:	2200      	movs	r2, #0
 8002df4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002df6:	7bfa      	ldrb	r2, [r7, #15]
 8002df8:	6879      	ldr	r1, [r7, #4]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4413      	add	r3, r2
 8002e00:	00db      	lsls	r3, r3, #3
 8002e02:	440b      	add	r3, r1
 8002e04:	3340      	adds	r3, #64	; 0x40
 8002e06:	2200      	movs	r2, #0
 8002e08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	73fb      	strb	r3, [r7, #15]
 8002e10:	7bfa      	ldrb	r2, [r7, #15]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d3b9      	bcc.n	8002d8e <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	73fb      	strb	r3, [r7, #15]
 8002e1e:	e044      	b.n	8002eaa <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002e20:	7bfa      	ldrb	r2, [r7, #15]
 8002e22:	6879      	ldr	r1, [r7, #4]
 8002e24:	4613      	mov	r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4413      	add	r3, r2
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	440b      	add	r3, r1
 8002e2e:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002e32:	2200      	movs	r2, #0
 8002e34:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002e36:	7bfa      	ldrb	r2, [r7, #15]
 8002e38:	6879      	ldr	r1, [r7, #4]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	4413      	add	r3, r2
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	440b      	add	r3, r1
 8002e44:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002e48:	7bfa      	ldrb	r2, [r7, #15]
 8002e4a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002e4c:	7bfa      	ldrb	r2, [r7, #15]
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	4613      	mov	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	4413      	add	r3, r2
 8002e56:	00db      	lsls	r3, r3, #3
 8002e58:	440b      	add	r3, r1
 8002e5a:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002e5e:	2200      	movs	r2, #0
 8002e60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002e62:	7bfa      	ldrb	r2, [r7, #15]
 8002e64:	6879      	ldr	r1, [r7, #4]
 8002e66:	4613      	mov	r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	4413      	add	r3, r2
 8002e6c:	00db      	lsls	r3, r3, #3
 8002e6e:	440b      	add	r3, r1
 8002e70:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e78:	7bfa      	ldrb	r2, [r7, #15]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	4413      	add	r3, r2
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	440b      	add	r3, r1
 8002e86:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e8e:	7bfa      	ldrb	r2, [r7, #15]
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	4613      	mov	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	4413      	add	r3, r2
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	440b      	add	r3, r1
 8002e9c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ea4:	7bfb      	ldrb	r3, [r7, #15]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	73fb      	strb	r3, [r7, #15]
 8002eaa:	7bfa      	ldrb	r2, [r7, #15]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d3b5      	bcc.n	8002e20 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	603b      	str	r3, [r7, #0]
 8002eba:	687e      	ldr	r6, [r7, #4]
 8002ebc:	466d      	mov	r5, sp
 8002ebe:	f106 0410 	add.w	r4, r6, #16
 8002ec2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ec4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ec6:	6823      	ldr	r3, [r4, #0]
 8002ec8:	602b      	str	r3, [r5, #0]
 8002eca:	1d33      	adds	r3, r6, #4
 8002ecc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ece:	6838      	ldr	r0, [r7, #0]
 8002ed0:	f003 f9e3 	bl	800629a <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002ef0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002efc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f00:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d102      	bne.n	8002f16 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	f001 b823 	b.w	8003f5c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f1a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f000 817d 	beq.w	8003226 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002f2c:	4bbc      	ldr	r3, [pc, #752]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 030c 	and.w	r3, r3, #12
 8002f34:	2b04      	cmp	r3, #4
 8002f36:	d00c      	beq.n	8002f52 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f38:	4bb9      	ldr	r3, [pc, #740]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f003 030c 	and.w	r3, r3, #12
 8002f40:	2b08      	cmp	r3, #8
 8002f42:	d15c      	bne.n	8002ffe <HAL_RCC_OscConfig+0x10e>
 8002f44:	4bb6      	ldr	r3, [pc, #728]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f50:	d155      	bne.n	8002ffe <HAL_RCC_OscConfig+0x10e>
 8002f52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f56:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002f5e:	fa93 f3a3 	rbit	r3, r3
 8002f62:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f66:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f6a:	fab3 f383 	clz	r3, r3
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	095b      	lsrs	r3, r3, #5
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	f043 0301 	orr.w	r3, r3, #1
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d102      	bne.n	8002f84 <HAL_RCC_OscConfig+0x94>
 8002f7e:	4ba8      	ldr	r3, [pc, #672]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	e015      	b.n	8002fb0 <HAL_RCC_OscConfig+0xc0>
 8002f84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f88:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f8c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002f90:	fa93 f3a3 	rbit	r3, r3
 8002f94:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002f98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f9c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002fa0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002fa4:	fa93 f3a3 	rbit	r3, r3
 8002fa8:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002fac:	4b9c      	ldr	r3, [pc, #624]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8002fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002fb4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002fb8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002fbc:	fa92 f2a2 	rbit	r2, r2
 8002fc0:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002fc4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002fc8:	fab2 f282 	clz	r2, r2
 8002fcc:	b2d2      	uxtb	r2, r2
 8002fce:	f042 0220 	orr.w	r2, r2, #32
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	f002 021f 	and.w	r2, r2, #31
 8002fd8:	2101      	movs	r1, #1
 8002fda:	fa01 f202 	lsl.w	r2, r1, r2
 8002fde:	4013      	ands	r3, r2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 811f 	beq.w	8003224 <HAL_RCC_OscConfig+0x334>
 8002fe6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f040 8116 	bne.w	8003224 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	f000 bfaf 	b.w	8003f5c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ffe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003002:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800300e:	d106      	bne.n	800301e <HAL_RCC_OscConfig+0x12e>
 8003010:	4b83      	ldr	r3, [pc, #524]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a82      	ldr	r2, [pc, #520]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003016:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	e036      	b.n	800308c <HAL_RCC_OscConfig+0x19c>
 800301e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003022:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10c      	bne.n	8003048 <HAL_RCC_OscConfig+0x158>
 800302e:	4b7c      	ldr	r3, [pc, #496]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a7b      	ldr	r2, [pc, #492]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003034:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	4b79      	ldr	r3, [pc, #484]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a78      	ldr	r2, [pc, #480]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003040:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003044:	6013      	str	r3, [r2, #0]
 8003046:	e021      	b.n	800308c <HAL_RCC_OscConfig+0x19c>
 8003048:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800304c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003058:	d10c      	bne.n	8003074 <HAL_RCC_OscConfig+0x184>
 800305a:	4b71      	ldr	r3, [pc, #452]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a70      	ldr	r2, [pc, #448]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003060:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003064:	6013      	str	r3, [r2, #0]
 8003066:	4b6e      	ldr	r3, [pc, #440]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a6d      	ldr	r2, [pc, #436]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 800306c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003070:	6013      	str	r3, [r2, #0]
 8003072:	e00b      	b.n	800308c <HAL_RCC_OscConfig+0x19c>
 8003074:	4b6a      	ldr	r3, [pc, #424]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a69      	ldr	r2, [pc, #420]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 800307a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800307e:	6013      	str	r3, [r2, #0]
 8003080:	4b67      	ldr	r3, [pc, #412]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a66      	ldr	r2, [pc, #408]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003086:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800308a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800308c:	4b64      	ldr	r3, [pc, #400]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 800308e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003090:	f023 020f 	bic.w	r2, r3, #15
 8003094:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003098:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	495f      	ldr	r1, [pc, #380]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d059      	beq.n	800316a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b6:	f7fe fd67 	bl	8001b88 <HAL_GetTick>
 80030ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030be:	e00a      	b.n	80030d6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030c0:	f7fe fd62 	bl	8001b88 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b64      	cmp	r3, #100	; 0x64
 80030ce:	d902      	bls.n	80030d6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	f000 bf43 	b.w	8003f5c <HAL_RCC_OscConfig+0x106c>
 80030d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030da:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030de:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80030e2:	fa93 f3a3 	rbit	r3, r3
 80030e6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80030ea:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ee:	fab3 f383 	clz	r3, r3
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	095b      	lsrs	r3, r3, #5
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	f043 0301 	orr.w	r3, r3, #1
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d102      	bne.n	8003108 <HAL_RCC_OscConfig+0x218>
 8003102:	4b47      	ldr	r3, [pc, #284]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	e015      	b.n	8003134 <HAL_RCC_OscConfig+0x244>
 8003108:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800310c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003110:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003114:	fa93 f3a3 	rbit	r3, r3
 8003118:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800311c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003120:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003124:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003128:	fa93 f3a3 	rbit	r3, r3
 800312c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003130:	4b3b      	ldr	r3, [pc, #236]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003138:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800313c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003140:	fa92 f2a2 	rbit	r2, r2
 8003144:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003148:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800314c:	fab2 f282 	clz	r2, r2
 8003150:	b2d2      	uxtb	r2, r2
 8003152:	f042 0220 	orr.w	r2, r2, #32
 8003156:	b2d2      	uxtb	r2, r2
 8003158:	f002 021f 	and.w	r2, r2, #31
 800315c:	2101      	movs	r1, #1
 800315e:	fa01 f202 	lsl.w	r2, r1, r2
 8003162:	4013      	ands	r3, r2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0ab      	beq.n	80030c0 <HAL_RCC_OscConfig+0x1d0>
 8003168:	e05d      	b.n	8003226 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316a:	f7fe fd0d 	bl	8001b88 <HAL_GetTick>
 800316e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003172:	e00a      	b.n	800318a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003174:	f7fe fd08 	bl	8001b88 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b64      	cmp	r3, #100	; 0x64
 8003182:	d902      	bls.n	800318a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	f000 bee9 	b.w	8003f5c <HAL_RCC_OscConfig+0x106c>
 800318a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800318e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003192:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003196:	fa93 f3a3 	rbit	r3, r3
 800319a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800319e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031a2:	fab3 f383 	clz	r3, r3
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	095b      	lsrs	r3, r3, #5
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	f043 0301 	orr.w	r3, r3, #1
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d102      	bne.n	80031bc <HAL_RCC_OscConfig+0x2cc>
 80031b6:	4b1a      	ldr	r3, [pc, #104]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	e015      	b.n	80031e8 <HAL_RCC_OscConfig+0x2f8>
 80031bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031c0:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80031c8:	fa93 f3a3 	rbit	r3, r3
 80031cc:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80031d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031d4:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80031d8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80031dc:	fa93 f3a3 	rbit	r3, r3
 80031e0:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80031e4:	4b0e      	ldr	r3, [pc, #56]	; (8003220 <HAL_RCC_OscConfig+0x330>)
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031ec:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80031f0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80031f4:	fa92 f2a2 	rbit	r2, r2
 80031f8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80031fc:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003200:	fab2 f282 	clz	r2, r2
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	f042 0220 	orr.w	r2, r2, #32
 800320a:	b2d2      	uxtb	r2, r2
 800320c:	f002 021f 	and.w	r2, r2, #31
 8003210:	2101      	movs	r1, #1
 8003212:	fa01 f202 	lsl.w	r2, r1, r2
 8003216:	4013      	ands	r3, r2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1ab      	bne.n	8003174 <HAL_RCC_OscConfig+0x284>
 800321c:	e003      	b.n	8003226 <HAL_RCC_OscConfig+0x336>
 800321e:	bf00      	nop
 8003220:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003224:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003226:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800322a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	f000 817d 	beq.w	8003536 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800323c:	4ba6      	ldr	r3, [pc, #664]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f003 030c 	and.w	r3, r3, #12
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00b      	beq.n	8003260 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003248:	4ba3      	ldr	r3, [pc, #652]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f003 030c 	and.w	r3, r3, #12
 8003250:	2b08      	cmp	r3, #8
 8003252:	d172      	bne.n	800333a <HAL_RCC_OscConfig+0x44a>
 8003254:	4ba0      	ldr	r3, [pc, #640]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d16c      	bne.n	800333a <HAL_RCC_OscConfig+0x44a>
 8003260:	2302      	movs	r3, #2
 8003262:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003266:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800326a:	fa93 f3a3 	rbit	r3, r3
 800326e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003272:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003276:	fab3 f383 	clz	r3, r3
 800327a:	b2db      	uxtb	r3, r3
 800327c:	095b      	lsrs	r3, r3, #5
 800327e:	b2db      	uxtb	r3, r3
 8003280:	f043 0301 	orr.w	r3, r3, #1
 8003284:	b2db      	uxtb	r3, r3
 8003286:	2b01      	cmp	r3, #1
 8003288:	d102      	bne.n	8003290 <HAL_RCC_OscConfig+0x3a0>
 800328a:	4b93      	ldr	r3, [pc, #588]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	e013      	b.n	80032b8 <HAL_RCC_OscConfig+0x3c8>
 8003290:	2302      	movs	r3, #2
 8003292:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003296:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800329a:	fa93 f3a3 	rbit	r3, r3
 800329e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80032a2:	2302      	movs	r3, #2
 80032a4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80032a8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80032ac:	fa93 f3a3 	rbit	r3, r3
 80032b0:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80032b4:	4b88      	ldr	r3, [pc, #544]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 80032b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b8:	2202      	movs	r2, #2
 80032ba:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80032be:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80032c2:	fa92 f2a2 	rbit	r2, r2
 80032c6:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80032ca:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80032ce:	fab2 f282 	clz	r2, r2
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	f042 0220 	orr.w	r2, r2, #32
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	f002 021f 	and.w	r2, r2, #31
 80032de:	2101      	movs	r1, #1
 80032e0:	fa01 f202 	lsl.w	r2, r1, r2
 80032e4:	4013      	ands	r3, r2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00a      	beq.n	8003300 <HAL_RCC_OscConfig+0x410>
 80032ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d002      	beq.n	8003300 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	f000 be2e 	b.w	8003f5c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003300:	4b75      	ldr	r3, [pc, #468]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003308:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800330c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	695b      	ldr	r3, [r3, #20]
 8003314:	21f8      	movs	r1, #248	; 0xf8
 8003316:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800331a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800331e:	fa91 f1a1 	rbit	r1, r1
 8003322:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003326:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800332a:	fab1 f181 	clz	r1, r1
 800332e:	b2c9      	uxtb	r1, r1
 8003330:	408b      	lsls	r3, r1
 8003332:	4969      	ldr	r1, [pc, #420]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 8003334:	4313      	orrs	r3, r2
 8003336:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003338:	e0fd      	b.n	8003536 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800333a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800333e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	2b00      	cmp	r3, #0
 8003348:	f000 8088 	beq.w	800345c <HAL_RCC_OscConfig+0x56c>
 800334c:	2301      	movs	r3, #1
 800334e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003352:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800335e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003362:	fab3 f383 	clz	r3, r3
 8003366:	b2db      	uxtb	r3, r3
 8003368:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800336c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	461a      	mov	r2, r3
 8003374:	2301      	movs	r3, #1
 8003376:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003378:	f7fe fc06 	bl	8001b88 <HAL_GetTick>
 800337c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003380:	e00a      	b.n	8003398 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003382:	f7fe fc01 	bl	8001b88 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d902      	bls.n	8003398 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	f000 bde2 	b.w	8003f5c <HAL_RCC_OscConfig+0x106c>
 8003398:	2302      	movs	r3, #2
 800339a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80033a2:	fa93 f3a3 	rbit	r3, r3
 80033a6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80033aa:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033ae:	fab3 f383 	clz	r3, r3
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	095b      	lsrs	r3, r3, #5
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	f043 0301 	orr.w	r3, r3, #1
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d102      	bne.n	80033c8 <HAL_RCC_OscConfig+0x4d8>
 80033c2:	4b45      	ldr	r3, [pc, #276]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	e013      	b.n	80033f0 <HAL_RCC_OscConfig+0x500>
 80033c8:	2302      	movs	r3, #2
 80033ca:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ce:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80033d2:	fa93 f3a3 	rbit	r3, r3
 80033d6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80033da:	2302      	movs	r3, #2
 80033dc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80033e0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80033e4:	fa93 f3a3 	rbit	r3, r3
 80033e8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80033ec:	4b3a      	ldr	r3, [pc, #232]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	2202      	movs	r2, #2
 80033f2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80033f6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80033fa:	fa92 f2a2 	rbit	r2, r2
 80033fe:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003402:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003406:	fab2 f282 	clz	r2, r2
 800340a:	b2d2      	uxtb	r2, r2
 800340c:	f042 0220 	orr.w	r2, r2, #32
 8003410:	b2d2      	uxtb	r2, r2
 8003412:	f002 021f 	and.w	r2, r2, #31
 8003416:	2101      	movs	r1, #1
 8003418:	fa01 f202 	lsl.w	r2, r1, r2
 800341c:	4013      	ands	r3, r2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d0af      	beq.n	8003382 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003422:	4b2d      	ldr	r3, [pc, #180]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800342a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800342e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	21f8      	movs	r1, #248	; 0xf8
 8003438:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003440:	fa91 f1a1 	rbit	r1, r1
 8003444:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003448:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800344c:	fab1 f181 	clz	r1, r1
 8003450:	b2c9      	uxtb	r1, r1
 8003452:	408b      	lsls	r3, r1
 8003454:	4920      	ldr	r1, [pc, #128]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 8003456:	4313      	orrs	r3, r2
 8003458:	600b      	str	r3, [r1, #0]
 800345a:	e06c      	b.n	8003536 <HAL_RCC_OscConfig+0x646>
 800345c:	2301      	movs	r3, #1
 800345e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003462:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003466:	fa93 f3a3 	rbit	r3, r3
 800346a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800346e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003472:	fab3 f383 	clz	r3, r3
 8003476:	b2db      	uxtb	r3, r3
 8003478:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800347c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	461a      	mov	r2, r3
 8003484:	2300      	movs	r3, #0
 8003486:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003488:	f7fe fb7e 	bl	8001b88 <HAL_GetTick>
 800348c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003490:	e00a      	b.n	80034a8 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003492:	f7fe fb79 	bl	8001b88 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d902      	bls.n	80034a8 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	f000 bd5a 	b.w	8003f5c <HAL_RCC_OscConfig+0x106c>
 80034a8:	2302      	movs	r3, #2
 80034aa:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ae:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80034b2:	fa93 f3a3 	rbit	r3, r3
 80034b6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80034ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034be:	fab3 f383 	clz	r3, r3
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	095b      	lsrs	r3, r3, #5
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d104      	bne.n	80034dc <HAL_RCC_OscConfig+0x5ec>
 80034d2:	4b01      	ldr	r3, [pc, #4]	; (80034d8 <HAL_RCC_OscConfig+0x5e8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	e015      	b.n	8003504 <HAL_RCC_OscConfig+0x614>
 80034d8:	40021000 	.word	0x40021000
 80034dc:	2302      	movs	r3, #2
 80034de:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80034e6:	fa93 f3a3 	rbit	r3, r3
 80034ea:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80034ee:	2302      	movs	r3, #2
 80034f0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80034f4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80034f8:	fa93 f3a3 	rbit	r3, r3
 80034fc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003500:	4bc8      	ldr	r3, [pc, #800]	; (8003824 <HAL_RCC_OscConfig+0x934>)
 8003502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003504:	2202      	movs	r2, #2
 8003506:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800350a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800350e:	fa92 f2a2 	rbit	r2, r2
 8003512:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003516:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800351a:	fab2 f282 	clz	r2, r2
 800351e:	b2d2      	uxtb	r2, r2
 8003520:	f042 0220 	orr.w	r2, r2, #32
 8003524:	b2d2      	uxtb	r2, r2
 8003526:	f002 021f 	and.w	r2, r2, #31
 800352a:	2101      	movs	r1, #1
 800352c:	fa01 f202 	lsl.w	r2, r1, r2
 8003530:	4013      	ands	r3, r2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1ad      	bne.n	8003492 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800353a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0308 	and.w	r3, r3, #8
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 8110 	beq.w	800376c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800354c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003550:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d079      	beq.n	8003650 <HAL_RCC_OscConfig+0x760>
 800355c:	2301      	movs	r3, #1
 800355e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003562:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003566:	fa93 f3a3 	rbit	r3, r3
 800356a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800356e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003572:	fab3 f383 	clz	r3, r3
 8003576:	b2db      	uxtb	r3, r3
 8003578:	461a      	mov	r2, r3
 800357a:	4bab      	ldr	r3, [pc, #684]	; (8003828 <HAL_RCC_OscConfig+0x938>)
 800357c:	4413      	add	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	461a      	mov	r2, r3
 8003582:	2301      	movs	r3, #1
 8003584:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003586:	f7fe faff 	bl	8001b88 <HAL_GetTick>
 800358a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800358e:	e00a      	b.n	80035a6 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003590:	f7fe fafa 	bl	8001b88 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d902      	bls.n	80035a6 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	f000 bcdb 	b.w	8003f5c <HAL_RCC_OscConfig+0x106c>
 80035a6:	2302      	movs	r3, #2
 80035a8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ac:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80035b0:	fa93 f3a3 	rbit	r3, r3
 80035b4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80035b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035bc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80035c0:	2202      	movs	r2, #2
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	fa93 f2a3 	rbit	r2, r3
 80035d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80035e4:	2202      	movs	r2, #2
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	fa93 f2a3 	rbit	r2, r3
 80035f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035fa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80035fe:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003600:	4b88      	ldr	r3, [pc, #544]	; (8003824 <HAL_RCC_OscConfig+0x934>)
 8003602:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003604:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003608:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800360c:	2102      	movs	r1, #2
 800360e:	6019      	str	r1, [r3, #0]
 8003610:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003614:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	fa93 f1a3 	rbit	r1, r3
 800361e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003622:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003626:	6019      	str	r1, [r3, #0]
  return result;
 8003628:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800362c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	fab3 f383 	clz	r3, r3
 8003636:	b2db      	uxtb	r3, r3
 8003638:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800363c:	b2db      	uxtb	r3, r3
 800363e:	f003 031f 	and.w	r3, r3, #31
 8003642:	2101      	movs	r1, #1
 8003644:	fa01 f303 	lsl.w	r3, r1, r3
 8003648:	4013      	ands	r3, r2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d0a0      	beq.n	8003590 <HAL_RCC_OscConfig+0x6a0>
 800364e:	e08d      	b.n	800376c <HAL_RCC_OscConfig+0x87c>
 8003650:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003654:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003658:	2201      	movs	r2, #1
 800365a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003660:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	fa93 f2a3 	rbit	r2, r3
 800366a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800366e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003672:	601a      	str	r2, [r3, #0]
  return result;
 8003674:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003678:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800367c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800367e:	fab3 f383 	clz	r3, r3
 8003682:	b2db      	uxtb	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	4b68      	ldr	r3, [pc, #416]	; (8003828 <HAL_RCC_OscConfig+0x938>)
 8003688:	4413      	add	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	461a      	mov	r2, r3
 800368e:	2300      	movs	r3, #0
 8003690:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003692:	f7fe fa79 	bl	8001b88 <HAL_GetTick>
 8003696:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800369a:	e00a      	b.n	80036b2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800369c:	f7fe fa74 	bl	8001b88 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d902      	bls.n	80036b2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	f000 bc55 	b.w	8003f5c <HAL_RCC_OscConfig+0x106c>
 80036b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036b6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80036ba:	2202      	movs	r2, #2
 80036bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036c2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	fa93 f2a3 	rbit	r2, r3
 80036cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036d0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036da:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80036de:	2202      	movs	r2, #2
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	fa93 f2a3 	rbit	r2, r3
 80036f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003702:	2202      	movs	r2, #2
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800370a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	fa93 f2a3 	rbit	r2, r3
 8003714:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003718:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800371c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800371e:	4b41      	ldr	r3, [pc, #260]	; (8003824 <HAL_RCC_OscConfig+0x934>)
 8003720:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003722:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003726:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800372a:	2102      	movs	r1, #2
 800372c:	6019      	str	r1, [r3, #0]
 800372e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003732:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	fa93 f1a3 	rbit	r1, r3
 800373c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003740:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003744:	6019      	str	r1, [r3, #0]
  return result;
 8003746:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800374a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	fab3 f383 	clz	r3, r3
 8003754:	b2db      	uxtb	r3, r3
 8003756:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800375a:	b2db      	uxtb	r3, r3
 800375c:	f003 031f 	and.w	r3, r3, #31
 8003760:	2101      	movs	r1, #1
 8003762:	fa01 f303 	lsl.w	r3, r1, r3
 8003766:	4013      	ands	r3, r2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d197      	bne.n	800369c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800376c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003770:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0304 	and.w	r3, r3, #4
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 81a1 	beq.w	8003ac4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003782:	2300      	movs	r3, #0
 8003784:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003788:	4b26      	ldr	r3, [pc, #152]	; (8003824 <HAL_RCC_OscConfig+0x934>)
 800378a:	69db      	ldr	r3, [r3, #28]
 800378c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d116      	bne.n	80037c2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003794:	4b23      	ldr	r3, [pc, #140]	; (8003824 <HAL_RCC_OscConfig+0x934>)
 8003796:	69db      	ldr	r3, [r3, #28]
 8003798:	4a22      	ldr	r2, [pc, #136]	; (8003824 <HAL_RCC_OscConfig+0x934>)
 800379a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800379e:	61d3      	str	r3, [r2, #28]
 80037a0:	4b20      	ldr	r3, [pc, #128]	; (8003824 <HAL_RCC_OscConfig+0x934>)
 80037a2:	69db      	ldr	r3, [r3, #28]
 80037a4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80037a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ac:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037b6:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80037ba:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80037bc:	2301      	movs	r3, #1
 80037be:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c2:	4b1a      	ldr	r3, [pc, #104]	; (800382c <HAL_RCC_OscConfig+0x93c>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d11a      	bne.n	8003804 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037ce:	4b17      	ldr	r3, [pc, #92]	; (800382c <HAL_RCC_OscConfig+0x93c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a16      	ldr	r2, [pc, #88]	; (800382c <HAL_RCC_OscConfig+0x93c>)
 80037d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037da:	f7fe f9d5 	bl	8001b88 <HAL_GetTick>
 80037de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e2:	e009      	b.n	80037f8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037e4:	f7fe f9d0 	bl	8001b88 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b64      	cmp	r3, #100	; 0x64
 80037f2:	d901      	bls.n	80037f8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e3b1      	b.n	8003f5c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037f8:	4b0c      	ldr	r3, [pc, #48]	; (800382c <HAL_RCC_OscConfig+0x93c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003800:	2b00      	cmp	r3, #0
 8003802:	d0ef      	beq.n	80037e4 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003804:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003808:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d10d      	bne.n	8003830 <HAL_RCC_OscConfig+0x940>
 8003814:	4b03      	ldr	r3, [pc, #12]	; (8003824 <HAL_RCC_OscConfig+0x934>)
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	4a02      	ldr	r2, [pc, #8]	; (8003824 <HAL_RCC_OscConfig+0x934>)
 800381a:	f043 0301 	orr.w	r3, r3, #1
 800381e:	6213      	str	r3, [r2, #32]
 8003820:	e03c      	b.n	800389c <HAL_RCC_OscConfig+0x9ac>
 8003822:	bf00      	nop
 8003824:	40021000 	.word	0x40021000
 8003828:	10908120 	.word	0x10908120
 800382c:	40007000 	.word	0x40007000
 8003830:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003834:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d10c      	bne.n	800385a <HAL_RCC_OscConfig+0x96a>
 8003840:	4bc1      	ldr	r3, [pc, #772]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	4ac0      	ldr	r2, [pc, #768]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003846:	f023 0301 	bic.w	r3, r3, #1
 800384a:	6213      	str	r3, [r2, #32]
 800384c:	4bbe      	ldr	r3, [pc, #760]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	4abd      	ldr	r2, [pc, #756]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003852:	f023 0304 	bic.w	r3, r3, #4
 8003856:	6213      	str	r3, [r2, #32]
 8003858:	e020      	b.n	800389c <HAL_RCC_OscConfig+0x9ac>
 800385a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800385e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	2b05      	cmp	r3, #5
 8003868:	d10c      	bne.n	8003884 <HAL_RCC_OscConfig+0x994>
 800386a:	4bb7      	ldr	r3, [pc, #732]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	4ab6      	ldr	r2, [pc, #728]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003870:	f043 0304 	orr.w	r3, r3, #4
 8003874:	6213      	str	r3, [r2, #32]
 8003876:	4bb4      	ldr	r3, [pc, #720]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	4ab3      	ldr	r2, [pc, #716]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 800387c:	f043 0301 	orr.w	r3, r3, #1
 8003880:	6213      	str	r3, [r2, #32]
 8003882:	e00b      	b.n	800389c <HAL_RCC_OscConfig+0x9ac>
 8003884:	4bb0      	ldr	r3, [pc, #704]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	4aaf      	ldr	r2, [pc, #700]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 800388a:	f023 0301 	bic.w	r3, r3, #1
 800388e:	6213      	str	r3, [r2, #32]
 8003890:	4bad      	ldr	r3, [pc, #692]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	4aac      	ldr	r2, [pc, #688]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003896:	f023 0304 	bic.w	r3, r3, #4
 800389a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800389c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 8081 	beq.w	80039b0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ae:	f7fe f96b 	bl	8001b88 <HAL_GetTick>
 80038b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038b6:	e00b      	b.n	80038d0 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038b8:	f7fe f966 	bl	8001b88 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d901      	bls.n	80038d0 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e345      	b.n	8003f5c <HAL_RCC_OscConfig+0x106c>
 80038d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038d4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80038d8:	2202      	movs	r2, #2
 80038da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038e0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	fa93 f2a3 	rbit	r2, r3
 80038ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ee:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80038f2:	601a      	str	r2, [r3, #0]
 80038f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038f8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80038fc:	2202      	movs	r2, #2
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003904:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	fa93 f2a3 	rbit	r2, r3
 800390e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003912:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003916:	601a      	str	r2, [r3, #0]
  return result;
 8003918:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800391c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003920:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003922:	fab3 f383 	clz	r3, r3
 8003926:	b2db      	uxtb	r3, r3
 8003928:	095b      	lsrs	r3, r3, #5
 800392a:	b2db      	uxtb	r3, r3
 800392c:	f043 0302 	orr.w	r3, r3, #2
 8003930:	b2db      	uxtb	r3, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d102      	bne.n	800393c <HAL_RCC_OscConfig+0xa4c>
 8003936:	4b84      	ldr	r3, [pc, #528]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003938:	6a1b      	ldr	r3, [r3, #32]
 800393a:	e013      	b.n	8003964 <HAL_RCC_OscConfig+0xa74>
 800393c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003940:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003944:	2202      	movs	r2, #2
 8003946:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003948:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800394c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	fa93 f2a3 	rbit	r2, r3
 8003956:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800395a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	4b79      	ldr	r3, [pc, #484]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003964:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003968:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800396c:	2102      	movs	r1, #2
 800396e:	6011      	str	r1, [r2, #0]
 8003970:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003974:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003978:	6812      	ldr	r2, [r2, #0]
 800397a:	fa92 f1a2 	rbit	r1, r2
 800397e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003982:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003986:	6011      	str	r1, [r2, #0]
  return result;
 8003988:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800398c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003990:	6812      	ldr	r2, [r2, #0]
 8003992:	fab2 f282 	clz	r2, r2
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800399c:	b2d2      	uxtb	r2, r2
 800399e:	f002 021f 	and.w	r2, r2, #31
 80039a2:	2101      	movs	r1, #1
 80039a4:	fa01 f202 	lsl.w	r2, r1, r2
 80039a8:	4013      	ands	r3, r2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d084      	beq.n	80038b8 <HAL_RCC_OscConfig+0x9c8>
 80039ae:	e07f      	b.n	8003ab0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b0:	f7fe f8ea 	bl	8001b88 <HAL_GetTick>
 80039b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039b8:	e00b      	b.n	80039d2 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039ba:	f7fe f8e5 	bl	8001b88 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e2c4      	b.n	8003f5c <HAL_RCC_OscConfig+0x106c>
 80039d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039d6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80039da:	2202      	movs	r2, #2
 80039dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039e2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	fa93 f2a3 	rbit	r2, r3
 80039ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039f0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039fa:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80039fe:	2202      	movs	r2, #2
 8003a00:	601a      	str	r2, [r3, #0]
 8003a02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a06:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	fa93 f2a3 	rbit	r2, r3
 8003a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a14:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003a18:	601a      	str	r2, [r3, #0]
  return result;
 8003a1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a1e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003a22:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a24:	fab3 f383 	clz	r3, r3
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	095b      	lsrs	r3, r3, #5
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	f043 0302 	orr.w	r3, r3, #2
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d102      	bne.n	8003a3e <HAL_RCC_OscConfig+0xb4e>
 8003a38:	4b43      	ldr	r3, [pc, #268]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
 8003a3c:	e013      	b.n	8003a66 <HAL_RCC_OscConfig+0xb76>
 8003a3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a42:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003a46:	2202      	movs	r2, #2
 8003a48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a4e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	fa93 f2a3 	rbit	r2, r3
 8003a58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a5c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	4b39      	ldr	r3, [pc, #228]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a66:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a6a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003a6e:	2102      	movs	r1, #2
 8003a70:	6011      	str	r1, [r2, #0]
 8003a72:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a76:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003a7a:	6812      	ldr	r2, [r2, #0]
 8003a7c:	fa92 f1a2 	rbit	r1, r2
 8003a80:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a84:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003a88:	6011      	str	r1, [r2, #0]
  return result;
 8003a8a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a8e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003a92:	6812      	ldr	r2, [r2, #0]
 8003a94:	fab2 f282 	clz	r2, r2
 8003a98:	b2d2      	uxtb	r2, r2
 8003a9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	f002 021f 	and.w	r2, r2, #31
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	fa01 f202 	lsl.w	r2, r1, r2
 8003aaa:	4013      	ands	r3, r2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d184      	bne.n	80039ba <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ab0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d105      	bne.n	8003ac4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ab8:	4b23      	ldr	r3, [pc, #140]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003aba:	69db      	ldr	r3, [r3, #28]
 8003abc:	4a22      	ldr	r2, [pc, #136]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003abe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ac2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ac8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 8242 	beq.w	8003f5a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ad6:	4b1c      	ldr	r3, [pc, #112]	; (8003b48 <HAL_RCC_OscConfig+0xc58>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f003 030c 	and.w	r3, r3, #12
 8003ade:	2b08      	cmp	r3, #8
 8003ae0:	f000 8213 	beq.w	8003f0a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ae4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ae8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	f040 8162 	bne.w	8003dba <HAL_RCC_OscConfig+0xeca>
 8003af6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003afa:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003afe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003b02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b08:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	fa93 f2a3 	rbit	r2, r3
 8003b12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b16:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003b1a:	601a      	str	r2, [r3, #0]
  return result;
 8003b1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b20:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003b24:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b26:	fab3 f383 	clz	r3, r3
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003b30:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	461a      	mov	r2, r3
 8003b38:	2300      	movs	r3, #0
 8003b3a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3c:	f7fe f824 	bl	8001b88 <HAL_GetTick>
 8003b40:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b44:	e00c      	b.n	8003b60 <HAL_RCC_OscConfig+0xc70>
 8003b46:	bf00      	nop
 8003b48:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fe f81c 	bl	8001b88 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e1fd      	b.n	8003f5c <HAL_RCC_OscConfig+0x106c>
 8003b60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b64:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003b68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b72:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	fa93 f2a3 	rbit	r2, r3
 8003b7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b80:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003b84:	601a      	str	r2, [r3, #0]
  return result;
 8003b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b8a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003b8e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b90:	fab3 f383 	clz	r3, r3
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	095b      	lsrs	r3, r3, #5
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	f043 0301 	orr.w	r3, r3, #1
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d102      	bne.n	8003baa <HAL_RCC_OscConfig+0xcba>
 8003ba4:	4bb0      	ldr	r3, [pc, #704]	; (8003e68 <HAL_RCC_OscConfig+0xf78>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	e027      	b.n	8003bfa <HAL_RCC_OscConfig+0xd0a>
 8003baa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bae:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003bb2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003bb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bbc:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	fa93 f2a3 	rbit	r2, r3
 8003bc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bca:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003bce:	601a      	str	r2, [r3, #0]
 8003bd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bd4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003bd8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003be2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	fa93 f2a3 	rbit	r2, r3
 8003bec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bf0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	4b9c      	ldr	r3, [pc, #624]	; (8003e68 <HAL_RCC_OscConfig+0xf78>)
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003bfe:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003c02:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003c06:	6011      	str	r1, [r2, #0]
 8003c08:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c0c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	fa92 f1a2 	rbit	r1, r2
 8003c16:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c1a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003c1e:	6011      	str	r1, [r2, #0]
  return result;
 8003c20:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c24:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	fab2 f282 	clz	r2, r2
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	f042 0220 	orr.w	r2, r2, #32
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	f002 021f 	and.w	r2, r2, #31
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c40:	4013      	ands	r3, r2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d182      	bne.n	8003b4c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c46:	4b88      	ldr	r3, [pc, #544]	; (8003e68 <HAL_RCC_OscConfig+0xf78>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c52:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003c5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	430b      	orrs	r3, r1
 8003c68:	497f      	ldr	r1, [pc, #508]	; (8003e68 <HAL_RCC_OscConfig+0xf78>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	604b      	str	r3, [r1, #4]
 8003c6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c72:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003c76:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c80:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	fa93 f2a3 	rbit	r2, r3
 8003c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c8e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003c92:	601a      	str	r2, [r3, #0]
  return result;
 8003c94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c98:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003c9c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c9e:	fab3 f383 	clz	r3, r3
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003ca8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	461a      	mov	r2, r3
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb4:	f7fd ff68 	bl	8001b88 <HAL_GetTick>
 8003cb8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cbc:	e009      	b.n	8003cd2 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cbe:	f7fd ff63 	bl	8001b88 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e144      	b.n	8003f5c <HAL_RCC_OscConfig+0x106c>
 8003cd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cd6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003cda:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003cde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ce4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	fa93 f2a3 	rbit	r2, r3
 8003cee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cf2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003cf6:	601a      	str	r2, [r3, #0]
  return result;
 8003cf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cfc:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003d00:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d02:	fab3 f383 	clz	r3, r3
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	095b      	lsrs	r3, r3, #5
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	f043 0301 	orr.w	r3, r3, #1
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d102      	bne.n	8003d1c <HAL_RCC_OscConfig+0xe2c>
 8003d16:	4b54      	ldr	r3, [pc, #336]	; (8003e68 <HAL_RCC_OscConfig+0xf78>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	e027      	b.n	8003d6c <HAL_RCC_OscConfig+0xe7c>
 8003d1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d20:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003d24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d2e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	fa93 f2a3 	rbit	r2, r3
 8003d38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d3c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d46:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003d4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d54:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	fa93 f2a3 	rbit	r2, r3
 8003d5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d62:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	4b3f      	ldr	r3, [pc, #252]	; (8003e68 <HAL_RCC_OscConfig+0xf78>)
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003d70:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003d74:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003d78:	6011      	str	r1, [r2, #0]
 8003d7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003d7e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003d82:	6812      	ldr	r2, [r2, #0]
 8003d84:	fa92 f1a2 	rbit	r1, r2
 8003d88:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003d8c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003d90:	6011      	str	r1, [r2, #0]
  return result;
 8003d92:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003d96:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003d9a:	6812      	ldr	r2, [r2, #0]
 8003d9c:	fab2 f282 	clz	r2, r2
 8003da0:	b2d2      	uxtb	r2, r2
 8003da2:	f042 0220 	orr.w	r2, r2, #32
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	f002 021f 	and.w	r2, r2, #31
 8003dac:	2101      	movs	r1, #1
 8003dae:	fa01 f202 	lsl.w	r2, r1, r2
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d082      	beq.n	8003cbe <HAL_RCC_OscConfig+0xdce>
 8003db8:	e0cf      	b.n	8003f5a <HAL_RCC_OscConfig+0x106a>
 8003dba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dbe:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003dc2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003dc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dcc:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	fa93 f2a3 	rbit	r2, r3
 8003dd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dda:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003dde:	601a      	str	r2, [r3, #0]
  return result;
 8003de0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003de4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003de8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dea:	fab3 f383 	clz	r3, r3
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003df4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e00:	f7fd fec2 	bl	8001b88 <HAL_GetTick>
 8003e04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e08:	e009      	b.n	8003e1e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e0a:	f7fd febd 	bl	8001b88 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e09e      	b.n	8003f5c <HAL_RCC_OscConfig+0x106c>
 8003e1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e22:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003e26:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e30:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	fa93 f2a3 	rbit	r2, r3
 8003e3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e3e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003e42:	601a      	str	r2, [r3, #0]
  return result;
 8003e44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e48:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003e4c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e4e:	fab3 f383 	clz	r3, r3
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	095b      	lsrs	r3, r3, #5
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	f043 0301 	orr.w	r3, r3, #1
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d104      	bne.n	8003e6c <HAL_RCC_OscConfig+0xf7c>
 8003e62:	4b01      	ldr	r3, [pc, #4]	; (8003e68 <HAL_RCC_OscConfig+0xf78>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	e029      	b.n	8003ebc <HAL_RCC_OscConfig+0xfcc>
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e70:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003e74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e7e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	fa93 f2a3 	rbit	r2, r3
 8003e88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e8c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e96:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003e9a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e9e:	601a      	str	r2, [r3, #0]
 8003ea0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ea4:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	fa93 f2a3 	rbit	r2, r3
 8003eae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eb2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003eb6:	601a      	str	r2, [r3, #0]
 8003eb8:	4b2b      	ldr	r3, [pc, #172]	; (8003f68 <HAL_RCC_OscConfig+0x1078>)
 8003eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ec0:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003ec4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003ec8:	6011      	str	r1, [r2, #0]
 8003eca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ece:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	fa92 f1a2 	rbit	r1, r2
 8003ed8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003edc:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003ee0:	6011      	str	r1, [r2, #0]
  return result;
 8003ee2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ee6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003eea:	6812      	ldr	r2, [r2, #0]
 8003eec:	fab2 f282 	clz	r2, r2
 8003ef0:	b2d2      	uxtb	r2, r2
 8003ef2:	f042 0220 	orr.w	r2, r2, #32
 8003ef6:	b2d2      	uxtb	r2, r2
 8003ef8:	f002 021f 	and.w	r2, r2, #31
 8003efc:	2101      	movs	r1, #1
 8003efe:	fa01 f202 	lsl.w	r2, r1, r2
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d180      	bne.n	8003e0a <HAL_RCC_OscConfig+0xf1a>
 8003f08:	e027      	b.n	8003f5a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d101      	bne.n	8003f1e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e01e      	b.n	8003f5c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f1e:	4b12      	ldr	r3, [pc, #72]	; (8003f68 <HAL_RCC_OscConfig+0x1078>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003f26:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003f2a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d10b      	bne.n	8003f56 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003f3e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003f42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f4a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d001      	beq.n	8003f5a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e000      	b.n	8003f5c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	40021000 	.word	0x40021000

08003f6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b09e      	sub	sp, #120	; 0x78
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003f76:	2300      	movs	r3, #0
 8003f78:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e162      	b.n	800424a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f84:	4b90      	ldr	r3, [pc, #576]	; (80041c8 <HAL_RCC_ClockConfig+0x25c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d910      	bls.n	8003fb4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f92:	4b8d      	ldr	r3, [pc, #564]	; (80041c8 <HAL_RCC_ClockConfig+0x25c>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f023 0207 	bic.w	r2, r3, #7
 8003f9a:	498b      	ldr	r1, [pc, #556]	; (80041c8 <HAL_RCC_ClockConfig+0x25c>)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa2:	4b89      	ldr	r3, [pc, #548]	; (80041c8 <HAL_RCC_ClockConfig+0x25c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0307 	and.w	r3, r3, #7
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d001      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e14a      	b.n	800424a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d008      	beq.n	8003fd2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fc0:	4b82      	ldr	r3, [pc, #520]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	497f      	ldr	r1, [pc, #508]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 80dc 	beq.w	8004198 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d13c      	bne.n	8004062 <HAL_RCC_ClockConfig+0xf6>
 8003fe8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003fec:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ff0:	fa93 f3a3 	rbit	r3, r3
 8003ff4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003ff6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ff8:	fab3 f383 	clz	r3, r3
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	095b      	lsrs	r3, r3, #5
 8004000:	b2db      	uxtb	r3, r3
 8004002:	f043 0301 	orr.w	r3, r3, #1
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b01      	cmp	r3, #1
 800400a:	d102      	bne.n	8004012 <HAL_RCC_ClockConfig+0xa6>
 800400c:	4b6f      	ldr	r3, [pc, #444]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	e00f      	b.n	8004032 <HAL_RCC_ClockConfig+0xc6>
 8004012:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004016:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004018:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800401a:	fa93 f3a3 	rbit	r3, r3
 800401e:	667b      	str	r3, [r7, #100]	; 0x64
 8004020:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004024:	663b      	str	r3, [r7, #96]	; 0x60
 8004026:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004028:	fa93 f3a3 	rbit	r3, r3
 800402c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800402e:	4b67      	ldr	r3, [pc, #412]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004032:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004036:	65ba      	str	r2, [r7, #88]	; 0x58
 8004038:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800403a:	fa92 f2a2 	rbit	r2, r2
 800403e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004040:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004042:	fab2 f282 	clz	r2, r2
 8004046:	b2d2      	uxtb	r2, r2
 8004048:	f042 0220 	orr.w	r2, r2, #32
 800404c:	b2d2      	uxtb	r2, r2
 800404e:	f002 021f 	and.w	r2, r2, #31
 8004052:	2101      	movs	r1, #1
 8004054:	fa01 f202 	lsl.w	r2, r1, r2
 8004058:	4013      	ands	r3, r2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d17b      	bne.n	8004156 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e0f3      	b.n	800424a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2b02      	cmp	r3, #2
 8004068:	d13c      	bne.n	80040e4 <HAL_RCC_ClockConfig+0x178>
 800406a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800406e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004070:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004072:	fa93 f3a3 	rbit	r3, r3
 8004076:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800407a:	fab3 f383 	clz	r3, r3
 800407e:	b2db      	uxtb	r3, r3
 8004080:	095b      	lsrs	r3, r3, #5
 8004082:	b2db      	uxtb	r3, r3
 8004084:	f043 0301 	orr.w	r3, r3, #1
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b01      	cmp	r3, #1
 800408c:	d102      	bne.n	8004094 <HAL_RCC_ClockConfig+0x128>
 800408e:	4b4f      	ldr	r3, [pc, #316]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	e00f      	b.n	80040b4 <HAL_RCC_ClockConfig+0x148>
 8004094:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004098:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800409a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800409c:	fa93 f3a3 	rbit	r3, r3
 80040a0:	647b      	str	r3, [r7, #68]	; 0x44
 80040a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040a6:	643b      	str	r3, [r7, #64]	; 0x40
 80040a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040aa:	fa93 f3a3 	rbit	r3, r3
 80040ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040b0:	4b46      	ldr	r3, [pc, #280]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 80040b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040b8:	63ba      	str	r2, [r7, #56]	; 0x38
 80040ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040bc:	fa92 f2a2 	rbit	r2, r2
 80040c0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80040c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040c4:	fab2 f282 	clz	r2, r2
 80040c8:	b2d2      	uxtb	r2, r2
 80040ca:	f042 0220 	orr.w	r2, r2, #32
 80040ce:	b2d2      	uxtb	r2, r2
 80040d0:	f002 021f 	and.w	r2, r2, #31
 80040d4:	2101      	movs	r1, #1
 80040d6:	fa01 f202 	lsl.w	r2, r1, r2
 80040da:	4013      	ands	r3, r2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d13a      	bne.n	8004156 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e0b2      	b.n	800424a <HAL_RCC_ClockConfig+0x2de>
 80040e4:	2302      	movs	r3, #2
 80040e6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ea:	fa93 f3a3 	rbit	r3, r3
 80040ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80040f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f2:	fab3 f383 	clz	r3, r3
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	095b      	lsrs	r3, r3, #5
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	f043 0301 	orr.w	r3, r3, #1
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b01      	cmp	r3, #1
 8004104:	d102      	bne.n	800410c <HAL_RCC_ClockConfig+0x1a0>
 8004106:	4b31      	ldr	r3, [pc, #196]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	e00d      	b.n	8004128 <HAL_RCC_ClockConfig+0x1bc>
 800410c:	2302      	movs	r3, #2
 800410e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004112:	fa93 f3a3 	rbit	r3, r3
 8004116:	627b      	str	r3, [r7, #36]	; 0x24
 8004118:	2302      	movs	r3, #2
 800411a:	623b      	str	r3, [r7, #32]
 800411c:	6a3b      	ldr	r3, [r7, #32]
 800411e:	fa93 f3a3 	rbit	r3, r3
 8004122:	61fb      	str	r3, [r7, #28]
 8004124:	4b29      	ldr	r3, [pc, #164]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 8004126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004128:	2202      	movs	r2, #2
 800412a:	61ba      	str	r2, [r7, #24]
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	fa92 f2a2 	rbit	r2, r2
 8004132:	617a      	str	r2, [r7, #20]
  return result;
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	fab2 f282 	clz	r2, r2
 800413a:	b2d2      	uxtb	r2, r2
 800413c:	f042 0220 	orr.w	r2, r2, #32
 8004140:	b2d2      	uxtb	r2, r2
 8004142:	f002 021f 	and.w	r2, r2, #31
 8004146:	2101      	movs	r1, #1
 8004148:	fa01 f202 	lsl.w	r2, r1, r2
 800414c:	4013      	ands	r3, r2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e079      	b.n	800424a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004156:	4b1d      	ldr	r3, [pc, #116]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f023 0203 	bic.w	r2, r3, #3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	491a      	ldr	r1, [pc, #104]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 8004164:	4313      	orrs	r3, r2
 8004166:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004168:	f7fd fd0e 	bl	8001b88 <HAL_GetTick>
 800416c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800416e:	e00a      	b.n	8004186 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004170:	f7fd fd0a 	bl	8001b88 <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	f241 3288 	movw	r2, #5000	; 0x1388
 800417e:	4293      	cmp	r3, r2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e061      	b.n	800424a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004186:	4b11      	ldr	r3, [pc, #68]	; (80041cc <HAL_RCC_ClockConfig+0x260>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f003 020c 	and.w	r2, r3, #12
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	429a      	cmp	r2, r3
 8004196:	d1eb      	bne.n	8004170 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004198:	4b0b      	ldr	r3, [pc, #44]	; (80041c8 <HAL_RCC_ClockConfig+0x25c>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0307 	and.w	r3, r3, #7
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d214      	bcs.n	80041d0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041a6:	4b08      	ldr	r3, [pc, #32]	; (80041c8 <HAL_RCC_ClockConfig+0x25c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f023 0207 	bic.w	r2, r3, #7
 80041ae:	4906      	ldr	r1, [pc, #24]	; (80041c8 <HAL_RCC_ClockConfig+0x25c>)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041b6:	4b04      	ldr	r3, [pc, #16]	; (80041c8 <HAL_RCC_ClockConfig+0x25c>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0307 	and.w	r3, r3, #7
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d005      	beq.n	80041d0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e040      	b.n	800424a <HAL_RCC_ClockConfig+0x2de>
 80041c8:	40022000 	.word	0x40022000
 80041cc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041dc:	4b1d      	ldr	r3, [pc, #116]	; (8004254 <HAL_RCC_ClockConfig+0x2e8>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	491a      	ldr	r1, [pc, #104]	; (8004254 <HAL_RCC_ClockConfig+0x2e8>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0308 	and.w	r3, r3, #8
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d009      	beq.n	800420e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041fa:	4b16      	ldr	r3, [pc, #88]	; (8004254 <HAL_RCC_ClockConfig+0x2e8>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	4912      	ldr	r1, [pc, #72]	; (8004254 <HAL_RCC_ClockConfig+0x2e8>)
 800420a:	4313      	orrs	r3, r2
 800420c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800420e:	f000 f829 	bl	8004264 <HAL_RCC_GetSysClockFreq>
 8004212:	4601      	mov	r1, r0
 8004214:	4b0f      	ldr	r3, [pc, #60]	; (8004254 <HAL_RCC_ClockConfig+0x2e8>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800421c:	22f0      	movs	r2, #240	; 0xf0
 800421e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	fa92 f2a2 	rbit	r2, r2
 8004226:	60fa      	str	r2, [r7, #12]
  return result;
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	fab2 f282 	clz	r2, r2
 800422e:	b2d2      	uxtb	r2, r2
 8004230:	40d3      	lsrs	r3, r2
 8004232:	4a09      	ldr	r2, [pc, #36]	; (8004258 <HAL_RCC_ClockConfig+0x2ec>)
 8004234:	5cd3      	ldrb	r3, [r2, r3]
 8004236:	fa21 f303 	lsr.w	r3, r1, r3
 800423a:	4a08      	ldr	r2, [pc, #32]	; (800425c <HAL_RCC_ClockConfig+0x2f0>)
 800423c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800423e:	4b08      	ldr	r3, [pc, #32]	; (8004260 <HAL_RCC_ClockConfig+0x2f4>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4618      	mov	r0, r3
 8004244:	f7fd fc5c 	bl	8001b00 <HAL_InitTick>
  
  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3778      	adds	r7, #120	; 0x78
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	40021000 	.word	0x40021000
 8004258:	08007ae0 	.word	0x08007ae0
 800425c:	20000038 	.word	0x20000038
 8004260:	2000003c 	.word	0x2000003c

08004264 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004264:	b480      	push	{r7}
 8004266:	b08b      	sub	sp, #44	; 0x2c
 8004268:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800426a:	2300      	movs	r3, #0
 800426c:	61fb      	str	r3, [r7, #28]
 800426e:	2300      	movs	r3, #0
 8004270:	61bb      	str	r3, [r7, #24]
 8004272:	2300      	movs	r3, #0
 8004274:	627b      	str	r3, [r7, #36]	; 0x24
 8004276:	2300      	movs	r3, #0
 8004278:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800427e:	4b29      	ldr	r3, [pc, #164]	; (8004324 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	f003 030c 	and.w	r3, r3, #12
 800428a:	2b04      	cmp	r3, #4
 800428c:	d002      	beq.n	8004294 <HAL_RCC_GetSysClockFreq+0x30>
 800428e:	2b08      	cmp	r3, #8
 8004290:	d003      	beq.n	800429a <HAL_RCC_GetSysClockFreq+0x36>
 8004292:	e03c      	b.n	800430e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004294:	4b24      	ldr	r3, [pc, #144]	; (8004328 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004296:	623b      	str	r3, [r7, #32]
      break;
 8004298:	e03c      	b.n	8004314 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80042a0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80042a4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a6:	68ba      	ldr	r2, [r7, #8]
 80042a8:	fa92 f2a2 	rbit	r2, r2
 80042ac:	607a      	str	r2, [r7, #4]
  return result;
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	fab2 f282 	clz	r2, r2
 80042b4:	b2d2      	uxtb	r2, r2
 80042b6:	40d3      	lsrs	r3, r2
 80042b8:	4a1c      	ldr	r2, [pc, #112]	; (800432c <HAL_RCC_GetSysClockFreq+0xc8>)
 80042ba:	5cd3      	ldrb	r3, [r2, r3]
 80042bc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80042be:	4b19      	ldr	r3, [pc, #100]	; (8004324 <HAL_RCC_GetSysClockFreq+0xc0>)
 80042c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	220f      	movs	r2, #15
 80042c8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	fa92 f2a2 	rbit	r2, r2
 80042d0:	60fa      	str	r2, [r7, #12]
  return result;
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	fab2 f282 	clz	r2, r2
 80042d8:	b2d2      	uxtb	r2, r2
 80042da:	40d3      	lsrs	r3, r2
 80042dc:	4a14      	ldr	r2, [pc, #80]	; (8004330 <HAL_RCC_GetSysClockFreq+0xcc>)
 80042de:	5cd3      	ldrb	r3, [r2, r3]
 80042e0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d008      	beq.n	80042fe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80042ec:	4a0e      	ldr	r2, [pc, #56]	; (8004328 <HAL_RCC_GetSysClockFreq+0xc4>)
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	fb02 f303 	mul.w	r3, r2, r3
 80042fa:	627b      	str	r3, [r7, #36]	; 0x24
 80042fc:	e004      	b.n	8004308 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	4a0c      	ldr	r2, [pc, #48]	; (8004334 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004302:	fb02 f303 	mul.w	r3, r2, r3
 8004306:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430a:	623b      	str	r3, [r7, #32]
      break;
 800430c:	e002      	b.n	8004314 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800430e:	4b06      	ldr	r3, [pc, #24]	; (8004328 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004310:	623b      	str	r3, [r7, #32]
      break;
 8004312:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004314:	6a3b      	ldr	r3, [r7, #32]
}
 8004316:	4618      	mov	r0, r3
 8004318:	372c      	adds	r7, #44	; 0x2c
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	40021000 	.word	0x40021000
 8004328:	007a1200 	.word	0x007a1200
 800432c:	08007af0 	.word	0x08007af0
 8004330:	08007b00 	.word	0x08007b00
 8004334:	003d0900 	.word	0x003d0900

08004338 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b092      	sub	sp, #72	; 0x48
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004340:	2300      	movs	r3, #0
 8004342:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004344:	2300      	movs	r3, #0
 8004346:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004348:	2300      	movs	r3, #0
 800434a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 80d4 	beq.w	8004504 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800435c:	4b4e      	ldr	r3, [pc, #312]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10e      	bne.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004368:	4b4b      	ldr	r3, [pc, #300]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	4a4a      	ldr	r2, [pc, #296]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800436e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004372:	61d3      	str	r3, [r2, #28]
 8004374:	4b48      	ldr	r3, [pc, #288]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004376:	69db      	ldr	r3, [r3, #28]
 8004378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800437c:	60bb      	str	r3, [r7, #8]
 800437e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004380:	2301      	movs	r3, #1
 8004382:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004386:	4b45      	ldr	r3, [pc, #276]	; (800449c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438e:	2b00      	cmp	r3, #0
 8004390:	d118      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004392:	4b42      	ldr	r3, [pc, #264]	; (800449c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a41      	ldr	r2, [pc, #260]	; (800449c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800439c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800439e:	f7fd fbf3 	bl	8001b88 <HAL_GetTick>
 80043a2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a4:	e008      	b.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043a6:	f7fd fbef 	bl	8001b88 <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b64      	cmp	r3, #100	; 0x64
 80043b2:	d901      	bls.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e169      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b8:	4b38      	ldr	r3, [pc, #224]	; (800449c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0f0      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043c4:	4b34      	ldr	r3, [pc, #208]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 8084 	beq.w	80044de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d07c      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043e4:	4b2c      	ldr	r3, [pc, #176]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f6:	fa93 f3a3 	rbit	r3, r3
 80043fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80043fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043fe:	fab3 f383 	clz	r3, r3
 8004402:	b2db      	uxtb	r3, r3
 8004404:	461a      	mov	r2, r3
 8004406:	4b26      	ldr	r3, [pc, #152]	; (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004408:	4413      	add	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	461a      	mov	r2, r3
 800440e:	2301      	movs	r3, #1
 8004410:	6013      	str	r3, [r2, #0]
 8004412:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004416:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800441a:	fa93 f3a3 	rbit	r3, r3
 800441e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004422:	fab3 f383 	clz	r3, r3
 8004426:	b2db      	uxtb	r3, r3
 8004428:	461a      	mov	r2, r3
 800442a:	4b1d      	ldr	r3, [pc, #116]	; (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800442c:	4413      	add	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	461a      	mov	r2, r3
 8004432:	2300      	movs	r3, #0
 8004434:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004436:	4a18      	ldr	r2, [pc, #96]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004438:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800443a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800443c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b00      	cmp	r3, #0
 8004444:	d04b      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004446:	f7fd fb9f 	bl	8001b88 <HAL_GetTick>
 800444a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800444c:	e00a      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800444e:	f7fd fb9b 	bl	8001b88 <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	f241 3288 	movw	r2, #5000	; 0x1388
 800445c:	4293      	cmp	r3, r2
 800445e:	d901      	bls.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004460:	2303      	movs	r3, #3
 8004462:	e113      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004464:	2302      	movs	r3, #2
 8004466:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800446a:	fa93 f3a3 	rbit	r3, r3
 800446e:	627b      	str	r3, [r7, #36]	; 0x24
 8004470:	2302      	movs	r3, #2
 8004472:	623b      	str	r3, [r7, #32]
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	fa93 f3a3 	rbit	r3, r3
 800447a:	61fb      	str	r3, [r7, #28]
  return result;
 800447c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800447e:	fab3 f383 	clz	r3, r3
 8004482:	b2db      	uxtb	r3, r3
 8004484:	095b      	lsrs	r3, r3, #5
 8004486:	b2db      	uxtb	r3, r3
 8004488:	f043 0302 	orr.w	r3, r3, #2
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d108      	bne.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004492:	4b01      	ldr	r3, [pc, #4]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	e00d      	b.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004498:	40021000 	.word	0x40021000
 800449c:	40007000 	.word	0x40007000
 80044a0:	10908100 	.word	0x10908100
 80044a4:	2302      	movs	r3, #2
 80044a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	fa93 f3a3 	rbit	r3, r3
 80044ae:	617b      	str	r3, [r7, #20]
 80044b0:	4b78      	ldr	r3, [pc, #480]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b4:	2202      	movs	r2, #2
 80044b6:	613a      	str	r2, [r7, #16]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	fa92 f2a2 	rbit	r2, r2
 80044be:	60fa      	str	r2, [r7, #12]
  return result;
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	fab2 f282 	clz	r2, r2
 80044c6:	b2d2      	uxtb	r2, r2
 80044c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	f002 021f 	and.w	r2, r2, #31
 80044d2:	2101      	movs	r1, #1
 80044d4:	fa01 f202 	lsl.w	r2, r1, r2
 80044d8:	4013      	ands	r3, r2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d0b7      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80044de:	4b6d      	ldr	r3, [pc, #436]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	496a      	ldr	r1, [pc, #424]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d105      	bne.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f8:	4b66      	ldr	r3, [pc, #408]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044fa:	69db      	ldr	r3, [r3, #28]
 80044fc:	4a65      	ldr	r2, [pc, #404]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004502:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004510:	4b60      	ldr	r3, [pc, #384]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004514:	f023 0203 	bic.w	r2, r3, #3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	495d      	ldr	r1, [pc, #372]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800451e:	4313      	orrs	r3, r2
 8004520:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d008      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800452e:	4b59      	ldr	r3, [pc, #356]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004532:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	4956      	ldr	r1, [pc, #344]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800453c:	4313      	orrs	r3, r2
 800453e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b00      	cmp	r3, #0
 800454a:	d008      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800454c:	4b51      	ldr	r3, [pc, #324]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800454e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004550:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	494e      	ldr	r1, [pc, #312]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800455a:	4313      	orrs	r3, r2
 800455c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0320 	and.w	r3, r3, #32
 8004566:	2b00      	cmp	r3, #0
 8004568:	d008      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800456a:	4b4a      	ldr	r3, [pc, #296]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800456c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456e:	f023 0210 	bic.w	r2, r3, #16
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	4947      	ldr	r1, [pc, #284]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004578:	4313      	orrs	r3, r2
 800457a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d008      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004588:	4b42      	ldr	r3, [pc, #264]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004594:	493f      	ldr	r1, [pc, #252]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004596:	4313      	orrs	r3, r2
 8004598:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d008      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045a6:	4b3b      	ldr	r3, [pc, #236]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045aa:	f023 0220 	bic.w	r2, r3, #32
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	4938      	ldr	r1, [pc, #224]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0308 	and.w	r3, r3, #8
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d008      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045c4:	4b33      	ldr	r3, [pc, #204]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	4930      	ldr	r1, [pc, #192]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0310 	and.w	r3, r3, #16
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d008      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045e2:	4b2c      	ldr	r3, [pc, #176]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	4929      	ldr	r1, [pc, #164]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d008      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004600:	4b24      	ldr	r3, [pc, #144]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	4921      	ldr	r1, [pc, #132]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800460e:	4313      	orrs	r3, r2
 8004610:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800461a:	2b00      	cmp	r3, #0
 800461c:	d008      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800461e:	4b1d      	ldr	r3, [pc, #116]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004622:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462a:	491a      	ldr	r1, [pc, #104]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800462c:	4313      	orrs	r3, r2
 800462e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004638:	2b00      	cmp	r3, #0
 800463a:	d008      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800463c:	4b15      	ldr	r3, [pc, #84]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800463e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004640:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004648:	4912      	ldr	r1, [pc, #72]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800464a:	4313      	orrs	r3, r2
 800464c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d008      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800465a:	4b0e      	ldr	r3, [pc, #56]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800465c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004666:	490b      	ldr	r1, [pc, #44]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004668:	4313      	orrs	r3, r2
 800466a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d008      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004678:	4b06      	ldr	r3, [pc, #24]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800467a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004684:	4903      	ldr	r1, [pc, #12]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004686:	4313      	orrs	r3, r2
 8004688:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800468a:	2300      	movs	r3, #0
}
 800468c:	4618      	mov	r0, r3
 800468e:	3748      	adds	r7, #72	; 0x48
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	40021000 	.word	0x40021000

08004698 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e09d      	b.n	80047e6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d108      	bne.n	80046c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ba:	d009      	beq.n	80046d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	61da      	str	r2, [r3, #28]
 80046c2:	e005      	b.n	80046d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d106      	bne.n	80046f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7fd f816 	bl	800171c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2202      	movs	r2, #2
 80046f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004706:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004710:	d902      	bls.n	8004718 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004712:	2300      	movs	r3, #0
 8004714:	60fb      	str	r3, [r7, #12]
 8004716:	e002      	b.n	800471e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004718:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800471c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004726:	d007      	beq.n	8004738 <HAL_SPI_Init+0xa0>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004730:	d002      	beq.n	8004738 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004748:	431a      	orrs	r2, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	431a      	orrs	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	f003 0301 	and.w	r3, r3, #1
 800475c:	431a      	orrs	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004766:	431a      	orrs	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	69db      	ldr	r3, [r3, #28]
 800476c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004770:	431a      	orrs	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800477a:	ea42 0103 	orr.w	r1, r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004782:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	430a      	orrs	r2, r1
 800478c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	0c1b      	lsrs	r3, r3, #16
 8004794:	f003 0204 	and.w	r2, r3, #4
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479c:	f003 0310 	and.w	r3, r3, #16
 80047a0:	431a      	orrs	r2, r3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047a6:	f003 0308 	and.w	r3, r3, #8
 80047aa:	431a      	orrs	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80047b4:	ea42 0103 	orr.w	r1, r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	69da      	ldr	r2, [r3, #28]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80047e4:	2300      	movs	r3, #0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3710      	adds	r7, #16
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	b082      	sub	sp, #8
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e049      	b.n	8004894 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d106      	bne.n	800481a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7fc ffc3 	bl	80017a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2202      	movs	r2, #2
 800481e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	3304      	adds	r3, #4
 800482a:	4619      	mov	r1, r3
 800482c:	4610      	mov	r0, r2
 800482e:	f000 ff37 	bl	80056a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2201      	movs	r2, #1
 800483e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2201      	movs	r2, #1
 800484e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3708      	adds	r7, #8
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e049      	b.n	8004942 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d106      	bne.n	80048c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7fc ffb8 	bl	8001838 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3304      	adds	r3, #4
 80048d8:	4619      	mov	r1, r3
 80048da:	4610      	mov	r0, r2
 80048dc:	f000 fee0 	bl	80056a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d109      	bne.n	8004970 <HAL_TIM_PWM_Start+0x24>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b01      	cmp	r3, #1
 8004966:	bf14      	ite	ne
 8004968:	2301      	movne	r3, #1
 800496a:	2300      	moveq	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	e03c      	b.n	80049ea <HAL_TIM_PWM_Start+0x9e>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	2b04      	cmp	r3, #4
 8004974:	d109      	bne.n	800498a <HAL_TIM_PWM_Start+0x3e>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b01      	cmp	r3, #1
 8004980:	bf14      	ite	ne
 8004982:	2301      	movne	r3, #1
 8004984:	2300      	moveq	r3, #0
 8004986:	b2db      	uxtb	r3, r3
 8004988:	e02f      	b.n	80049ea <HAL_TIM_PWM_Start+0x9e>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b08      	cmp	r3, #8
 800498e:	d109      	bne.n	80049a4 <HAL_TIM_PWM_Start+0x58>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	bf14      	ite	ne
 800499c:	2301      	movne	r3, #1
 800499e:	2300      	moveq	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	e022      	b.n	80049ea <HAL_TIM_PWM_Start+0x9e>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	2b0c      	cmp	r3, #12
 80049a8:	d109      	bne.n	80049be <HAL_TIM_PWM_Start+0x72>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	bf14      	ite	ne
 80049b6:	2301      	movne	r3, #1
 80049b8:	2300      	moveq	r3, #0
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	e015      	b.n	80049ea <HAL_TIM_PWM_Start+0x9e>
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b10      	cmp	r3, #16
 80049c2:	d109      	bne.n	80049d8 <HAL_TIM_PWM_Start+0x8c>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	bf14      	ite	ne
 80049d0:	2301      	movne	r3, #1
 80049d2:	2300      	moveq	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	e008      	b.n	80049ea <HAL_TIM_PWM_Start+0x9e>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	bf14      	ite	ne
 80049e4:	2301      	movne	r3, #1
 80049e6:	2300      	moveq	r3, #0
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e097      	b.n	8004b22 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d104      	bne.n	8004a02 <HAL_TIM_PWM_Start+0xb6>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a00:	e023      	b.n	8004a4a <HAL_TIM_PWM_Start+0xfe>
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b04      	cmp	r3, #4
 8004a06:	d104      	bne.n	8004a12 <HAL_TIM_PWM_Start+0xc6>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a10:	e01b      	b.n	8004a4a <HAL_TIM_PWM_Start+0xfe>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d104      	bne.n	8004a22 <HAL_TIM_PWM_Start+0xd6>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a20:	e013      	b.n	8004a4a <HAL_TIM_PWM_Start+0xfe>
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	2b0c      	cmp	r3, #12
 8004a26:	d104      	bne.n	8004a32 <HAL_TIM_PWM_Start+0xe6>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a30:	e00b      	b.n	8004a4a <HAL_TIM_PWM_Start+0xfe>
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b10      	cmp	r3, #16
 8004a36:	d104      	bne.n	8004a42 <HAL_TIM_PWM_Start+0xf6>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a40:	e003      	b.n	8004a4a <HAL_TIM_PWM_Start+0xfe>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2202      	movs	r2, #2
 8004a46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	6839      	ldr	r1, [r7, #0]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f001 fb42 	bl	80060dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a33      	ldr	r2, [pc, #204]	; (8004b2c <HAL_TIM_PWM_Start+0x1e0>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d013      	beq.n	8004a8a <HAL_TIM_PWM_Start+0x13e>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a32      	ldr	r2, [pc, #200]	; (8004b30 <HAL_TIM_PWM_Start+0x1e4>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d00e      	beq.n	8004a8a <HAL_TIM_PWM_Start+0x13e>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a30      	ldr	r2, [pc, #192]	; (8004b34 <HAL_TIM_PWM_Start+0x1e8>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d009      	beq.n	8004a8a <HAL_TIM_PWM_Start+0x13e>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a2f      	ldr	r2, [pc, #188]	; (8004b38 <HAL_TIM_PWM_Start+0x1ec>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d004      	beq.n	8004a8a <HAL_TIM_PWM_Start+0x13e>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a2d      	ldr	r2, [pc, #180]	; (8004b3c <HAL_TIM_PWM_Start+0x1f0>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d101      	bne.n	8004a8e <HAL_TIM_PWM_Start+0x142>
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e000      	b.n	8004a90 <HAL_TIM_PWM_Start+0x144>
 8004a8e:	2300      	movs	r3, #0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d007      	beq.n	8004aa4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004aa2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a20      	ldr	r2, [pc, #128]	; (8004b2c <HAL_TIM_PWM_Start+0x1e0>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d018      	beq.n	8004ae0 <HAL_TIM_PWM_Start+0x194>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab6:	d013      	beq.n	8004ae0 <HAL_TIM_PWM_Start+0x194>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a20      	ldr	r2, [pc, #128]	; (8004b40 <HAL_TIM_PWM_Start+0x1f4>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d00e      	beq.n	8004ae0 <HAL_TIM_PWM_Start+0x194>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a1f      	ldr	r2, [pc, #124]	; (8004b44 <HAL_TIM_PWM_Start+0x1f8>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d009      	beq.n	8004ae0 <HAL_TIM_PWM_Start+0x194>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a17      	ldr	r2, [pc, #92]	; (8004b30 <HAL_TIM_PWM_Start+0x1e4>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d004      	beq.n	8004ae0 <HAL_TIM_PWM_Start+0x194>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a16      	ldr	r2, [pc, #88]	; (8004b34 <HAL_TIM_PWM_Start+0x1e8>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d115      	bne.n	8004b0c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689a      	ldr	r2, [r3, #8]
 8004ae6:	4b18      	ldr	r3, [pc, #96]	; (8004b48 <HAL_TIM_PWM_Start+0x1fc>)
 8004ae8:	4013      	ands	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2b06      	cmp	r3, #6
 8004af0:	d015      	beq.n	8004b1e <HAL_TIM_PWM_Start+0x1d2>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004af8:	d011      	beq.n	8004b1e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f042 0201 	orr.w	r2, r2, #1
 8004b08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b0a:	e008      	b.n	8004b1e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f042 0201 	orr.w	r2, r2, #1
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	e000      	b.n	8004b20 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b1e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	40012c00 	.word	0x40012c00
 8004b30:	40013400 	.word	0x40013400
 8004b34:	40014000 	.word	0x40014000
 8004b38:	40014400 	.word	0x40014400
 8004b3c:	40014800 	.word	0x40014800
 8004b40:	40000400 	.word	0x40000400
 8004b44:	40000800 	.word	0x40000800
 8004b48:	00010007 	.word	0x00010007

08004b4c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e049      	b.n	8004bf2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d106      	bne.n	8004b78 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f841 	bl	8004bfa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	3304      	adds	r3, #4
 8004b88:	4619      	mov	r1, r3
 8004b8a:	4610      	mov	r0, r2
 8004b8c:	f000 fd88 	bl	80056a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b083      	sub	sp, #12
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004c02:	bf00      	nop
 8004c04:	370c      	adds	r7, #12
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
	...

08004c10 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d104      	bne.n	8004c2e <HAL_TIM_IC_Start_IT+0x1e>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	e023      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x66>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	2b04      	cmp	r3, #4
 8004c32:	d104      	bne.n	8004c3e <HAL_TIM_IC_Start_IT+0x2e>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	e01b      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x66>
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	2b08      	cmp	r3, #8
 8004c42:	d104      	bne.n	8004c4e <HAL_TIM_IC_Start_IT+0x3e>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	e013      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x66>
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	2b0c      	cmp	r3, #12
 8004c52:	d104      	bne.n	8004c5e <HAL_TIM_IC_Start_IT+0x4e>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	e00b      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x66>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	2b10      	cmp	r3, #16
 8004c62:	d104      	bne.n	8004c6e <HAL_TIM_IC_Start_IT+0x5e>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	e003      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x66>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d104      	bne.n	8004c88 <HAL_TIM_IC_Start_IT+0x78>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	e013      	b.n	8004cb0 <HAL_TIM_IC_Start_IT+0xa0>
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	2b04      	cmp	r3, #4
 8004c8c:	d104      	bne.n	8004c98 <HAL_TIM_IC_Start_IT+0x88>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	e00b      	b.n	8004cb0 <HAL_TIM_IC_Start_IT+0xa0>
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	2b08      	cmp	r3, #8
 8004c9c:	d104      	bne.n	8004ca8 <HAL_TIM_IC_Start_IT+0x98>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	e003      	b.n	8004cb0 <HAL_TIM_IC_Start_IT+0xa0>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004cb2:	7bbb      	ldrb	r3, [r7, #14]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d102      	bne.n	8004cbe <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004cb8:	7b7b      	ldrb	r3, [r7, #13]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d001      	beq.n	8004cc2 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e0d8      	b.n	8004e74 <HAL_TIM_IC_Start_IT+0x264>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d104      	bne.n	8004cd2 <HAL_TIM_IC_Start_IT+0xc2>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cd0:	e023      	b.n	8004d1a <HAL_TIM_IC_Start_IT+0x10a>
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2b04      	cmp	r3, #4
 8004cd6:	d104      	bne.n	8004ce2 <HAL_TIM_IC_Start_IT+0xd2>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2202      	movs	r2, #2
 8004cdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ce0:	e01b      	b.n	8004d1a <HAL_TIM_IC_Start_IT+0x10a>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	2b08      	cmp	r3, #8
 8004ce6:	d104      	bne.n	8004cf2 <HAL_TIM_IC_Start_IT+0xe2>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cf0:	e013      	b.n	8004d1a <HAL_TIM_IC_Start_IT+0x10a>
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	2b0c      	cmp	r3, #12
 8004cf6:	d104      	bne.n	8004d02 <HAL_TIM_IC_Start_IT+0xf2>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d00:	e00b      	b.n	8004d1a <HAL_TIM_IC_Start_IT+0x10a>
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b10      	cmp	r3, #16
 8004d06:	d104      	bne.n	8004d12 <HAL_TIM_IC_Start_IT+0x102>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d10:	e003      	b.n	8004d1a <HAL_TIM_IC_Start_IT+0x10a>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2202      	movs	r2, #2
 8004d16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d104      	bne.n	8004d2a <HAL_TIM_IC_Start_IT+0x11a>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d28:	e013      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x142>
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d104      	bne.n	8004d3a <HAL_TIM_IC_Start_IT+0x12a>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d38:	e00b      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x142>
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d104      	bne.n	8004d4a <HAL_TIM_IC_Start_IT+0x13a>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004d48:	e003      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x142>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	2b0c      	cmp	r3, #12
 8004d56:	d841      	bhi.n	8004ddc <HAL_TIM_IC_Start_IT+0x1cc>
 8004d58:	a201      	add	r2, pc, #4	; (adr r2, 8004d60 <HAL_TIM_IC_Start_IT+0x150>)
 8004d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d5e:	bf00      	nop
 8004d60:	08004d95 	.word	0x08004d95
 8004d64:	08004ddd 	.word	0x08004ddd
 8004d68:	08004ddd 	.word	0x08004ddd
 8004d6c:	08004ddd 	.word	0x08004ddd
 8004d70:	08004da7 	.word	0x08004da7
 8004d74:	08004ddd 	.word	0x08004ddd
 8004d78:	08004ddd 	.word	0x08004ddd
 8004d7c:	08004ddd 	.word	0x08004ddd
 8004d80:	08004db9 	.word	0x08004db9
 8004d84:	08004ddd 	.word	0x08004ddd
 8004d88:	08004ddd 	.word	0x08004ddd
 8004d8c:	08004ddd 	.word	0x08004ddd
 8004d90:	08004dcb 	.word	0x08004dcb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f042 0202 	orr.w	r2, r2, #2
 8004da2:	60da      	str	r2, [r3, #12]
      break;
 8004da4:	e01d      	b.n	8004de2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68da      	ldr	r2, [r3, #12]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 0204 	orr.w	r2, r2, #4
 8004db4:	60da      	str	r2, [r3, #12]
      break;
 8004db6:	e014      	b.n	8004de2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68da      	ldr	r2, [r3, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0208 	orr.w	r2, r2, #8
 8004dc6:	60da      	str	r2, [r3, #12]
      break;
 8004dc8:	e00b      	b.n	8004de2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68da      	ldr	r2, [r3, #12]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f042 0210 	orr.w	r2, r2, #16
 8004dd8:	60da      	str	r2, [r3, #12]
      break;
 8004dda:	e002      	b.n	8004de2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	73fb      	strb	r3, [r7, #15]
      break;
 8004de0:	bf00      	nop
  }

  if (status == HAL_OK)
 8004de2:	7bfb      	ldrb	r3, [r7, #15]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d144      	bne.n	8004e72 <HAL_TIM_IC_Start_IT+0x262>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2201      	movs	r2, #1
 8004dee:	6839      	ldr	r1, [r7, #0]
 8004df0:	4618      	mov	r0, r3
 8004df2:	f001 f973 	bl	80060dc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a20      	ldr	r2, [pc, #128]	; (8004e7c <HAL_TIM_IC_Start_IT+0x26c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d018      	beq.n	8004e32 <HAL_TIM_IC_Start_IT+0x222>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e08:	d013      	beq.n	8004e32 <HAL_TIM_IC_Start_IT+0x222>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a1c      	ldr	r2, [pc, #112]	; (8004e80 <HAL_TIM_IC_Start_IT+0x270>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00e      	beq.n	8004e32 <HAL_TIM_IC_Start_IT+0x222>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a1a      	ldr	r2, [pc, #104]	; (8004e84 <HAL_TIM_IC_Start_IT+0x274>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d009      	beq.n	8004e32 <HAL_TIM_IC_Start_IT+0x222>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a19      	ldr	r2, [pc, #100]	; (8004e88 <HAL_TIM_IC_Start_IT+0x278>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d004      	beq.n	8004e32 <HAL_TIM_IC_Start_IT+0x222>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a17      	ldr	r2, [pc, #92]	; (8004e8c <HAL_TIM_IC_Start_IT+0x27c>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d115      	bne.n	8004e5e <HAL_TIM_IC_Start_IT+0x24e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	689a      	ldr	r2, [r3, #8]
 8004e38:	4b15      	ldr	r3, [pc, #84]	; (8004e90 <HAL_TIM_IC_Start_IT+0x280>)
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	2b06      	cmp	r3, #6
 8004e42:	d015      	beq.n	8004e70 <HAL_TIM_IC_Start_IT+0x260>
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e4a:	d011      	beq.n	8004e70 <HAL_TIM_IC_Start_IT+0x260>
      {
        __HAL_TIM_ENABLE(htim);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f042 0201 	orr.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e5c:	e008      	b.n	8004e70 <HAL_TIM_IC_Start_IT+0x260>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0201 	orr.w	r2, r2, #1
 8004e6c:	601a      	str	r2, [r3, #0]
 8004e6e:	e000      	b.n	8004e72 <HAL_TIM_IC_Start_IT+0x262>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e70:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	40012c00 	.word	0x40012c00
 8004e80:	40000400 	.word	0x40000400
 8004e84:	40000800 	.word	0x40000800
 8004e88:	40013400 	.word	0x40013400
 8004e8c:	40014000 	.word	0x40014000
 8004e90:	00010007 	.word	0x00010007

08004e94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d122      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d11b      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f06f 0202 	mvn.w	r2, #2
 8004ec0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	f003 0303 	and.w	r3, r3, #3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f7fb fe78 	bl	8000bcc <HAL_TIM_IC_CaptureCallback>
 8004edc:	e005      	b.n	8004eea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fbc0 	bl	8005664 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f000 fbc7 	bl	8005678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f003 0304 	and.w	r3, r3, #4
 8004efa:	2b04      	cmp	r3, #4
 8004efc:	d122      	bne.n	8004f44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b04      	cmp	r3, #4
 8004f0a:	d11b      	bne.n	8004f44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0204 	mvn.w	r2, #4
 8004f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2202      	movs	r2, #2
 8004f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fb fe4e 	bl	8000bcc <HAL_TIM_IC_CaptureCallback>
 8004f30:	e005      	b.n	8004f3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 fb96 	bl	8005664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 fb9d 	bl	8005678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	f003 0308 	and.w	r3, r3, #8
 8004f4e:	2b08      	cmp	r3, #8
 8004f50:	d122      	bne.n	8004f98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	f003 0308 	and.w	r3, r3, #8
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d11b      	bne.n	8004f98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f06f 0208 	mvn.w	r2, #8
 8004f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2204      	movs	r2, #4
 8004f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	f003 0303 	and.w	r3, r3, #3
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d003      	beq.n	8004f86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7fb fe24 	bl	8000bcc <HAL_TIM_IC_CaptureCallback>
 8004f84:	e005      	b.n	8004f92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 fb6c 	bl	8005664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 fb73 	bl	8005678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	f003 0310 	and.w	r3, r3, #16
 8004fa2:	2b10      	cmp	r3, #16
 8004fa4:	d122      	bne.n	8004fec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f003 0310 	and.w	r3, r3, #16
 8004fb0:	2b10      	cmp	r3, #16
 8004fb2:	d11b      	bne.n	8004fec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f06f 0210 	mvn.w	r2, #16
 8004fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2208      	movs	r2, #8
 8004fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	69db      	ldr	r3, [r3, #28]
 8004fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7fb fdfa 	bl	8000bcc <HAL_TIM_IC_CaptureCallback>
 8004fd8:	e005      	b.n	8004fe6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 fb42 	bl	8005664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f000 fb49 	bl	8005678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d10e      	bne.n	8005018 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b01      	cmp	r3, #1
 8005006:	d107      	bne.n	8005018 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f06f 0201 	mvn.w	r2, #1
 8005010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 fb1c 	bl	8005650 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005022:	2b80      	cmp	r3, #128	; 0x80
 8005024:	d10e      	bne.n	8005044 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005030:	2b80      	cmp	r3, #128	; 0x80
 8005032:	d107      	bne.n	8005044 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800503c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f001 f8fc 	bl	800623c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800504e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005052:	d10e      	bne.n	8005072 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800505e:	2b80      	cmp	r3, #128	; 0x80
 8005060:	d107      	bne.n	8005072 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800506a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f001 f8ef 	bl	8006250 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800507c:	2b40      	cmp	r3, #64	; 0x40
 800507e:	d10e      	bne.n	800509e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800508a:	2b40      	cmp	r3, #64	; 0x40
 800508c:	d107      	bne.n	800509e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005096:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 faf7 	bl	800568c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	f003 0320 	and.w	r3, r3, #32
 80050a8:	2b20      	cmp	r3, #32
 80050aa:	d10e      	bne.n	80050ca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	f003 0320 	and.w	r3, r3, #32
 80050b6:	2b20      	cmp	r3, #32
 80050b8:	d107      	bne.n	80050ca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f06f 0220 	mvn.w	r2, #32
 80050c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f001 f8af 	bl	8006228 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050ca:	bf00      	nop
 80050cc:	3708      	adds	r7, #8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b086      	sub	sp, #24
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	60f8      	str	r0, [r7, #12]
 80050da:	60b9      	str	r1, [r7, #8]
 80050dc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050de:	2300      	movs	r3, #0
 80050e0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d101      	bne.n	80050f0 <HAL_TIM_IC_ConfigChannel+0x1e>
 80050ec:	2302      	movs	r3, #2
 80050ee:	e088      	b.n	8005202 <HAL_TIM_IC_ConfigChannel+0x130>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d11b      	bne.n	8005136 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800510e:	f000 fe2d 	bl	8005d6c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	699a      	ldr	r2, [r3, #24]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 020c 	bic.w	r2, r2, #12
 8005120:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	6999      	ldr	r1, [r3, #24]
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	689a      	ldr	r2, [r3, #8]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	430a      	orrs	r2, r1
 8005132:	619a      	str	r2, [r3, #24]
 8005134:	e060      	b.n	80051f8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2b04      	cmp	r3, #4
 800513a:	d11c      	bne.n	8005176 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800514c:	f000 fea5 	bl	8005e9a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	699a      	ldr	r2, [r3, #24]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800515e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	6999      	ldr	r1, [r3, #24]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	021a      	lsls	r2, r3, #8
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	430a      	orrs	r2, r1
 8005172:	619a      	str	r2, [r3, #24]
 8005174:	e040      	b.n	80051f8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2b08      	cmp	r3, #8
 800517a:	d11b      	bne.n	80051b4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800518c:	f000 fef2 	bl	8005f74 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	69da      	ldr	r2, [r3, #28]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f022 020c 	bic.w	r2, r2, #12
 800519e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	69d9      	ldr	r1, [r3, #28]
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	689a      	ldr	r2, [r3, #8]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	61da      	str	r2, [r3, #28]
 80051b2:	e021      	b.n	80051f8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b0c      	cmp	r3, #12
 80051b8:	d11c      	bne.n	80051f4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80051ca:	f000 ff0f 	bl	8005fec <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	69da      	ldr	r2, [r3, #28]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80051dc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	69d9      	ldr	r1, [r3, #28]
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	021a      	lsls	r2, r3, #8
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	430a      	orrs	r2, r1
 80051f0:	61da      	str	r2, [r3, #28]
 80051f2:	e001      	b.n	80051f8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005200:	7dfb      	ldrb	r3, [r7, #23]
}
 8005202:	4618      	mov	r0, r3
 8005204:	3718      	adds	r7, #24
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
	...

0800520c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005218:	2300      	movs	r3, #0
 800521a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005222:	2b01      	cmp	r3, #1
 8005224:	d101      	bne.n	800522a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005226:	2302      	movs	r3, #2
 8005228:	e0ff      	b.n	800542a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b14      	cmp	r3, #20
 8005236:	f200 80f0 	bhi.w	800541a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800523a:	a201      	add	r2, pc, #4	; (adr r2, 8005240 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800523c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005240:	08005295 	.word	0x08005295
 8005244:	0800541b 	.word	0x0800541b
 8005248:	0800541b 	.word	0x0800541b
 800524c:	0800541b 	.word	0x0800541b
 8005250:	080052d5 	.word	0x080052d5
 8005254:	0800541b 	.word	0x0800541b
 8005258:	0800541b 	.word	0x0800541b
 800525c:	0800541b 	.word	0x0800541b
 8005260:	08005317 	.word	0x08005317
 8005264:	0800541b 	.word	0x0800541b
 8005268:	0800541b 	.word	0x0800541b
 800526c:	0800541b 	.word	0x0800541b
 8005270:	08005357 	.word	0x08005357
 8005274:	0800541b 	.word	0x0800541b
 8005278:	0800541b 	.word	0x0800541b
 800527c:	0800541b 	.word	0x0800541b
 8005280:	08005399 	.word	0x08005399
 8005284:	0800541b 	.word	0x0800541b
 8005288:	0800541b 	.word	0x0800541b
 800528c:	0800541b 	.word	0x0800541b
 8005290:	080053d9 	.word	0x080053d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68b9      	ldr	r1, [r7, #8]
 800529a:	4618      	mov	r0, r3
 800529c:	f000 fa90 	bl	80057c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	699a      	ldr	r2, [r3, #24]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0208 	orr.w	r2, r2, #8
 80052ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	699a      	ldr	r2, [r3, #24]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0204 	bic.w	r2, r2, #4
 80052be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6999      	ldr	r1, [r3, #24]
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	691a      	ldr	r2, [r3, #16]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	430a      	orrs	r2, r1
 80052d0:	619a      	str	r2, [r3, #24]
      break;
 80052d2:	e0a5      	b.n	8005420 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68b9      	ldr	r1, [r7, #8]
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 fb00 	bl	80058e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	699a      	ldr	r2, [r3, #24]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	699a      	ldr	r2, [r3, #24]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	6999      	ldr	r1, [r3, #24]
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	021a      	lsls	r2, r3, #8
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	430a      	orrs	r2, r1
 8005312:	619a      	str	r2, [r3, #24]
      break;
 8005314:	e084      	b.n	8005420 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68b9      	ldr	r1, [r7, #8]
 800531c:	4618      	mov	r0, r3
 800531e:	f000 fb69 	bl	80059f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	69da      	ldr	r2, [r3, #28]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f042 0208 	orr.w	r2, r2, #8
 8005330:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	69da      	ldr	r2, [r3, #28]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0204 	bic.w	r2, r2, #4
 8005340:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	69d9      	ldr	r1, [r3, #28]
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	430a      	orrs	r2, r1
 8005352:	61da      	str	r2, [r3, #28]
      break;
 8005354:	e064      	b.n	8005420 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68b9      	ldr	r1, [r7, #8]
 800535c:	4618      	mov	r0, r3
 800535e:	f000 fbd1 	bl	8005b04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	69da      	ldr	r2, [r3, #28]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005370:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	69da      	ldr	r2, [r3, #28]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005380:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	69d9      	ldr	r1, [r3, #28]
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	021a      	lsls	r2, r3, #8
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	430a      	orrs	r2, r1
 8005394:	61da      	str	r2, [r3, #28]
      break;
 8005396:	e043      	b.n	8005420 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68b9      	ldr	r1, [r7, #8]
 800539e:	4618      	mov	r0, r3
 80053a0:	f000 fc1a 	bl	8005bd8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0208 	orr.w	r2, r2, #8
 80053b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f022 0204 	bic.w	r2, r2, #4
 80053c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	691a      	ldr	r2, [r3, #16]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80053d6:	e023      	b.n	8005420 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68b9      	ldr	r1, [r7, #8]
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 fc5e 	bl	8005ca0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005402:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	021a      	lsls	r2, r3, #8
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005418:	e002      	b.n	8005420 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	75fb      	strb	r3, [r7, #23]
      break;
 800541e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005428:	7dfb      	ldrb	r3, [r7, #23]
}
 800542a:	4618      	mov	r0, r3
 800542c:	3718      	adds	r7, #24
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop

08005434 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800543e:	2300      	movs	r3, #0
 8005440:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <HAL_TIM_ConfigClockSource+0x1c>
 800544c:	2302      	movs	r3, #2
 800544e:	e0b6      	b.n	80055be <HAL_TIM_ConfigClockSource+0x18a>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800546e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005472:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800547a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68ba      	ldr	r2, [r7, #8]
 8005482:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800548c:	d03e      	beq.n	800550c <HAL_TIM_ConfigClockSource+0xd8>
 800548e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005492:	f200 8087 	bhi.w	80055a4 <HAL_TIM_ConfigClockSource+0x170>
 8005496:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800549a:	f000 8086 	beq.w	80055aa <HAL_TIM_ConfigClockSource+0x176>
 800549e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054a2:	d87f      	bhi.n	80055a4 <HAL_TIM_ConfigClockSource+0x170>
 80054a4:	2b70      	cmp	r3, #112	; 0x70
 80054a6:	d01a      	beq.n	80054de <HAL_TIM_ConfigClockSource+0xaa>
 80054a8:	2b70      	cmp	r3, #112	; 0x70
 80054aa:	d87b      	bhi.n	80055a4 <HAL_TIM_ConfigClockSource+0x170>
 80054ac:	2b60      	cmp	r3, #96	; 0x60
 80054ae:	d050      	beq.n	8005552 <HAL_TIM_ConfigClockSource+0x11e>
 80054b0:	2b60      	cmp	r3, #96	; 0x60
 80054b2:	d877      	bhi.n	80055a4 <HAL_TIM_ConfigClockSource+0x170>
 80054b4:	2b50      	cmp	r3, #80	; 0x50
 80054b6:	d03c      	beq.n	8005532 <HAL_TIM_ConfigClockSource+0xfe>
 80054b8:	2b50      	cmp	r3, #80	; 0x50
 80054ba:	d873      	bhi.n	80055a4 <HAL_TIM_ConfigClockSource+0x170>
 80054bc:	2b40      	cmp	r3, #64	; 0x40
 80054be:	d058      	beq.n	8005572 <HAL_TIM_ConfigClockSource+0x13e>
 80054c0:	2b40      	cmp	r3, #64	; 0x40
 80054c2:	d86f      	bhi.n	80055a4 <HAL_TIM_ConfigClockSource+0x170>
 80054c4:	2b30      	cmp	r3, #48	; 0x30
 80054c6:	d064      	beq.n	8005592 <HAL_TIM_ConfigClockSource+0x15e>
 80054c8:	2b30      	cmp	r3, #48	; 0x30
 80054ca:	d86b      	bhi.n	80055a4 <HAL_TIM_ConfigClockSource+0x170>
 80054cc:	2b20      	cmp	r3, #32
 80054ce:	d060      	beq.n	8005592 <HAL_TIM_ConfigClockSource+0x15e>
 80054d0:	2b20      	cmp	r3, #32
 80054d2:	d867      	bhi.n	80055a4 <HAL_TIM_ConfigClockSource+0x170>
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d05c      	beq.n	8005592 <HAL_TIM_ConfigClockSource+0x15e>
 80054d8:	2b10      	cmp	r3, #16
 80054da:	d05a      	beq.n	8005592 <HAL_TIM_ConfigClockSource+0x15e>
 80054dc:	e062      	b.n	80055a4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054ee:	f000 fdd5 	bl	800609c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005500:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68ba      	ldr	r2, [r7, #8]
 8005508:	609a      	str	r2, [r3, #8]
      break;
 800550a:	e04f      	b.n	80055ac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800551c:	f000 fdbe 	bl	800609c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	689a      	ldr	r2, [r3, #8]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800552e:	609a      	str	r2, [r3, #8]
      break;
 8005530:	e03c      	b.n	80055ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800553e:	461a      	mov	r2, r3
 8005540:	f000 fc7c 	bl	8005e3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2150      	movs	r1, #80	; 0x50
 800554a:	4618      	mov	r0, r3
 800554c:	f000 fd8b 	bl	8006066 <TIM_ITRx_SetConfig>
      break;
 8005550:	e02c      	b.n	80055ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800555e:	461a      	mov	r2, r3
 8005560:	f000 fcd8 	bl	8005f14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2160      	movs	r1, #96	; 0x60
 800556a:	4618      	mov	r0, r3
 800556c:	f000 fd7b 	bl	8006066 <TIM_ITRx_SetConfig>
      break;
 8005570:	e01c      	b.n	80055ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800557e:	461a      	mov	r2, r3
 8005580:	f000 fc5c 	bl	8005e3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2140      	movs	r1, #64	; 0x40
 800558a:	4618      	mov	r0, r3
 800558c:	f000 fd6b 	bl	8006066 <TIM_ITRx_SetConfig>
      break;
 8005590:	e00c      	b.n	80055ac <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4619      	mov	r1, r3
 800559c:	4610      	mov	r0, r2
 800559e:	f000 fd62 	bl	8006066 <TIM_ITRx_SetConfig>
      break;
 80055a2:	e003      	b.n	80055ac <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	73fb      	strb	r3, [r7, #15]
      break;
 80055a8:	e000      	b.n	80055ac <HAL_TIM_ConfigClockSource+0x178>
      break;
 80055aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3710      	adds	r7, #16
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
	...

080055c8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b085      	sub	sp, #20
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	2b0c      	cmp	r3, #12
 80055da:	d831      	bhi.n	8005640 <HAL_TIM_ReadCapturedValue+0x78>
 80055dc:	a201      	add	r2, pc, #4	; (adr r2, 80055e4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80055de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e2:	bf00      	nop
 80055e4:	08005619 	.word	0x08005619
 80055e8:	08005641 	.word	0x08005641
 80055ec:	08005641 	.word	0x08005641
 80055f0:	08005641 	.word	0x08005641
 80055f4:	08005623 	.word	0x08005623
 80055f8:	08005641 	.word	0x08005641
 80055fc:	08005641 	.word	0x08005641
 8005600:	08005641 	.word	0x08005641
 8005604:	0800562d 	.word	0x0800562d
 8005608:	08005641 	.word	0x08005641
 800560c:	08005641 	.word	0x08005641
 8005610:	08005641 	.word	0x08005641
 8005614:	08005637 	.word	0x08005637
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800561e:	60fb      	str	r3, [r7, #12]

      break;
 8005620:	e00f      	b.n	8005642 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005628:	60fb      	str	r3, [r7, #12]

      break;
 800562a:	e00a      	b.n	8005642 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005632:	60fb      	str	r3, [r7, #12]

      break;
 8005634:	e005      	b.n	8005642 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	60fb      	str	r3, [r7, #12]

      break;
 800563e:	e000      	b.n	8005642 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005640:	bf00      	nop
  }

  return tmpreg;
 8005642:	68fb      	ldr	r3, [r7, #12]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005658:	bf00      	nop
 800565a:	370c      	adds	r7, #12
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800566c:	bf00      	nop
 800566e:	370c      	adds	r7, #12
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005694:	bf00      	nop
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a3c      	ldr	r2, [pc, #240]	; (80057a4 <TIM_Base_SetConfig+0x104>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d00f      	beq.n	80056d8 <TIM_Base_SetConfig+0x38>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056be:	d00b      	beq.n	80056d8 <TIM_Base_SetConfig+0x38>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a39      	ldr	r2, [pc, #228]	; (80057a8 <TIM_Base_SetConfig+0x108>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d007      	beq.n	80056d8 <TIM_Base_SetConfig+0x38>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a38      	ldr	r2, [pc, #224]	; (80057ac <TIM_Base_SetConfig+0x10c>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d003      	beq.n	80056d8 <TIM_Base_SetConfig+0x38>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a37      	ldr	r2, [pc, #220]	; (80057b0 <TIM_Base_SetConfig+0x110>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d108      	bne.n	80056ea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	68fa      	ldr	r2, [r7, #12]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a2d      	ldr	r2, [pc, #180]	; (80057a4 <TIM_Base_SetConfig+0x104>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d01b      	beq.n	800572a <TIM_Base_SetConfig+0x8a>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056f8:	d017      	beq.n	800572a <TIM_Base_SetConfig+0x8a>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a2a      	ldr	r2, [pc, #168]	; (80057a8 <TIM_Base_SetConfig+0x108>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d013      	beq.n	800572a <TIM_Base_SetConfig+0x8a>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a29      	ldr	r2, [pc, #164]	; (80057ac <TIM_Base_SetConfig+0x10c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d00f      	beq.n	800572a <TIM_Base_SetConfig+0x8a>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a28      	ldr	r2, [pc, #160]	; (80057b0 <TIM_Base_SetConfig+0x110>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d00b      	beq.n	800572a <TIM_Base_SetConfig+0x8a>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a27      	ldr	r2, [pc, #156]	; (80057b4 <TIM_Base_SetConfig+0x114>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d007      	beq.n	800572a <TIM_Base_SetConfig+0x8a>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a26      	ldr	r2, [pc, #152]	; (80057b8 <TIM_Base_SetConfig+0x118>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d003      	beq.n	800572a <TIM_Base_SetConfig+0x8a>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a25      	ldr	r2, [pc, #148]	; (80057bc <TIM_Base_SetConfig+0x11c>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d108      	bne.n	800573c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005730:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	4313      	orrs	r3, r2
 800573a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	4313      	orrs	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a10      	ldr	r2, [pc, #64]	; (80057a4 <TIM_Base_SetConfig+0x104>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d00f      	beq.n	8005788 <TIM_Base_SetConfig+0xe8>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a11      	ldr	r2, [pc, #68]	; (80057b0 <TIM_Base_SetConfig+0x110>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d00b      	beq.n	8005788 <TIM_Base_SetConfig+0xe8>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a10      	ldr	r2, [pc, #64]	; (80057b4 <TIM_Base_SetConfig+0x114>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d007      	beq.n	8005788 <TIM_Base_SetConfig+0xe8>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a0f      	ldr	r2, [pc, #60]	; (80057b8 <TIM_Base_SetConfig+0x118>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d003      	beq.n	8005788 <TIM_Base_SetConfig+0xe8>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a0e      	ldr	r2, [pc, #56]	; (80057bc <TIM_Base_SetConfig+0x11c>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d103      	bne.n	8005790 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	691a      	ldr	r2, [r3, #16]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	615a      	str	r2, [r3, #20]
}
 8005796:	bf00      	nop
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	40012c00 	.word	0x40012c00
 80057a8:	40000400 	.word	0x40000400
 80057ac:	40000800 	.word	0x40000800
 80057b0:	40013400 	.word	0x40013400
 80057b4:	40014000 	.word	0x40014000
 80057b8:	40014400 	.word	0x40014400
 80057bc:	40014800 	.word	0x40014800

080057c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b087      	sub	sp, #28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	f023 0201 	bic.w	r2, r3, #1
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 0303 	bic.w	r3, r3, #3
 80057fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	4313      	orrs	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f023 0302 	bic.w	r3, r3, #2
 800580c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	697a      	ldr	r2, [r7, #20]
 8005814:	4313      	orrs	r3, r2
 8005816:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a2c      	ldr	r2, [pc, #176]	; (80058cc <TIM_OC1_SetConfig+0x10c>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d00f      	beq.n	8005840 <TIM_OC1_SetConfig+0x80>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a2b      	ldr	r2, [pc, #172]	; (80058d0 <TIM_OC1_SetConfig+0x110>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d00b      	beq.n	8005840 <TIM_OC1_SetConfig+0x80>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a2a      	ldr	r2, [pc, #168]	; (80058d4 <TIM_OC1_SetConfig+0x114>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d007      	beq.n	8005840 <TIM_OC1_SetConfig+0x80>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a29      	ldr	r2, [pc, #164]	; (80058d8 <TIM_OC1_SetConfig+0x118>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d003      	beq.n	8005840 <TIM_OC1_SetConfig+0x80>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a28      	ldr	r2, [pc, #160]	; (80058dc <TIM_OC1_SetConfig+0x11c>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d10c      	bne.n	800585a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	f023 0308 	bic.w	r3, r3, #8
 8005846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	697a      	ldr	r2, [r7, #20]
 800584e:	4313      	orrs	r3, r2
 8005850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f023 0304 	bic.w	r3, r3, #4
 8005858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a1b      	ldr	r2, [pc, #108]	; (80058cc <TIM_OC1_SetConfig+0x10c>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d00f      	beq.n	8005882 <TIM_OC1_SetConfig+0xc2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a1a      	ldr	r2, [pc, #104]	; (80058d0 <TIM_OC1_SetConfig+0x110>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d00b      	beq.n	8005882 <TIM_OC1_SetConfig+0xc2>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a19      	ldr	r2, [pc, #100]	; (80058d4 <TIM_OC1_SetConfig+0x114>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d007      	beq.n	8005882 <TIM_OC1_SetConfig+0xc2>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a18      	ldr	r2, [pc, #96]	; (80058d8 <TIM_OC1_SetConfig+0x118>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d003      	beq.n	8005882 <TIM_OC1_SetConfig+0xc2>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a17      	ldr	r2, [pc, #92]	; (80058dc <TIM_OC1_SetConfig+0x11c>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d111      	bne.n	80058a6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	621a      	str	r2, [r3, #32]
}
 80058c0:	bf00      	nop
 80058c2:	371c      	adds	r7, #28
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	40012c00 	.word	0x40012c00
 80058d0:	40013400 	.word	0x40013400
 80058d4:	40014000 	.word	0x40014000
 80058d8:	40014400 	.word	0x40014400
 80058dc:	40014800 	.word	0x40014800

080058e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b087      	sub	sp, #28
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a1b      	ldr	r3, [r3, #32]
 80058ee:	f023 0210 	bic.w	r2, r3, #16
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
 80058fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800590e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800591a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	021b      	lsls	r3, r3, #8
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	4313      	orrs	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f023 0320 	bic.w	r3, r3, #32
 800592e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	011b      	lsls	r3, r3, #4
 8005936:	697a      	ldr	r2, [r7, #20]
 8005938:	4313      	orrs	r3, r2
 800593a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a28      	ldr	r2, [pc, #160]	; (80059e0 <TIM_OC2_SetConfig+0x100>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d003      	beq.n	800594c <TIM_OC2_SetConfig+0x6c>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	4a27      	ldr	r2, [pc, #156]	; (80059e4 <TIM_OC2_SetConfig+0x104>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d10d      	bne.n	8005968 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005952:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	011b      	lsls	r3, r3, #4
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	4313      	orrs	r3, r2
 800595e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005966:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a1d      	ldr	r2, [pc, #116]	; (80059e0 <TIM_OC2_SetConfig+0x100>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d00f      	beq.n	8005990 <TIM_OC2_SetConfig+0xb0>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a1c      	ldr	r2, [pc, #112]	; (80059e4 <TIM_OC2_SetConfig+0x104>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d00b      	beq.n	8005990 <TIM_OC2_SetConfig+0xb0>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a1b      	ldr	r2, [pc, #108]	; (80059e8 <TIM_OC2_SetConfig+0x108>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d007      	beq.n	8005990 <TIM_OC2_SetConfig+0xb0>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a1a      	ldr	r2, [pc, #104]	; (80059ec <TIM_OC2_SetConfig+0x10c>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d003      	beq.n	8005990 <TIM_OC2_SetConfig+0xb0>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a19      	ldr	r2, [pc, #100]	; (80059f0 <TIM_OC2_SetConfig+0x110>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d113      	bne.n	80059b8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005996:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800599e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	695b      	ldr	r3, [r3, #20]
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	009b      	lsls	r3, r3, #2
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	693a      	ldr	r2, [r7, #16]
 80059bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	621a      	str	r2, [r3, #32]
}
 80059d2:	bf00      	nop
 80059d4:	371c      	adds	r7, #28
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	40012c00 	.word	0x40012c00
 80059e4:	40013400 	.word	0x40013400
 80059e8:	40014000 	.word	0x40014000
 80059ec:	40014400 	.word	0x40014400
 80059f0:	40014800 	.word	0x40014800

080059f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b087      	sub	sp, #28
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a1b      	ldr	r3, [r3, #32]
 8005a02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	69db      	ldr	r3, [r3, #28]
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f023 0303 	bic.w	r3, r3, #3
 8005a2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	021b      	lsls	r3, r3, #8
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a27      	ldr	r2, [pc, #156]	; (8005af0 <TIM_OC3_SetConfig+0xfc>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d003      	beq.n	8005a5e <TIM_OC3_SetConfig+0x6a>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a26      	ldr	r2, [pc, #152]	; (8005af4 <TIM_OC3_SetConfig+0x100>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d10d      	bne.n	8005a7a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	021b      	lsls	r3, r3, #8
 8005a6c:	697a      	ldr	r2, [r7, #20]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a78:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a1c      	ldr	r2, [pc, #112]	; (8005af0 <TIM_OC3_SetConfig+0xfc>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d00f      	beq.n	8005aa2 <TIM_OC3_SetConfig+0xae>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a1b      	ldr	r2, [pc, #108]	; (8005af4 <TIM_OC3_SetConfig+0x100>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d00b      	beq.n	8005aa2 <TIM_OC3_SetConfig+0xae>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a1a      	ldr	r2, [pc, #104]	; (8005af8 <TIM_OC3_SetConfig+0x104>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d007      	beq.n	8005aa2 <TIM_OC3_SetConfig+0xae>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a19      	ldr	r2, [pc, #100]	; (8005afc <TIM_OC3_SetConfig+0x108>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d003      	beq.n	8005aa2 <TIM_OC3_SetConfig+0xae>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a18      	ldr	r2, [pc, #96]	; (8005b00 <TIM_OC3_SetConfig+0x10c>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d113      	bne.n	8005aca <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005aa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	011b      	lsls	r3, r3, #4
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	011b      	lsls	r3, r3, #4
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	685a      	ldr	r2, [r3, #4]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	621a      	str	r2, [r3, #32]
}
 8005ae4:	bf00      	nop
 8005ae6:	371c      	adds	r7, #28
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	40012c00 	.word	0x40012c00
 8005af4:	40013400 	.word	0x40013400
 8005af8:	40014000 	.word	0x40014000
 8005afc:	40014400 	.word	0x40014400
 8005b00:	40014800 	.word	0x40014800

08005b04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b087      	sub	sp, #28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	69db      	ldr	r3, [r3, #28]
 8005b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	021b      	lsls	r3, r3, #8
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	031b      	lsls	r3, r3, #12
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a18      	ldr	r2, [pc, #96]	; (8005bc4 <TIM_OC4_SetConfig+0xc0>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d00f      	beq.n	8005b88 <TIM_OC4_SetConfig+0x84>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a17      	ldr	r2, [pc, #92]	; (8005bc8 <TIM_OC4_SetConfig+0xc4>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00b      	beq.n	8005b88 <TIM_OC4_SetConfig+0x84>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a16      	ldr	r2, [pc, #88]	; (8005bcc <TIM_OC4_SetConfig+0xc8>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d007      	beq.n	8005b88 <TIM_OC4_SetConfig+0x84>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a15      	ldr	r2, [pc, #84]	; (8005bd0 <TIM_OC4_SetConfig+0xcc>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d003      	beq.n	8005b88 <TIM_OC4_SetConfig+0x84>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a14      	ldr	r2, [pc, #80]	; (8005bd4 <TIM_OC4_SetConfig+0xd0>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d109      	bne.n	8005b9c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	019b      	lsls	r3, r3, #6
 8005b96:	697a      	ldr	r2, [r7, #20]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	621a      	str	r2, [r3, #32]
}
 8005bb6:	bf00      	nop
 8005bb8:	371c      	adds	r7, #28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	40012c00 	.word	0x40012c00
 8005bc8:	40013400 	.word	0x40013400
 8005bcc:	40014000 	.word	0x40014000
 8005bd0:	40014400 	.word	0x40014400
 8005bd4:	40014800 	.word	0x40014800

08005bd8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b087      	sub	sp, #28
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005c1c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	041b      	lsls	r3, r3, #16
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a17      	ldr	r2, [pc, #92]	; (8005c8c <TIM_OC5_SetConfig+0xb4>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d00f      	beq.n	8005c52 <TIM_OC5_SetConfig+0x7a>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a16      	ldr	r2, [pc, #88]	; (8005c90 <TIM_OC5_SetConfig+0xb8>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d00b      	beq.n	8005c52 <TIM_OC5_SetConfig+0x7a>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a15      	ldr	r2, [pc, #84]	; (8005c94 <TIM_OC5_SetConfig+0xbc>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d007      	beq.n	8005c52 <TIM_OC5_SetConfig+0x7a>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a14      	ldr	r2, [pc, #80]	; (8005c98 <TIM_OC5_SetConfig+0xc0>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d003      	beq.n	8005c52 <TIM_OC5_SetConfig+0x7a>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a13      	ldr	r2, [pc, #76]	; (8005c9c <TIM_OC5_SetConfig+0xc4>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d109      	bne.n	8005c66 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c58:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	021b      	lsls	r3, r3, #8
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	697a      	ldr	r2, [r7, #20]
 8005c6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	685a      	ldr	r2, [r3, #4]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	621a      	str	r2, [r3, #32]
}
 8005c80:	bf00      	nop
 8005c82:	371c      	adds	r7, #28
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr
 8005c8c:	40012c00 	.word	0x40012c00
 8005c90:	40013400 	.word	0x40013400
 8005c94:	40014000 	.word	0x40014000
 8005c98:	40014400 	.word	0x40014400
 8005c9c:	40014800 	.word	0x40014800

08005ca0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b087      	sub	sp, #28
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
 8005cba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	021b      	lsls	r3, r3, #8
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005ce6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	051b      	lsls	r3, r3, #20
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4a18      	ldr	r2, [pc, #96]	; (8005d58 <TIM_OC6_SetConfig+0xb8>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d00f      	beq.n	8005d1c <TIM_OC6_SetConfig+0x7c>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a17      	ldr	r2, [pc, #92]	; (8005d5c <TIM_OC6_SetConfig+0xbc>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d00b      	beq.n	8005d1c <TIM_OC6_SetConfig+0x7c>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a16      	ldr	r2, [pc, #88]	; (8005d60 <TIM_OC6_SetConfig+0xc0>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d007      	beq.n	8005d1c <TIM_OC6_SetConfig+0x7c>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a15      	ldr	r2, [pc, #84]	; (8005d64 <TIM_OC6_SetConfig+0xc4>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d003      	beq.n	8005d1c <TIM_OC6_SetConfig+0x7c>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a14      	ldr	r2, [pc, #80]	; (8005d68 <TIM_OC6_SetConfig+0xc8>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d109      	bne.n	8005d30 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d22:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	695b      	ldr	r3, [r3, #20]
 8005d28:	029b      	lsls	r3, r3, #10
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	685a      	ldr	r2, [r3, #4]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	621a      	str	r2, [r3, #32]
}
 8005d4a:	bf00      	nop
 8005d4c:	371c      	adds	r7, #28
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	40012c00 	.word	0x40012c00
 8005d5c:	40013400 	.word	0x40013400
 8005d60:	40014000 	.word	0x40014000
 8005d64:	40014400 	.word	0x40014400
 8005d68:	40014800 	.word	0x40014800

08005d6c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b087      	sub	sp, #28
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	607a      	str	r2, [r7, #4]
 8005d78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	f023 0201 	bic.w	r2, r3, #1
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	4a24      	ldr	r2, [pc, #144]	; (8005e28 <TIM_TI1_SetConfig+0xbc>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d013      	beq.n	8005dc2 <TIM_TI1_SetConfig+0x56>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005da0:	d00f      	beq.n	8005dc2 <TIM_TI1_SetConfig+0x56>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	4a21      	ldr	r2, [pc, #132]	; (8005e2c <TIM_TI1_SetConfig+0xc0>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d00b      	beq.n	8005dc2 <TIM_TI1_SetConfig+0x56>
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4a20      	ldr	r2, [pc, #128]	; (8005e30 <TIM_TI1_SetConfig+0xc4>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d007      	beq.n	8005dc2 <TIM_TI1_SetConfig+0x56>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	4a1f      	ldr	r2, [pc, #124]	; (8005e34 <TIM_TI1_SetConfig+0xc8>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d003      	beq.n	8005dc2 <TIM_TI1_SetConfig+0x56>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	4a1e      	ldr	r2, [pc, #120]	; (8005e38 <TIM_TI1_SetConfig+0xcc>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d101      	bne.n	8005dc6 <TIM_TI1_SetConfig+0x5a>
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e000      	b.n	8005dc8 <TIM_TI1_SetConfig+0x5c>
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d008      	beq.n	8005dde <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	f023 0303 	bic.w	r3, r3, #3
 8005dd2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	617b      	str	r3, [r7, #20]
 8005ddc:	e003      	b.n	8005de6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f043 0301 	orr.w	r3, r3, #1
 8005de4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005dec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	011b      	lsls	r3, r3, #4
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	f023 030a 	bic.w	r3, r3, #10
 8005e00:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	f003 030a 	and.w	r3, r3, #10
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	697a      	ldr	r2, [r7, #20]
 8005e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	621a      	str	r2, [r3, #32]
}
 8005e1a:	bf00      	nop
 8005e1c:	371c      	adds	r7, #28
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop
 8005e28:	40012c00 	.word	0x40012c00
 8005e2c:	40000400 	.word	0x40000400
 8005e30:	40000800 	.word	0x40000800
 8005e34:	40013400 	.word	0x40013400
 8005e38:	40014000 	.word	0x40014000

08005e3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	f023 0201 	bic.w	r2, r3, #1
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	011b      	lsls	r3, r3, #4
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f023 030a 	bic.w	r3, r3, #10
 8005e78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e7a:	697a      	ldr	r2, [r7, #20]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b087      	sub	sp, #28
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	60f8      	str	r0, [r7, #12]
 8005ea2:	60b9      	str	r1, [r7, #8]
 8005ea4:	607a      	str	r2, [r7, #4]
 8005ea6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	f023 0210 	bic.w	r2, r3, #16
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	699b      	ldr	r3, [r3, #24]
 8005eb8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6a1b      	ldr	r3, [r3, #32]
 8005ebe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ec6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	021b      	lsls	r3, r3, #8
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ed8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	031b      	lsls	r3, r3, #12
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	697a      	ldr	r2, [r7, #20]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005eec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	011b      	lsls	r3, r3, #4
 8005ef2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	621a      	str	r2, [r3, #32]
}
 8005f08:	bf00      	nop
 8005f0a:	371c      	adds	r7, #28
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b087      	sub	sp, #28
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6a1b      	ldr	r3, [r3, #32]
 8005f24:	f023 0210 	bic.w	r2, r3, #16
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	699b      	ldr	r3, [r3, #24]
 8005f30:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6a1b      	ldr	r3, [r3, #32]
 8005f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f3e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	031b      	lsls	r3, r3, #12
 8005f44:	697a      	ldr	r2, [r7, #20]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	011b      	lsls	r3, r3, #4
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	697a      	ldr	r2, [r7, #20]
 8005f60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	693a      	ldr	r2, [r7, #16]
 8005f66:	621a      	str	r2, [r3, #32]
}
 8005f68:	bf00      	nop
 8005f6a:	371c      	adds	r7, #28
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b087      	sub	sp, #28
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
 8005f80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6a1b      	ldr	r3, [r3, #32]
 8005f86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	69db      	ldr	r3, [r3, #28]
 8005f92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	f023 0303 	bic.w	r3, r3, #3
 8005fa0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fb0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	011b      	lsls	r3, r3, #4
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005fc4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	021b      	lsls	r3, r3, #8
 8005fca:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	621a      	str	r2, [r3, #32]
}
 8005fe0:	bf00      	nop
 8005fe2:	371c      	adds	r7, #28
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
 8005ff8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	69db      	ldr	r3, [r3, #28]
 800600a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006018:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	021b      	lsls	r3, r3, #8
 800601e:	697a      	ldr	r2, [r7, #20]
 8006020:	4313      	orrs	r3, r2
 8006022:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800602a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	031b      	lsls	r3, r3, #12
 8006030:	b29b      	uxth	r3, r3
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	4313      	orrs	r3, r2
 8006036:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800603e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	031b      	lsls	r3, r3, #12
 8006044:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006048:	693a      	ldr	r2, [r7, #16]
 800604a:	4313      	orrs	r3, r2
 800604c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	697a      	ldr	r2, [r7, #20]
 8006052:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	621a      	str	r2, [r3, #32]
}
 800605a:	bf00      	nop
 800605c:	371c      	adds	r7, #28
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr

08006066 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006066:	b480      	push	{r7}
 8006068:	b085      	sub	sp, #20
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
 800606e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800607c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800607e:	683a      	ldr	r2, [r7, #0]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	4313      	orrs	r3, r2
 8006084:	f043 0307 	orr.w	r3, r3, #7
 8006088:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	609a      	str	r2, [r3, #8]
}
 8006090:	bf00      	nop
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800609c:	b480      	push	{r7}
 800609e:	b087      	sub	sp, #28
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	607a      	str	r2, [r7, #4]
 80060a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	021a      	lsls	r2, r3, #8
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	431a      	orrs	r2, r3
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	609a      	str	r2, [r3, #8]
}
 80060d0:	bf00      	nop
 80060d2:	371c      	adds	r7, #28
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060dc:	b480      	push	{r7}
 80060de:	b087      	sub	sp, #28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	f003 031f 	and.w	r3, r3, #31
 80060ee:	2201      	movs	r2, #1
 80060f0:	fa02 f303 	lsl.w	r3, r2, r3
 80060f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6a1a      	ldr	r2, [r3, #32]
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	43db      	mvns	r3, r3
 80060fe:	401a      	ands	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a1a      	ldr	r2, [r3, #32]
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f003 031f 	and.w	r3, r3, #31
 800610e:	6879      	ldr	r1, [r7, #4]
 8006110:	fa01 f303 	lsl.w	r3, r1, r3
 8006114:	431a      	orrs	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	621a      	str	r2, [r3, #32]
}
 800611a:	bf00      	nop
 800611c:	371c      	adds	r7, #28
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
	...

08006128 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006138:	2b01      	cmp	r3, #1
 800613a:	d101      	bne.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800613c:	2302      	movs	r3, #2
 800613e:	e063      	b.n	8006208 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2202      	movs	r2, #2
 800614c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a2b      	ldr	r2, [pc, #172]	; (8006214 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d004      	beq.n	8006174 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a2a      	ldr	r2, [pc, #168]	; (8006218 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d108      	bne.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800617a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	4313      	orrs	r3, r2
 8006184:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800618c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	4313      	orrs	r3, r2
 8006196:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a1b      	ldr	r2, [pc, #108]	; (8006214 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d018      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061b2:	d013      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a18      	ldr	r2, [pc, #96]	; (800621c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d00e      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a17      	ldr	r2, [pc, #92]	; (8006220 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d009      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a12      	ldr	r2, [pc, #72]	; (8006218 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d004      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a13      	ldr	r2, [pc, #76]	; (8006224 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d10c      	bne.n	80061f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68ba      	ldr	r2, [r7, #8]
 80061f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3714      	adds	r7, #20
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr
 8006214:	40012c00 	.word	0x40012c00
 8006218:	40013400 	.word	0x40013400
 800621c:	40000400 	.word	0x40000400
 8006220:	40000800 	.word	0x40000800
 8006224:	40014000 	.word	0x40014000

08006228 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006230:	bf00      	nop
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr

0800623c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800623c:	b480      	push	{r7}
 800623e:	b083      	sub	sp, #12
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006244:	bf00      	nop
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006258:	bf00      	nop
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006264:	b480      	push	{r7}
 8006266:	b085      	sub	sp, #20
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800626c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006270:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006278:	b29a      	uxth	r2, r3
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	b29b      	uxth	r3, r3
 800627e:	43db      	mvns	r3, r3
 8006280:	b29b      	uxth	r3, r3
 8006282:	4013      	ands	r3, r2
 8006284:	b29a      	uxth	r2, r3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3714      	adds	r7, #20
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr

0800629a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800629a:	b084      	sub	sp, #16
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	f107 0014 	add.w	r0, r7, #20
 80062a8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	370c      	adds	r7, #12
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	b004      	add	sp, #16
 80062da:	4770      	bx	lr

080062dc <siprintf>:
 80062dc:	b40e      	push	{r1, r2, r3}
 80062de:	b500      	push	{lr}
 80062e0:	b09c      	sub	sp, #112	; 0x70
 80062e2:	ab1d      	add	r3, sp, #116	; 0x74
 80062e4:	9002      	str	r0, [sp, #8]
 80062e6:	9006      	str	r0, [sp, #24]
 80062e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80062ec:	4809      	ldr	r0, [pc, #36]	; (8006314 <siprintf+0x38>)
 80062ee:	9107      	str	r1, [sp, #28]
 80062f0:	9104      	str	r1, [sp, #16]
 80062f2:	4909      	ldr	r1, [pc, #36]	; (8006318 <siprintf+0x3c>)
 80062f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80062f8:	9105      	str	r1, [sp, #20]
 80062fa:	6800      	ldr	r0, [r0, #0]
 80062fc:	9301      	str	r3, [sp, #4]
 80062fe:	a902      	add	r1, sp, #8
 8006300:	f000 f89a 	bl	8006438 <_svfiprintf_r>
 8006304:	9b02      	ldr	r3, [sp, #8]
 8006306:	2200      	movs	r2, #0
 8006308:	701a      	strb	r2, [r3, #0]
 800630a:	b01c      	add	sp, #112	; 0x70
 800630c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006310:	b003      	add	sp, #12
 8006312:	4770      	bx	lr
 8006314:	20000090 	.word	0x20000090
 8006318:	ffff0208 	.word	0xffff0208

0800631c <memset>:
 800631c:	4402      	add	r2, r0
 800631e:	4603      	mov	r3, r0
 8006320:	4293      	cmp	r3, r2
 8006322:	d100      	bne.n	8006326 <memset+0xa>
 8006324:	4770      	bx	lr
 8006326:	f803 1b01 	strb.w	r1, [r3], #1
 800632a:	e7f9      	b.n	8006320 <memset+0x4>

0800632c <__errno>:
 800632c:	4b01      	ldr	r3, [pc, #4]	; (8006334 <__errno+0x8>)
 800632e:	6818      	ldr	r0, [r3, #0]
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	20000090 	.word	0x20000090

08006338 <__libc_init_array>:
 8006338:	b570      	push	{r4, r5, r6, lr}
 800633a:	4d0d      	ldr	r5, [pc, #52]	; (8006370 <__libc_init_array+0x38>)
 800633c:	4c0d      	ldr	r4, [pc, #52]	; (8006374 <__libc_init_array+0x3c>)
 800633e:	1b64      	subs	r4, r4, r5
 8006340:	10a4      	asrs	r4, r4, #2
 8006342:	2600      	movs	r6, #0
 8006344:	42a6      	cmp	r6, r4
 8006346:	d109      	bne.n	800635c <__libc_init_array+0x24>
 8006348:	4d0b      	ldr	r5, [pc, #44]	; (8006378 <__libc_init_array+0x40>)
 800634a:	4c0c      	ldr	r4, [pc, #48]	; (800637c <__libc_init_array+0x44>)
 800634c:	f001 fba4 	bl	8007a98 <_init>
 8006350:	1b64      	subs	r4, r4, r5
 8006352:	10a4      	asrs	r4, r4, #2
 8006354:	2600      	movs	r6, #0
 8006356:	42a6      	cmp	r6, r4
 8006358:	d105      	bne.n	8006366 <__libc_init_array+0x2e>
 800635a:	bd70      	pop	{r4, r5, r6, pc}
 800635c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006360:	4798      	blx	r3
 8006362:	3601      	adds	r6, #1
 8006364:	e7ee      	b.n	8006344 <__libc_init_array+0xc>
 8006366:	f855 3b04 	ldr.w	r3, [r5], #4
 800636a:	4798      	blx	r3
 800636c:	3601      	adds	r6, #1
 800636e:	e7f2      	b.n	8006356 <__libc_init_array+0x1e>
 8006370:	08007b78 	.word	0x08007b78
 8006374:	08007b78 	.word	0x08007b78
 8006378:	08007b78 	.word	0x08007b78
 800637c:	08007b7c 	.word	0x08007b7c

08006380 <__retarget_lock_acquire_recursive>:
 8006380:	4770      	bx	lr

08006382 <__retarget_lock_release_recursive>:
 8006382:	4770      	bx	lr

08006384 <__ssputs_r>:
 8006384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006388:	688e      	ldr	r6, [r1, #8]
 800638a:	461f      	mov	r7, r3
 800638c:	42be      	cmp	r6, r7
 800638e:	680b      	ldr	r3, [r1, #0]
 8006390:	4682      	mov	sl, r0
 8006392:	460c      	mov	r4, r1
 8006394:	4690      	mov	r8, r2
 8006396:	d82c      	bhi.n	80063f2 <__ssputs_r+0x6e>
 8006398:	898a      	ldrh	r2, [r1, #12]
 800639a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800639e:	d026      	beq.n	80063ee <__ssputs_r+0x6a>
 80063a0:	6965      	ldr	r5, [r4, #20]
 80063a2:	6909      	ldr	r1, [r1, #16]
 80063a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80063a8:	eba3 0901 	sub.w	r9, r3, r1
 80063ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80063b0:	1c7b      	adds	r3, r7, #1
 80063b2:	444b      	add	r3, r9
 80063b4:	106d      	asrs	r5, r5, #1
 80063b6:	429d      	cmp	r5, r3
 80063b8:	bf38      	it	cc
 80063ba:	461d      	movcc	r5, r3
 80063bc:	0553      	lsls	r3, r2, #21
 80063be:	d527      	bpl.n	8006410 <__ssputs_r+0x8c>
 80063c0:	4629      	mov	r1, r5
 80063c2:	f000 f957 	bl	8006674 <_malloc_r>
 80063c6:	4606      	mov	r6, r0
 80063c8:	b360      	cbz	r0, 8006424 <__ssputs_r+0xa0>
 80063ca:	6921      	ldr	r1, [r4, #16]
 80063cc:	464a      	mov	r2, r9
 80063ce:	f000 fbc7 	bl	8006b60 <memcpy>
 80063d2:	89a3      	ldrh	r3, [r4, #12]
 80063d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80063d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063dc:	81a3      	strh	r3, [r4, #12]
 80063de:	6126      	str	r6, [r4, #16]
 80063e0:	6165      	str	r5, [r4, #20]
 80063e2:	444e      	add	r6, r9
 80063e4:	eba5 0509 	sub.w	r5, r5, r9
 80063e8:	6026      	str	r6, [r4, #0]
 80063ea:	60a5      	str	r5, [r4, #8]
 80063ec:	463e      	mov	r6, r7
 80063ee:	42be      	cmp	r6, r7
 80063f0:	d900      	bls.n	80063f4 <__ssputs_r+0x70>
 80063f2:	463e      	mov	r6, r7
 80063f4:	6820      	ldr	r0, [r4, #0]
 80063f6:	4632      	mov	r2, r6
 80063f8:	4641      	mov	r1, r8
 80063fa:	f000 fb86 	bl	8006b0a <memmove>
 80063fe:	68a3      	ldr	r3, [r4, #8]
 8006400:	1b9b      	subs	r3, r3, r6
 8006402:	60a3      	str	r3, [r4, #8]
 8006404:	6823      	ldr	r3, [r4, #0]
 8006406:	4433      	add	r3, r6
 8006408:	6023      	str	r3, [r4, #0]
 800640a:	2000      	movs	r0, #0
 800640c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006410:	462a      	mov	r2, r5
 8006412:	f000 fb4b 	bl	8006aac <_realloc_r>
 8006416:	4606      	mov	r6, r0
 8006418:	2800      	cmp	r0, #0
 800641a:	d1e0      	bne.n	80063de <__ssputs_r+0x5a>
 800641c:	6921      	ldr	r1, [r4, #16]
 800641e:	4650      	mov	r0, sl
 8006420:	f000 fbac 	bl	8006b7c <_free_r>
 8006424:	230c      	movs	r3, #12
 8006426:	f8ca 3000 	str.w	r3, [sl]
 800642a:	89a3      	ldrh	r3, [r4, #12]
 800642c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006430:	81a3      	strh	r3, [r4, #12]
 8006432:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006436:	e7e9      	b.n	800640c <__ssputs_r+0x88>

08006438 <_svfiprintf_r>:
 8006438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800643c:	4698      	mov	r8, r3
 800643e:	898b      	ldrh	r3, [r1, #12]
 8006440:	061b      	lsls	r3, r3, #24
 8006442:	b09d      	sub	sp, #116	; 0x74
 8006444:	4607      	mov	r7, r0
 8006446:	460d      	mov	r5, r1
 8006448:	4614      	mov	r4, r2
 800644a:	d50e      	bpl.n	800646a <_svfiprintf_r+0x32>
 800644c:	690b      	ldr	r3, [r1, #16]
 800644e:	b963      	cbnz	r3, 800646a <_svfiprintf_r+0x32>
 8006450:	2140      	movs	r1, #64	; 0x40
 8006452:	f000 f90f 	bl	8006674 <_malloc_r>
 8006456:	6028      	str	r0, [r5, #0]
 8006458:	6128      	str	r0, [r5, #16]
 800645a:	b920      	cbnz	r0, 8006466 <_svfiprintf_r+0x2e>
 800645c:	230c      	movs	r3, #12
 800645e:	603b      	str	r3, [r7, #0]
 8006460:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006464:	e0d0      	b.n	8006608 <_svfiprintf_r+0x1d0>
 8006466:	2340      	movs	r3, #64	; 0x40
 8006468:	616b      	str	r3, [r5, #20]
 800646a:	2300      	movs	r3, #0
 800646c:	9309      	str	r3, [sp, #36]	; 0x24
 800646e:	2320      	movs	r3, #32
 8006470:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006474:	f8cd 800c 	str.w	r8, [sp, #12]
 8006478:	2330      	movs	r3, #48	; 0x30
 800647a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006620 <_svfiprintf_r+0x1e8>
 800647e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006482:	f04f 0901 	mov.w	r9, #1
 8006486:	4623      	mov	r3, r4
 8006488:	469a      	mov	sl, r3
 800648a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800648e:	b10a      	cbz	r2, 8006494 <_svfiprintf_r+0x5c>
 8006490:	2a25      	cmp	r2, #37	; 0x25
 8006492:	d1f9      	bne.n	8006488 <_svfiprintf_r+0x50>
 8006494:	ebba 0b04 	subs.w	fp, sl, r4
 8006498:	d00b      	beq.n	80064b2 <_svfiprintf_r+0x7a>
 800649a:	465b      	mov	r3, fp
 800649c:	4622      	mov	r2, r4
 800649e:	4629      	mov	r1, r5
 80064a0:	4638      	mov	r0, r7
 80064a2:	f7ff ff6f 	bl	8006384 <__ssputs_r>
 80064a6:	3001      	adds	r0, #1
 80064a8:	f000 80a9 	beq.w	80065fe <_svfiprintf_r+0x1c6>
 80064ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064ae:	445a      	add	r2, fp
 80064b0:	9209      	str	r2, [sp, #36]	; 0x24
 80064b2:	f89a 3000 	ldrb.w	r3, [sl]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	f000 80a1 	beq.w	80065fe <_svfiprintf_r+0x1c6>
 80064bc:	2300      	movs	r3, #0
 80064be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80064c6:	f10a 0a01 	add.w	sl, sl, #1
 80064ca:	9304      	str	r3, [sp, #16]
 80064cc:	9307      	str	r3, [sp, #28]
 80064ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80064d2:	931a      	str	r3, [sp, #104]	; 0x68
 80064d4:	4654      	mov	r4, sl
 80064d6:	2205      	movs	r2, #5
 80064d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064dc:	4850      	ldr	r0, [pc, #320]	; (8006620 <_svfiprintf_r+0x1e8>)
 80064de:	f7f9 fe77 	bl	80001d0 <memchr>
 80064e2:	9a04      	ldr	r2, [sp, #16]
 80064e4:	b9d8      	cbnz	r0, 800651e <_svfiprintf_r+0xe6>
 80064e6:	06d0      	lsls	r0, r2, #27
 80064e8:	bf44      	itt	mi
 80064ea:	2320      	movmi	r3, #32
 80064ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064f0:	0711      	lsls	r1, r2, #28
 80064f2:	bf44      	itt	mi
 80064f4:	232b      	movmi	r3, #43	; 0x2b
 80064f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064fa:	f89a 3000 	ldrb.w	r3, [sl]
 80064fe:	2b2a      	cmp	r3, #42	; 0x2a
 8006500:	d015      	beq.n	800652e <_svfiprintf_r+0xf6>
 8006502:	9a07      	ldr	r2, [sp, #28]
 8006504:	4654      	mov	r4, sl
 8006506:	2000      	movs	r0, #0
 8006508:	f04f 0c0a 	mov.w	ip, #10
 800650c:	4621      	mov	r1, r4
 800650e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006512:	3b30      	subs	r3, #48	; 0x30
 8006514:	2b09      	cmp	r3, #9
 8006516:	d94d      	bls.n	80065b4 <_svfiprintf_r+0x17c>
 8006518:	b1b0      	cbz	r0, 8006548 <_svfiprintf_r+0x110>
 800651a:	9207      	str	r2, [sp, #28]
 800651c:	e014      	b.n	8006548 <_svfiprintf_r+0x110>
 800651e:	eba0 0308 	sub.w	r3, r0, r8
 8006522:	fa09 f303 	lsl.w	r3, r9, r3
 8006526:	4313      	orrs	r3, r2
 8006528:	9304      	str	r3, [sp, #16]
 800652a:	46a2      	mov	sl, r4
 800652c:	e7d2      	b.n	80064d4 <_svfiprintf_r+0x9c>
 800652e:	9b03      	ldr	r3, [sp, #12]
 8006530:	1d19      	adds	r1, r3, #4
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	9103      	str	r1, [sp, #12]
 8006536:	2b00      	cmp	r3, #0
 8006538:	bfbb      	ittet	lt
 800653a:	425b      	neglt	r3, r3
 800653c:	f042 0202 	orrlt.w	r2, r2, #2
 8006540:	9307      	strge	r3, [sp, #28]
 8006542:	9307      	strlt	r3, [sp, #28]
 8006544:	bfb8      	it	lt
 8006546:	9204      	strlt	r2, [sp, #16]
 8006548:	7823      	ldrb	r3, [r4, #0]
 800654a:	2b2e      	cmp	r3, #46	; 0x2e
 800654c:	d10c      	bne.n	8006568 <_svfiprintf_r+0x130>
 800654e:	7863      	ldrb	r3, [r4, #1]
 8006550:	2b2a      	cmp	r3, #42	; 0x2a
 8006552:	d134      	bne.n	80065be <_svfiprintf_r+0x186>
 8006554:	9b03      	ldr	r3, [sp, #12]
 8006556:	1d1a      	adds	r2, r3, #4
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	9203      	str	r2, [sp, #12]
 800655c:	2b00      	cmp	r3, #0
 800655e:	bfb8      	it	lt
 8006560:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006564:	3402      	adds	r4, #2
 8006566:	9305      	str	r3, [sp, #20]
 8006568:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006630 <_svfiprintf_r+0x1f8>
 800656c:	7821      	ldrb	r1, [r4, #0]
 800656e:	2203      	movs	r2, #3
 8006570:	4650      	mov	r0, sl
 8006572:	f7f9 fe2d 	bl	80001d0 <memchr>
 8006576:	b138      	cbz	r0, 8006588 <_svfiprintf_r+0x150>
 8006578:	9b04      	ldr	r3, [sp, #16]
 800657a:	eba0 000a 	sub.w	r0, r0, sl
 800657e:	2240      	movs	r2, #64	; 0x40
 8006580:	4082      	lsls	r2, r0
 8006582:	4313      	orrs	r3, r2
 8006584:	3401      	adds	r4, #1
 8006586:	9304      	str	r3, [sp, #16]
 8006588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800658c:	4825      	ldr	r0, [pc, #148]	; (8006624 <_svfiprintf_r+0x1ec>)
 800658e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006592:	2206      	movs	r2, #6
 8006594:	f7f9 fe1c 	bl	80001d0 <memchr>
 8006598:	2800      	cmp	r0, #0
 800659a:	d038      	beq.n	800660e <_svfiprintf_r+0x1d6>
 800659c:	4b22      	ldr	r3, [pc, #136]	; (8006628 <_svfiprintf_r+0x1f0>)
 800659e:	bb1b      	cbnz	r3, 80065e8 <_svfiprintf_r+0x1b0>
 80065a0:	9b03      	ldr	r3, [sp, #12]
 80065a2:	3307      	adds	r3, #7
 80065a4:	f023 0307 	bic.w	r3, r3, #7
 80065a8:	3308      	adds	r3, #8
 80065aa:	9303      	str	r3, [sp, #12]
 80065ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065ae:	4433      	add	r3, r6
 80065b0:	9309      	str	r3, [sp, #36]	; 0x24
 80065b2:	e768      	b.n	8006486 <_svfiprintf_r+0x4e>
 80065b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80065b8:	460c      	mov	r4, r1
 80065ba:	2001      	movs	r0, #1
 80065bc:	e7a6      	b.n	800650c <_svfiprintf_r+0xd4>
 80065be:	2300      	movs	r3, #0
 80065c0:	3401      	adds	r4, #1
 80065c2:	9305      	str	r3, [sp, #20]
 80065c4:	4619      	mov	r1, r3
 80065c6:	f04f 0c0a 	mov.w	ip, #10
 80065ca:	4620      	mov	r0, r4
 80065cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065d0:	3a30      	subs	r2, #48	; 0x30
 80065d2:	2a09      	cmp	r2, #9
 80065d4:	d903      	bls.n	80065de <_svfiprintf_r+0x1a6>
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d0c6      	beq.n	8006568 <_svfiprintf_r+0x130>
 80065da:	9105      	str	r1, [sp, #20]
 80065dc:	e7c4      	b.n	8006568 <_svfiprintf_r+0x130>
 80065de:	fb0c 2101 	mla	r1, ip, r1, r2
 80065e2:	4604      	mov	r4, r0
 80065e4:	2301      	movs	r3, #1
 80065e6:	e7f0      	b.n	80065ca <_svfiprintf_r+0x192>
 80065e8:	ab03      	add	r3, sp, #12
 80065ea:	9300      	str	r3, [sp, #0]
 80065ec:	462a      	mov	r2, r5
 80065ee:	4b0f      	ldr	r3, [pc, #60]	; (800662c <_svfiprintf_r+0x1f4>)
 80065f0:	a904      	add	r1, sp, #16
 80065f2:	4638      	mov	r0, r7
 80065f4:	f3af 8000 	nop.w
 80065f8:	1c42      	adds	r2, r0, #1
 80065fa:	4606      	mov	r6, r0
 80065fc:	d1d6      	bne.n	80065ac <_svfiprintf_r+0x174>
 80065fe:	89ab      	ldrh	r3, [r5, #12]
 8006600:	065b      	lsls	r3, r3, #25
 8006602:	f53f af2d 	bmi.w	8006460 <_svfiprintf_r+0x28>
 8006606:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006608:	b01d      	add	sp, #116	; 0x74
 800660a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800660e:	ab03      	add	r3, sp, #12
 8006610:	9300      	str	r3, [sp, #0]
 8006612:	462a      	mov	r2, r5
 8006614:	4b05      	ldr	r3, [pc, #20]	; (800662c <_svfiprintf_r+0x1f4>)
 8006616:	a904      	add	r1, sp, #16
 8006618:	4638      	mov	r0, r7
 800661a:	f000 f919 	bl	8006850 <_printf_i>
 800661e:	e7eb      	b.n	80065f8 <_svfiprintf_r+0x1c0>
 8006620:	08007b10 	.word	0x08007b10
 8006624:	08007b1a 	.word	0x08007b1a
 8006628:	00000000 	.word	0x00000000
 800662c:	08006385 	.word	0x08006385
 8006630:	08007b16 	.word	0x08007b16

08006634 <sbrk_aligned>:
 8006634:	b570      	push	{r4, r5, r6, lr}
 8006636:	4e0e      	ldr	r6, [pc, #56]	; (8006670 <sbrk_aligned+0x3c>)
 8006638:	460c      	mov	r4, r1
 800663a:	6831      	ldr	r1, [r6, #0]
 800663c:	4605      	mov	r5, r0
 800663e:	b911      	cbnz	r1, 8006646 <sbrk_aligned+0x12>
 8006640:	f000 fa7e 	bl	8006b40 <_sbrk_r>
 8006644:	6030      	str	r0, [r6, #0]
 8006646:	4621      	mov	r1, r4
 8006648:	4628      	mov	r0, r5
 800664a:	f000 fa79 	bl	8006b40 <_sbrk_r>
 800664e:	1c43      	adds	r3, r0, #1
 8006650:	d00a      	beq.n	8006668 <sbrk_aligned+0x34>
 8006652:	1cc4      	adds	r4, r0, #3
 8006654:	f024 0403 	bic.w	r4, r4, #3
 8006658:	42a0      	cmp	r0, r4
 800665a:	d007      	beq.n	800666c <sbrk_aligned+0x38>
 800665c:	1a21      	subs	r1, r4, r0
 800665e:	4628      	mov	r0, r5
 8006660:	f000 fa6e 	bl	8006b40 <_sbrk_r>
 8006664:	3001      	adds	r0, #1
 8006666:	d101      	bne.n	800666c <sbrk_aligned+0x38>
 8006668:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800666c:	4620      	mov	r0, r4
 800666e:	bd70      	pop	{r4, r5, r6, pc}
 8006670:	20000650 	.word	0x20000650

08006674 <_malloc_r>:
 8006674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006678:	1ccd      	adds	r5, r1, #3
 800667a:	f025 0503 	bic.w	r5, r5, #3
 800667e:	3508      	adds	r5, #8
 8006680:	2d0c      	cmp	r5, #12
 8006682:	bf38      	it	cc
 8006684:	250c      	movcc	r5, #12
 8006686:	2d00      	cmp	r5, #0
 8006688:	4607      	mov	r7, r0
 800668a:	db01      	blt.n	8006690 <_malloc_r+0x1c>
 800668c:	42a9      	cmp	r1, r5
 800668e:	d905      	bls.n	800669c <_malloc_r+0x28>
 8006690:	230c      	movs	r3, #12
 8006692:	603b      	str	r3, [r7, #0]
 8006694:	2600      	movs	r6, #0
 8006696:	4630      	mov	r0, r6
 8006698:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800669c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006770 <_malloc_r+0xfc>
 80066a0:	f000 f9f8 	bl	8006a94 <__malloc_lock>
 80066a4:	f8d8 3000 	ldr.w	r3, [r8]
 80066a8:	461c      	mov	r4, r3
 80066aa:	bb5c      	cbnz	r4, 8006704 <_malloc_r+0x90>
 80066ac:	4629      	mov	r1, r5
 80066ae:	4638      	mov	r0, r7
 80066b0:	f7ff ffc0 	bl	8006634 <sbrk_aligned>
 80066b4:	1c43      	adds	r3, r0, #1
 80066b6:	4604      	mov	r4, r0
 80066b8:	d155      	bne.n	8006766 <_malloc_r+0xf2>
 80066ba:	f8d8 4000 	ldr.w	r4, [r8]
 80066be:	4626      	mov	r6, r4
 80066c0:	2e00      	cmp	r6, #0
 80066c2:	d145      	bne.n	8006750 <_malloc_r+0xdc>
 80066c4:	2c00      	cmp	r4, #0
 80066c6:	d048      	beq.n	800675a <_malloc_r+0xe6>
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	4631      	mov	r1, r6
 80066cc:	4638      	mov	r0, r7
 80066ce:	eb04 0903 	add.w	r9, r4, r3
 80066d2:	f000 fa35 	bl	8006b40 <_sbrk_r>
 80066d6:	4581      	cmp	r9, r0
 80066d8:	d13f      	bne.n	800675a <_malloc_r+0xe6>
 80066da:	6821      	ldr	r1, [r4, #0]
 80066dc:	1a6d      	subs	r5, r5, r1
 80066de:	4629      	mov	r1, r5
 80066e0:	4638      	mov	r0, r7
 80066e2:	f7ff ffa7 	bl	8006634 <sbrk_aligned>
 80066e6:	3001      	adds	r0, #1
 80066e8:	d037      	beq.n	800675a <_malloc_r+0xe6>
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	442b      	add	r3, r5
 80066ee:	6023      	str	r3, [r4, #0]
 80066f0:	f8d8 3000 	ldr.w	r3, [r8]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d038      	beq.n	800676a <_malloc_r+0xf6>
 80066f8:	685a      	ldr	r2, [r3, #4]
 80066fa:	42a2      	cmp	r2, r4
 80066fc:	d12b      	bne.n	8006756 <_malloc_r+0xe2>
 80066fe:	2200      	movs	r2, #0
 8006700:	605a      	str	r2, [r3, #4]
 8006702:	e00f      	b.n	8006724 <_malloc_r+0xb0>
 8006704:	6822      	ldr	r2, [r4, #0]
 8006706:	1b52      	subs	r2, r2, r5
 8006708:	d41f      	bmi.n	800674a <_malloc_r+0xd6>
 800670a:	2a0b      	cmp	r2, #11
 800670c:	d917      	bls.n	800673e <_malloc_r+0xca>
 800670e:	1961      	adds	r1, r4, r5
 8006710:	42a3      	cmp	r3, r4
 8006712:	6025      	str	r5, [r4, #0]
 8006714:	bf18      	it	ne
 8006716:	6059      	strne	r1, [r3, #4]
 8006718:	6863      	ldr	r3, [r4, #4]
 800671a:	bf08      	it	eq
 800671c:	f8c8 1000 	streq.w	r1, [r8]
 8006720:	5162      	str	r2, [r4, r5]
 8006722:	604b      	str	r3, [r1, #4]
 8006724:	4638      	mov	r0, r7
 8006726:	f104 060b 	add.w	r6, r4, #11
 800672a:	f000 f9b9 	bl	8006aa0 <__malloc_unlock>
 800672e:	f026 0607 	bic.w	r6, r6, #7
 8006732:	1d23      	adds	r3, r4, #4
 8006734:	1af2      	subs	r2, r6, r3
 8006736:	d0ae      	beq.n	8006696 <_malloc_r+0x22>
 8006738:	1b9b      	subs	r3, r3, r6
 800673a:	50a3      	str	r3, [r4, r2]
 800673c:	e7ab      	b.n	8006696 <_malloc_r+0x22>
 800673e:	42a3      	cmp	r3, r4
 8006740:	6862      	ldr	r2, [r4, #4]
 8006742:	d1dd      	bne.n	8006700 <_malloc_r+0x8c>
 8006744:	f8c8 2000 	str.w	r2, [r8]
 8006748:	e7ec      	b.n	8006724 <_malloc_r+0xb0>
 800674a:	4623      	mov	r3, r4
 800674c:	6864      	ldr	r4, [r4, #4]
 800674e:	e7ac      	b.n	80066aa <_malloc_r+0x36>
 8006750:	4634      	mov	r4, r6
 8006752:	6876      	ldr	r6, [r6, #4]
 8006754:	e7b4      	b.n	80066c0 <_malloc_r+0x4c>
 8006756:	4613      	mov	r3, r2
 8006758:	e7cc      	b.n	80066f4 <_malloc_r+0x80>
 800675a:	230c      	movs	r3, #12
 800675c:	603b      	str	r3, [r7, #0]
 800675e:	4638      	mov	r0, r7
 8006760:	f000 f99e 	bl	8006aa0 <__malloc_unlock>
 8006764:	e797      	b.n	8006696 <_malloc_r+0x22>
 8006766:	6025      	str	r5, [r4, #0]
 8006768:	e7dc      	b.n	8006724 <_malloc_r+0xb0>
 800676a:	605b      	str	r3, [r3, #4]
 800676c:	deff      	udf	#255	; 0xff
 800676e:	bf00      	nop
 8006770:	2000064c 	.word	0x2000064c

08006774 <_printf_common>:
 8006774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006778:	4616      	mov	r6, r2
 800677a:	4699      	mov	r9, r3
 800677c:	688a      	ldr	r2, [r1, #8]
 800677e:	690b      	ldr	r3, [r1, #16]
 8006780:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006784:	4293      	cmp	r3, r2
 8006786:	bfb8      	it	lt
 8006788:	4613      	movlt	r3, r2
 800678a:	6033      	str	r3, [r6, #0]
 800678c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006790:	4607      	mov	r7, r0
 8006792:	460c      	mov	r4, r1
 8006794:	b10a      	cbz	r2, 800679a <_printf_common+0x26>
 8006796:	3301      	adds	r3, #1
 8006798:	6033      	str	r3, [r6, #0]
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	0699      	lsls	r1, r3, #26
 800679e:	bf42      	ittt	mi
 80067a0:	6833      	ldrmi	r3, [r6, #0]
 80067a2:	3302      	addmi	r3, #2
 80067a4:	6033      	strmi	r3, [r6, #0]
 80067a6:	6825      	ldr	r5, [r4, #0]
 80067a8:	f015 0506 	ands.w	r5, r5, #6
 80067ac:	d106      	bne.n	80067bc <_printf_common+0x48>
 80067ae:	f104 0a19 	add.w	sl, r4, #25
 80067b2:	68e3      	ldr	r3, [r4, #12]
 80067b4:	6832      	ldr	r2, [r6, #0]
 80067b6:	1a9b      	subs	r3, r3, r2
 80067b8:	42ab      	cmp	r3, r5
 80067ba:	dc26      	bgt.n	800680a <_printf_common+0x96>
 80067bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067c0:	1e13      	subs	r3, r2, #0
 80067c2:	6822      	ldr	r2, [r4, #0]
 80067c4:	bf18      	it	ne
 80067c6:	2301      	movne	r3, #1
 80067c8:	0692      	lsls	r2, r2, #26
 80067ca:	d42b      	bmi.n	8006824 <_printf_common+0xb0>
 80067cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067d0:	4649      	mov	r1, r9
 80067d2:	4638      	mov	r0, r7
 80067d4:	47c0      	blx	r8
 80067d6:	3001      	adds	r0, #1
 80067d8:	d01e      	beq.n	8006818 <_printf_common+0xa4>
 80067da:	6823      	ldr	r3, [r4, #0]
 80067dc:	6922      	ldr	r2, [r4, #16]
 80067de:	f003 0306 	and.w	r3, r3, #6
 80067e2:	2b04      	cmp	r3, #4
 80067e4:	bf02      	ittt	eq
 80067e6:	68e5      	ldreq	r5, [r4, #12]
 80067e8:	6833      	ldreq	r3, [r6, #0]
 80067ea:	1aed      	subeq	r5, r5, r3
 80067ec:	68a3      	ldr	r3, [r4, #8]
 80067ee:	bf0c      	ite	eq
 80067f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067f4:	2500      	movne	r5, #0
 80067f6:	4293      	cmp	r3, r2
 80067f8:	bfc4      	itt	gt
 80067fa:	1a9b      	subgt	r3, r3, r2
 80067fc:	18ed      	addgt	r5, r5, r3
 80067fe:	2600      	movs	r6, #0
 8006800:	341a      	adds	r4, #26
 8006802:	42b5      	cmp	r5, r6
 8006804:	d11a      	bne.n	800683c <_printf_common+0xc8>
 8006806:	2000      	movs	r0, #0
 8006808:	e008      	b.n	800681c <_printf_common+0xa8>
 800680a:	2301      	movs	r3, #1
 800680c:	4652      	mov	r2, sl
 800680e:	4649      	mov	r1, r9
 8006810:	4638      	mov	r0, r7
 8006812:	47c0      	blx	r8
 8006814:	3001      	adds	r0, #1
 8006816:	d103      	bne.n	8006820 <_printf_common+0xac>
 8006818:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800681c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006820:	3501      	adds	r5, #1
 8006822:	e7c6      	b.n	80067b2 <_printf_common+0x3e>
 8006824:	18e1      	adds	r1, r4, r3
 8006826:	1c5a      	adds	r2, r3, #1
 8006828:	2030      	movs	r0, #48	; 0x30
 800682a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800682e:	4422      	add	r2, r4
 8006830:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006834:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006838:	3302      	adds	r3, #2
 800683a:	e7c7      	b.n	80067cc <_printf_common+0x58>
 800683c:	2301      	movs	r3, #1
 800683e:	4622      	mov	r2, r4
 8006840:	4649      	mov	r1, r9
 8006842:	4638      	mov	r0, r7
 8006844:	47c0      	blx	r8
 8006846:	3001      	adds	r0, #1
 8006848:	d0e6      	beq.n	8006818 <_printf_common+0xa4>
 800684a:	3601      	adds	r6, #1
 800684c:	e7d9      	b.n	8006802 <_printf_common+0x8e>
	...

08006850 <_printf_i>:
 8006850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006854:	7e0f      	ldrb	r7, [r1, #24]
 8006856:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006858:	2f78      	cmp	r7, #120	; 0x78
 800685a:	4691      	mov	r9, r2
 800685c:	4680      	mov	r8, r0
 800685e:	460c      	mov	r4, r1
 8006860:	469a      	mov	sl, r3
 8006862:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006866:	d807      	bhi.n	8006878 <_printf_i+0x28>
 8006868:	2f62      	cmp	r7, #98	; 0x62
 800686a:	d80a      	bhi.n	8006882 <_printf_i+0x32>
 800686c:	2f00      	cmp	r7, #0
 800686e:	f000 80d4 	beq.w	8006a1a <_printf_i+0x1ca>
 8006872:	2f58      	cmp	r7, #88	; 0x58
 8006874:	f000 80c0 	beq.w	80069f8 <_printf_i+0x1a8>
 8006878:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800687c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006880:	e03a      	b.n	80068f8 <_printf_i+0xa8>
 8006882:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006886:	2b15      	cmp	r3, #21
 8006888:	d8f6      	bhi.n	8006878 <_printf_i+0x28>
 800688a:	a101      	add	r1, pc, #4	; (adr r1, 8006890 <_printf_i+0x40>)
 800688c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006890:	080068e9 	.word	0x080068e9
 8006894:	080068fd 	.word	0x080068fd
 8006898:	08006879 	.word	0x08006879
 800689c:	08006879 	.word	0x08006879
 80068a0:	08006879 	.word	0x08006879
 80068a4:	08006879 	.word	0x08006879
 80068a8:	080068fd 	.word	0x080068fd
 80068ac:	08006879 	.word	0x08006879
 80068b0:	08006879 	.word	0x08006879
 80068b4:	08006879 	.word	0x08006879
 80068b8:	08006879 	.word	0x08006879
 80068bc:	08006a01 	.word	0x08006a01
 80068c0:	08006929 	.word	0x08006929
 80068c4:	080069bb 	.word	0x080069bb
 80068c8:	08006879 	.word	0x08006879
 80068cc:	08006879 	.word	0x08006879
 80068d0:	08006a23 	.word	0x08006a23
 80068d4:	08006879 	.word	0x08006879
 80068d8:	08006929 	.word	0x08006929
 80068dc:	08006879 	.word	0x08006879
 80068e0:	08006879 	.word	0x08006879
 80068e4:	080069c3 	.word	0x080069c3
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	1d1a      	adds	r2, r3, #4
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	602a      	str	r2, [r5, #0]
 80068f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80068f8:	2301      	movs	r3, #1
 80068fa:	e09f      	b.n	8006a3c <_printf_i+0x1ec>
 80068fc:	6820      	ldr	r0, [r4, #0]
 80068fe:	682b      	ldr	r3, [r5, #0]
 8006900:	0607      	lsls	r7, r0, #24
 8006902:	f103 0104 	add.w	r1, r3, #4
 8006906:	6029      	str	r1, [r5, #0]
 8006908:	d501      	bpl.n	800690e <_printf_i+0xbe>
 800690a:	681e      	ldr	r6, [r3, #0]
 800690c:	e003      	b.n	8006916 <_printf_i+0xc6>
 800690e:	0646      	lsls	r6, r0, #25
 8006910:	d5fb      	bpl.n	800690a <_printf_i+0xba>
 8006912:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006916:	2e00      	cmp	r6, #0
 8006918:	da03      	bge.n	8006922 <_printf_i+0xd2>
 800691a:	232d      	movs	r3, #45	; 0x2d
 800691c:	4276      	negs	r6, r6
 800691e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006922:	485a      	ldr	r0, [pc, #360]	; (8006a8c <_printf_i+0x23c>)
 8006924:	230a      	movs	r3, #10
 8006926:	e012      	b.n	800694e <_printf_i+0xfe>
 8006928:	682b      	ldr	r3, [r5, #0]
 800692a:	6820      	ldr	r0, [r4, #0]
 800692c:	1d19      	adds	r1, r3, #4
 800692e:	6029      	str	r1, [r5, #0]
 8006930:	0605      	lsls	r5, r0, #24
 8006932:	d501      	bpl.n	8006938 <_printf_i+0xe8>
 8006934:	681e      	ldr	r6, [r3, #0]
 8006936:	e002      	b.n	800693e <_printf_i+0xee>
 8006938:	0641      	lsls	r1, r0, #25
 800693a:	d5fb      	bpl.n	8006934 <_printf_i+0xe4>
 800693c:	881e      	ldrh	r6, [r3, #0]
 800693e:	4853      	ldr	r0, [pc, #332]	; (8006a8c <_printf_i+0x23c>)
 8006940:	2f6f      	cmp	r7, #111	; 0x6f
 8006942:	bf0c      	ite	eq
 8006944:	2308      	moveq	r3, #8
 8006946:	230a      	movne	r3, #10
 8006948:	2100      	movs	r1, #0
 800694a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800694e:	6865      	ldr	r5, [r4, #4]
 8006950:	60a5      	str	r5, [r4, #8]
 8006952:	2d00      	cmp	r5, #0
 8006954:	bfa2      	ittt	ge
 8006956:	6821      	ldrge	r1, [r4, #0]
 8006958:	f021 0104 	bicge.w	r1, r1, #4
 800695c:	6021      	strge	r1, [r4, #0]
 800695e:	b90e      	cbnz	r6, 8006964 <_printf_i+0x114>
 8006960:	2d00      	cmp	r5, #0
 8006962:	d04b      	beq.n	80069fc <_printf_i+0x1ac>
 8006964:	4615      	mov	r5, r2
 8006966:	fbb6 f1f3 	udiv	r1, r6, r3
 800696a:	fb03 6711 	mls	r7, r3, r1, r6
 800696e:	5dc7      	ldrb	r7, [r0, r7]
 8006970:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006974:	4637      	mov	r7, r6
 8006976:	42bb      	cmp	r3, r7
 8006978:	460e      	mov	r6, r1
 800697a:	d9f4      	bls.n	8006966 <_printf_i+0x116>
 800697c:	2b08      	cmp	r3, #8
 800697e:	d10b      	bne.n	8006998 <_printf_i+0x148>
 8006980:	6823      	ldr	r3, [r4, #0]
 8006982:	07de      	lsls	r6, r3, #31
 8006984:	d508      	bpl.n	8006998 <_printf_i+0x148>
 8006986:	6923      	ldr	r3, [r4, #16]
 8006988:	6861      	ldr	r1, [r4, #4]
 800698a:	4299      	cmp	r1, r3
 800698c:	bfde      	ittt	le
 800698e:	2330      	movle	r3, #48	; 0x30
 8006990:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006994:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006998:	1b52      	subs	r2, r2, r5
 800699a:	6122      	str	r2, [r4, #16]
 800699c:	f8cd a000 	str.w	sl, [sp]
 80069a0:	464b      	mov	r3, r9
 80069a2:	aa03      	add	r2, sp, #12
 80069a4:	4621      	mov	r1, r4
 80069a6:	4640      	mov	r0, r8
 80069a8:	f7ff fee4 	bl	8006774 <_printf_common>
 80069ac:	3001      	adds	r0, #1
 80069ae:	d14a      	bne.n	8006a46 <_printf_i+0x1f6>
 80069b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069b4:	b004      	add	sp, #16
 80069b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ba:	6823      	ldr	r3, [r4, #0]
 80069bc:	f043 0320 	orr.w	r3, r3, #32
 80069c0:	6023      	str	r3, [r4, #0]
 80069c2:	4833      	ldr	r0, [pc, #204]	; (8006a90 <_printf_i+0x240>)
 80069c4:	2778      	movs	r7, #120	; 0x78
 80069c6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80069ca:	6823      	ldr	r3, [r4, #0]
 80069cc:	6829      	ldr	r1, [r5, #0]
 80069ce:	061f      	lsls	r7, r3, #24
 80069d0:	f851 6b04 	ldr.w	r6, [r1], #4
 80069d4:	d402      	bmi.n	80069dc <_printf_i+0x18c>
 80069d6:	065f      	lsls	r7, r3, #25
 80069d8:	bf48      	it	mi
 80069da:	b2b6      	uxthmi	r6, r6
 80069dc:	07df      	lsls	r7, r3, #31
 80069de:	bf48      	it	mi
 80069e0:	f043 0320 	orrmi.w	r3, r3, #32
 80069e4:	6029      	str	r1, [r5, #0]
 80069e6:	bf48      	it	mi
 80069e8:	6023      	strmi	r3, [r4, #0]
 80069ea:	b91e      	cbnz	r6, 80069f4 <_printf_i+0x1a4>
 80069ec:	6823      	ldr	r3, [r4, #0]
 80069ee:	f023 0320 	bic.w	r3, r3, #32
 80069f2:	6023      	str	r3, [r4, #0]
 80069f4:	2310      	movs	r3, #16
 80069f6:	e7a7      	b.n	8006948 <_printf_i+0xf8>
 80069f8:	4824      	ldr	r0, [pc, #144]	; (8006a8c <_printf_i+0x23c>)
 80069fa:	e7e4      	b.n	80069c6 <_printf_i+0x176>
 80069fc:	4615      	mov	r5, r2
 80069fe:	e7bd      	b.n	800697c <_printf_i+0x12c>
 8006a00:	682b      	ldr	r3, [r5, #0]
 8006a02:	6826      	ldr	r6, [r4, #0]
 8006a04:	6961      	ldr	r1, [r4, #20]
 8006a06:	1d18      	adds	r0, r3, #4
 8006a08:	6028      	str	r0, [r5, #0]
 8006a0a:	0635      	lsls	r5, r6, #24
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	d501      	bpl.n	8006a14 <_printf_i+0x1c4>
 8006a10:	6019      	str	r1, [r3, #0]
 8006a12:	e002      	b.n	8006a1a <_printf_i+0x1ca>
 8006a14:	0670      	lsls	r0, r6, #25
 8006a16:	d5fb      	bpl.n	8006a10 <_printf_i+0x1c0>
 8006a18:	8019      	strh	r1, [r3, #0]
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	6123      	str	r3, [r4, #16]
 8006a1e:	4615      	mov	r5, r2
 8006a20:	e7bc      	b.n	800699c <_printf_i+0x14c>
 8006a22:	682b      	ldr	r3, [r5, #0]
 8006a24:	1d1a      	adds	r2, r3, #4
 8006a26:	602a      	str	r2, [r5, #0]
 8006a28:	681d      	ldr	r5, [r3, #0]
 8006a2a:	6862      	ldr	r2, [r4, #4]
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	4628      	mov	r0, r5
 8006a30:	f7f9 fbce 	bl	80001d0 <memchr>
 8006a34:	b108      	cbz	r0, 8006a3a <_printf_i+0x1ea>
 8006a36:	1b40      	subs	r0, r0, r5
 8006a38:	6060      	str	r0, [r4, #4]
 8006a3a:	6863      	ldr	r3, [r4, #4]
 8006a3c:	6123      	str	r3, [r4, #16]
 8006a3e:	2300      	movs	r3, #0
 8006a40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a44:	e7aa      	b.n	800699c <_printf_i+0x14c>
 8006a46:	6923      	ldr	r3, [r4, #16]
 8006a48:	462a      	mov	r2, r5
 8006a4a:	4649      	mov	r1, r9
 8006a4c:	4640      	mov	r0, r8
 8006a4e:	47d0      	blx	sl
 8006a50:	3001      	adds	r0, #1
 8006a52:	d0ad      	beq.n	80069b0 <_printf_i+0x160>
 8006a54:	6823      	ldr	r3, [r4, #0]
 8006a56:	079b      	lsls	r3, r3, #30
 8006a58:	d413      	bmi.n	8006a82 <_printf_i+0x232>
 8006a5a:	68e0      	ldr	r0, [r4, #12]
 8006a5c:	9b03      	ldr	r3, [sp, #12]
 8006a5e:	4298      	cmp	r0, r3
 8006a60:	bfb8      	it	lt
 8006a62:	4618      	movlt	r0, r3
 8006a64:	e7a6      	b.n	80069b4 <_printf_i+0x164>
 8006a66:	2301      	movs	r3, #1
 8006a68:	4632      	mov	r2, r6
 8006a6a:	4649      	mov	r1, r9
 8006a6c:	4640      	mov	r0, r8
 8006a6e:	47d0      	blx	sl
 8006a70:	3001      	adds	r0, #1
 8006a72:	d09d      	beq.n	80069b0 <_printf_i+0x160>
 8006a74:	3501      	adds	r5, #1
 8006a76:	68e3      	ldr	r3, [r4, #12]
 8006a78:	9903      	ldr	r1, [sp, #12]
 8006a7a:	1a5b      	subs	r3, r3, r1
 8006a7c:	42ab      	cmp	r3, r5
 8006a7e:	dcf2      	bgt.n	8006a66 <_printf_i+0x216>
 8006a80:	e7eb      	b.n	8006a5a <_printf_i+0x20a>
 8006a82:	2500      	movs	r5, #0
 8006a84:	f104 0619 	add.w	r6, r4, #25
 8006a88:	e7f5      	b.n	8006a76 <_printf_i+0x226>
 8006a8a:	bf00      	nop
 8006a8c:	08007b21 	.word	0x08007b21
 8006a90:	08007b32 	.word	0x08007b32

08006a94 <__malloc_lock>:
 8006a94:	4801      	ldr	r0, [pc, #4]	; (8006a9c <__malloc_lock+0x8>)
 8006a96:	f7ff bc73 	b.w	8006380 <__retarget_lock_acquire_recursive>
 8006a9a:	bf00      	nop
 8006a9c:	20000648 	.word	0x20000648

08006aa0 <__malloc_unlock>:
 8006aa0:	4801      	ldr	r0, [pc, #4]	; (8006aa8 <__malloc_unlock+0x8>)
 8006aa2:	f7ff bc6e 	b.w	8006382 <__retarget_lock_release_recursive>
 8006aa6:	bf00      	nop
 8006aa8:	20000648 	.word	0x20000648

08006aac <_realloc_r>:
 8006aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ab0:	4680      	mov	r8, r0
 8006ab2:	4614      	mov	r4, r2
 8006ab4:	460e      	mov	r6, r1
 8006ab6:	b921      	cbnz	r1, 8006ac2 <_realloc_r+0x16>
 8006ab8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006abc:	4611      	mov	r1, r2
 8006abe:	f7ff bdd9 	b.w	8006674 <_malloc_r>
 8006ac2:	b92a      	cbnz	r2, 8006ad0 <_realloc_r+0x24>
 8006ac4:	f000 f85a 	bl	8006b7c <_free_r>
 8006ac8:	4625      	mov	r5, r4
 8006aca:	4628      	mov	r0, r5
 8006acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ad0:	f000 f8a0 	bl	8006c14 <_malloc_usable_size_r>
 8006ad4:	4284      	cmp	r4, r0
 8006ad6:	4607      	mov	r7, r0
 8006ad8:	d802      	bhi.n	8006ae0 <_realloc_r+0x34>
 8006ada:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006ade:	d812      	bhi.n	8006b06 <_realloc_r+0x5a>
 8006ae0:	4621      	mov	r1, r4
 8006ae2:	4640      	mov	r0, r8
 8006ae4:	f7ff fdc6 	bl	8006674 <_malloc_r>
 8006ae8:	4605      	mov	r5, r0
 8006aea:	2800      	cmp	r0, #0
 8006aec:	d0ed      	beq.n	8006aca <_realloc_r+0x1e>
 8006aee:	42bc      	cmp	r4, r7
 8006af0:	4622      	mov	r2, r4
 8006af2:	4631      	mov	r1, r6
 8006af4:	bf28      	it	cs
 8006af6:	463a      	movcs	r2, r7
 8006af8:	f000 f832 	bl	8006b60 <memcpy>
 8006afc:	4631      	mov	r1, r6
 8006afe:	4640      	mov	r0, r8
 8006b00:	f000 f83c 	bl	8006b7c <_free_r>
 8006b04:	e7e1      	b.n	8006aca <_realloc_r+0x1e>
 8006b06:	4635      	mov	r5, r6
 8006b08:	e7df      	b.n	8006aca <_realloc_r+0x1e>

08006b0a <memmove>:
 8006b0a:	4288      	cmp	r0, r1
 8006b0c:	b510      	push	{r4, lr}
 8006b0e:	eb01 0402 	add.w	r4, r1, r2
 8006b12:	d902      	bls.n	8006b1a <memmove+0x10>
 8006b14:	4284      	cmp	r4, r0
 8006b16:	4623      	mov	r3, r4
 8006b18:	d807      	bhi.n	8006b2a <memmove+0x20>
 8006b1a:	1e43      	subs	r3, r0, #1
 8006b1c:	42a1      	cmp	r1, r4
 8006b1e:	d008      	beq.n	8006b32 <memmove+0x28>
 8006b20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b24:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b28:	e7f8      	b.n	8006b1c <memmove+0x12>
 8006b2a:	4402      	add	r2, r0
 8006b2c:	4601      	mov	r1, r0
 8006b2e:	428a      	cmp	r2, r1
 8006b30:	d100      	bne.n	8006b34 <memmove+0x2a>
 8006b32:	bd10      	pop	{r4, pc}
 8006b34:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b38:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b3c:	e7f7      	b.n	8006b2e <memmove+0x24>
	...

08006b40 <_sbrk_r>:
 8006b40:	b538      	push	{r3, r4, r5, lr}
 8006b42:	4d06      	ldr	r5, [pc, #24]	; (8006b5c <_sbrk_r+0x1c>)
 8006b44:	2300      	movs	r3, #0
 8006b46:	4604      	mov	r4, r0
 8006b48:	4608      	mov	r0, r1
 8006b4a:	602b      	str	r3, [r5, #0]
 8006b4c:	f7fa ff50 	bl	80019f0 <_sbrk>
 8006b50:	1c43      	adds	r3, r0, #1
 8006b52:	d102      	bne.n	8006b5a <_sbrk_r+0x1a>
 8006b54:	682b      	ldr	r3, [r5, #0]
 8006b56:	b103      	cbz	r3, 8006b5a <_sbrk_r+0x1a>
 8006b58:	6023      	str	r3, [r4, #0]
 8006b5a:	bd38      	pop	{r3, r4, r5, pc}
 8006b5c:	20000654 	.word	0x20000654

08006b60 <memcpy>:
 8006b60:	440a      	add	r2, r1
 8006b62:	4291      	cmp	r1, r2
 8006b64:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006b68:	d100      	bne.n	8006b6c <memcpy+0xc>
 8006b6a:	4770      	bx	lr
 8006b6c:	b510      	push	{r4, lr}
 8006b6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b76:	4291      	cmp	r1, r2
 8006b78:	d1f9      	bne.n	8006b6e <memcpy+0xe>
 8006b7a:	bd10      	pop	{r4, pc}

08006b7c <_free_r>:
 8006b7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b7e:	2900      	cmp	r1, #0
 8006b80:	d044      	beq.n	8006c0c <_free_r+0x90>
 8006b82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b86:	9001      	str	r0, [sp, #4]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	f1a1 0404 	sub.w	r4, r1, #4
 8006b8e:	bfb8      	it	lt
 8006b90:	18e4      	addlt	r4, r4, r3
 8006b92:	f7ff ff7f 	bl	8006a94 <__malloc_lock>
 8006b96:	4a1e      	ldr	r2, [pc, #120]	; (8006c10 <_free_r+0x94>)
 8006b98:	9801      	ldr	r0, [sp, #4]
 8006b9a:	6813      	ldr	r3, [r2, #0]
 8006b9c:	b933      	cbnz	r3, 8006bac <_free_r+0x30>
 8006b9e:	6063      	str	r3, [r4, #4]
 8006ba0:	6014      	str	r4, [r2, #0]
 8006ba2:	b003      	add	sp, #12
 8006ba4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ba8:	f7ff bf7a 	b.w	8006aa0 <__malloc_unlock>
 8006bac:	42a3      	cmp	r3, r4
 8006bae:	d908      	bls.n	8006bc2 <_free_r+0x46>
 8006bb0:	6825      	ldr	r5, [r4, #0]
 8006bb2:	1961      	adds	r1, r4, r5
 8006bb4:	428b      	cmp	r3, r1
 8006bb6:	bf01      	itttt	eq
 8006bb8:	6819      	ldreq	r1, [r3, #0]
 8006bba:	685b      	ldreq	r3, [r3, #4]
 8006bbc:	1949      	addeq	r1, r1, r5
 8006bbe:	6021      	streq	r1, [r4, #0]
 8006bc0:	e7ed      	b.n	8006b9e <_free_r+0x22>
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	b10b      	cbz	r3, 8006bcc <_free_r+0x50>
 8006bc8:	42a3      	cmp	r3, r4
 8006bca:	d9fa      	bls.n	8006bc2 <_free_r+0x46>
 8006bcc:	6811      	ldr	r1, [r2, #0]
 8006bce:	1855      	adds	r5, r2, r1
 8006bd0:	42a5      	cmp	r5, r4
 8006bd2:	d10b      	bne.n	8006bec <_free_r+0x70>
 8006bd4:	6824      	ldr	r4, [r4, #0]
 8006bd6:	4421      	add	r1, r4
 8006bd8:	1854      	adds	r4, r2, r1
 8006bda:	42a3      	cmp	r3, r4
 8006bdc:	6011      	str	r1, [r2, #0]
 8006bde:	d1e0      	bne.n	8006ba2 <_free_r+0x26>
 8006be0:	681c      	ldr	r4, [r3, #0]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	6053      	str	r3, [r2, #4]
 8006be6:	440c      	add	r4, r1
 8006be8:	6014      	str	r4, [r2, #0]
 8006bea:	e7da      	b.n	8006ba2 <_free_r+0x26>
 8006bec:	d902      	bls.n	8006bf4 <_free_r+0x78>
 8006bee:	230c      	movs	r3, #12
 8006bf0:	6003      	str	r3, [r0, #0]
 8006bf2:	e7d6      	b.n	8006ba2 <_free_r+0x26>
 8006bf4:	6825      	ldr	r5, [r4, #0]
 8006bf6:	1961      	adds	r1, r4, r5
 8006bf8:	428b      	cmp	r3, r1
 8006bfa:	bf04      	itt	eq
 8006bfc:	6819      	ldreq	r1, [r3, #0]
 8006bfe:	685b      	ldreq	r3, [r3, #4]
 8006c00:	6063      	str	r3, [r4, #4]
 8006c02:	bf04      	itt	eq
 8006c04:	1949      	addeq	r1, r1, r5
 8006c06:	6021      	streq	r1, [r4, #0]
 8006c08:	6054      	str	r4, [r2, #4]
 8006c0a:	e7ca      	b.n	8006ba2 <_free_r+0x26>
 8006c0c:	b003      	add	sp, #12
 8006c0e:	bd30      	pop	{r4, r5, pc}
 8006c10:	2000064c 	.word	0x2000064c

08006c14 <_malloc_usable_size_r>:
 8006c14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c18:	1f18      	subs	r0, r3, #4
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	bfbc      	itt	lt
 8006c1e:	580b      	ldrlt	r3, [r1, r0]
 8006c20:	18c0      	addlt	r0, r0, r3
 8006c22:	4770      	bx	lr

08006c24 <pow>:
 8006c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c26:	ed2d 8b02 	vpush	{d8}
 8006c2a:	eeb0 8a40 	vmov.f32	s16, s0
 8006c2e:	eef0 8a60 	vmov.f32	s17, s1
 8006c32:	ec55 4b11 	vmov	r4, r5, d1
 8006c36:	f000 f873 	bl	8006d20 <__ieee754_pow>
 8006c3a:	4622      	mov	r2, r4
 8006c3c:	462b      	mov	r3, r5
 8006c3e:	4620      	mov	r0, r4
 8006c40:	4629      	mov	r1, r5
 8006c42:	ec57 6b10 	vmov	r6, r7, d0
 8006c46:	f7f9 ff69 	bl	8000b1c <__aeabi_dcmpun>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d13b      	bne.n	8006cc6 <pow+0xa2>
 8006c4e:	ec51 0b18 	vmov	r0, r1, d8
 8006c52:	2200      	movs	r2, #0
 8006c54:	2300      	movs	r3, #0
 8006c56:	f7f9 ff2f 	bl	8000ab8 <__aeabi_dcmpeq>
 8006c5a:	b1b8      	cbz	r0, 8006c8c <pow+0x68>
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	2300      	movs	r3, #0
 8006c60:	4620      	mov	r0, r4
 8006c62:	4629      	mov	r1, r5
 8006c64:	f7f9 ff28 	bl	8000ab8 <__aeabi_dcmpeq>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	d146      	bne.n	8006cfa <pow+0xd6>
 8006c6c:	ec45 4b10 	vmov	d0, r4, r5
 8006c70:	f000 f848 	bl	8006d04 <finite>
 8006c74:	b338      	cbz	r0, 8006cc6 <pow+0xa2>
 8006c76:	2200      	movs	r2, #0
 8006c78:	2300      	movs	r3, #0
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	4629      	mov	r1, r5
 8006c7e:	f7f9 ff25 	bl	8000acc <__aeabi_dcmplt>
 8006c82:	b300      	cbz	r0, 8006cc6 <pow+0xa2>
 8006c84:	f7ff fb52 	bl	800632c <__errno>
 8006c88:	2322      	movs	r3, #34	; 0x22
 8006c8a:	e01b      	b.n	8006cc4 <pow+0xa0>
 8006c8c:	ec47 6b10 	vmov	d0, r6, r7
 8006c90:	f000 f838 	bl	8006d04 <finite>
 8006c94:	b9e0      	cbnz	r0, 8006cd0 <pow+0xac>
 8006c96:	eeb0 0a48 	vmov.f32	s0, s16
 8006c9a:	eef0 0a68 	vmov.f32	s1, s17
 8006c9e:	f000 f831 	bl	8006d04 <finite>
 8006ca2:	b1a8      	cbz	r0, 8006cd0 <pow+0xac>
 8006ca4:	ec45 4b10 	vmov	d0, r4, r5
 8006ca8:	f000 f82c 	bl	8006d04 <finite>
 8006cac:	b180      	cbz	r0, 8006cd0 <pow+0xac>
 8006cae:	4632      	mov	r2, r6
 8006cb0:	463b      	mov	r3, r7
 8006cb2:	4630      	mov	r0, r6
 8006cb4:	4639      	mov	r1, r7
 8006cb6:	f7f9 ff31 	bl	8000b1c <__aeabi_dcmpun>
 8006cba:	2800      	cmp	r0, #0
 8006cbc:	d0e2      	beq.n	8006c84 <pow+0x60>
 8006cbe:	f7ff fb35 	bl	800632c <__errno>
 8006cc2:	2321      	movs	r3, #33	; 0x21
 8006cc4:	6003      	str	r3, [r0, #0]
 8006cc6:	ecbd 8b02 	vpop	{d8}
 8006cca:	ec47 6b10 	vmov	d0, r6, r7
 8006cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	4639      	mov	r1, r7
 8006cd8:	f7f9 feee 	bl	8000ab8 <__aeabi_dcmpeq>
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	d0f2      	beq.n	8006cc6 <pow+0xa2>
 8006ce0:	eeb0 0a48 	vmov.f32	s0, s16
 8006ce4:	eef0 0a68 	vmov.f32	s1, s17
 8006ce8:	f000 f80c 	bl	8006d04 <finite>
 8006cec:	2800      	cmp	r0, #0
 8006cee:	d0ea      	beq.n	8006cc6 <pow+0xa2>
 8006cf0:	ec45 4b10 	vmov	d0, r4, r5
 8006cf4:	f000 f806 	bl	8006d04 <finite>
 8006cf8:	e7c3      	b.n	8006c82 <pow+0x5e>
 8006cfa:	4f01      	ldr	r7, [pc, #4]	; (8006d00 <pow+0xdc>)
 8006cfc:	2600      	movs	r6, #0
 8006cfe:	e7e2      	b.n	8006cc6 <pow+0xa2>
 8006d00:	3ff00000 	.word	0x3ff00000

08006d04 <finite>:
 8006d04:	b082      	sub	sp, #8
 8006d06:	ed8d 0b00 	vstr	d0, [sp]
 8006d0a:	9801      	ldr	r0, [sp, #4]
 8006d0c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006d10:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006d14:	0fc0      	lsrs	r0, r0, #31
 8006d16:	b002      	add	sp, #8
 8006d18:	4770      	bx	lr
 8006d1a:	0000      	movs	r0, r0
 8006d1c:	0000      	movs	r0, r0
	...

08006d20 <__ieee754_pow>:
 8006d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d24:	ed2d 8b06 	vpush	{d8-d10}
 8006d28:	b089      	sub	sp, #36	; 0x24
 8006d2a:	ed8d 1b00 	vstr	d1, [sp]
 8006d2e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8006d32:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8006d36:	ea58 0102 	orrs.w	r1, r8, r2
 8006d3a:	ec57 6b10 	vmov	r6, r7, d0
 8006d3e:	d115      	bne.n	8006d6c <__ieee754_pow+0x4c>
 8006d40:	19b3      	adds	r3, r6, r6
 8006d42:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8006d46:	4152      	adcs	r2, r2
 8006d48:	4299      	cmp	r1, r3
 8006d4a:	4b89      	ldr	r3, [pc, #548]	; (8006f70 <__ieee754_pow+0x250>)
 8006d4c:	4193      	sbcs	r3, r2
 8006d4e:	f080 84d1 	bcs.w	80076f4 <__ieee754_pow+0x9d4>
 8006d52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d56:	4630      	mov	r0, r6
 8006d58:	4639      	mov	r1, r7
 8006d5a:	f7f9 fa8f 	bl	800027c <__adddf3>
 8006d5e:	ec41 0b10 	vmov	d0, r0, r1
 8006d62:	b009      	add	sp, #36	; 0x24
 8006d64:	ecbd 8b06 	vpop	{d8-d10}
 8006d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d6c:	4b81      	ldr	r3, [pc, #516]	; (8006f74 <__ieee754_pow+0x254>)
 8006d6e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8006d72:	429c      	cmp	r4, r3
 8006d74:	ee10 aa10 	vmov	sl, s0
 8006d78:	463d      	mov	r5, r7
 8006d7a:	dc06      	bgt.n	8006d8a <__ieee754_pow+0x6a>
 8006d7c:	d101      	bne.n	8006d82 <__ieee754_pow+0x62>
 8006d7e:	2e00      	cmp	r6, #0
 8006d80:	d1e7      	bne.n	8006d52 <__ieee754_pow+0x32>
 8006d82:	4598      	cmp	r8, r3
 8006d84:	dc01      	bgt.n	8006d8a <__ieee754_pow+0x6a>
 8006d86:	d10f      	bne.n	8006da8 <__ieee754_pow+0x88>
 8006d88:	b172      	cbz	r2, 8006da8 <__ieee754_pow+0x88>
 8006d8a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8006d8e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8006d92:	ea55 050a 	orrs.w	r5, r5, sl
 8006d96:	d1dc      	bne.n	8006d52 <__ieee754_pow+0x32>
 8006d98:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006d9c:	18db      	adds	r3, r3, r3
 8006d9e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8006da2:	4152      	adcs	r2, r2
 8006da4:	429d      	cmp	r5, r3
 8006da6:	e7d0      	b.n	8006d4a <__ieee754_pow+0x2a>
 8006da8:	2d00      	cmp	r5, #0
 8006daa:	da3b      	bge.n	8006e24 <__ieee754_pow+0x104>
 8006dac:	4b72      	ldr	r3, [pc, #456]	; (8006f78 <__ieee754_pow+0x258>)
 8006dae:	4598      	cmp	r8, r3
 8006db0:	dc51      	bgt.n	8006e56 <__ieee754_pow+0x136>
 8006db2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006db6:	4598      	cmp	r8, r3
 8006db8:	f340 84ab 	ble.w	8007712 <__ieee754_pow+0x9f2>
 8006dbc:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006dc0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006dc4:	2b14      	cmp	r3, #20
 8006dc6:	dd0f      	ble.n	8006de8 <__ieee754_pow+0xc8>
 8006dc8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006dcc:	fa22 f103 	lsr.w	r1, r2, r3
 8006dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	f040 849c 	bne.w	8007712 <__ieee754_pow+0x9f2>
 8006dda:	f001 0101 	and.w	r1, r1, #1
 8006dde:	f1c1 0302 	rsb	r3, r1, #2
 8006de2:	9304      	str	r3, [sp, #16]
 8006de4:	b182      	cbz	r2, 8006e08 <__ieee754_pow+0xe8>
 8006de6:	e05f      	b.n	8006ea8 <__ieee754_pow+0x188>
 8006de8:	2a00      	cmp	r2, #0
 8006dea:	d15b      	bne.n	8006ea4 <__ieee754_pow+0x184>
 8006dec:	f1c3 0314 	rsb	r3, r3, #20
 8006df0:	fa48 f103 	asr.w	r1, r8, r3
 8006df4:	fa01 f303 	lsl.w	r3, r1, r3
 8006df8:	4543      	cmp	r3, r8
 8006dfa:	f040 8487 	bne.w	800770c <__ieee754_pow+0x9ec>
 8006dfe:	f001 0101 	and.w	r1, r1, #1
 8006e02:	f1c1 0302 	rsb	r3, r1, #2
 8006e06:	9304      	str	r3, [sp, #16]
 8006e08:	4b5c      	ldr	r3, [pc, #368]	; (8006f7c <__ieee754_pow+0x25c>)
 8006e0a:	4598      	cmp	r8, r3
 8006e0c:	d132      	bne.n	8006e74 <__ieee754_pow+0x154>
 8006e0e:	f1b9 0f00 	cmp.w	r9, #0
 8006e12:	f280 8477 	bge.w	8007704 <__ieee754_pow+0x9e4>
 8006e16:	4959      	ldr	r1, [pc, #356]	; (8006f7c <__ieee754_pow+0x25c>)
 8006e18:	4632      	mov	r2, r6
 8006e1a:	463b      	mov	r3, r7
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	f7f9 fd0d 	bl	800083c <__aeabi_ddiv>
 8006e22:	e79c      	b.n	8006d5e <__ieee754_pow+0x3e>
 8006e24:	2300      	movs	r3, #0
 8006e26:	9304      	str	r3, [sp, #16]
 8006e28:	2a00      	cmp	r2, #0
 8006e2a:	d13d      	bne.n	8006ea8 <__ieee754_pow+0x188>
 8006e2c:	4b51      	ldr	r3, [pc, #324]	; (8006f74 <__ieee754_pow+0x254>)
 8006e2e:	4598      	cmp	r8, r3
 8006e30:	d1ea      	bne.n	8006e08 <__ieee754_pow+0xe8>
 8006e32:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006e36:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006e3a:	ea53 030a 	orrs.w	r3, r3, sl
 8006e3e:	f000 8459 	beq.w	80076f4 <__ieee754_pow+0x9d4>
 8006e42:	4b4f      	ldr	r3, [pc, #316]	; (8006f80 <__ieee754_pow+0x260>)
 8006e44:	429c      	cmp	r4, r3
 8006e46:	dd08      	ble.n	8006e5a <__ieee754_pow+0x13a>
 8006e48:	f1b9 0f00 	cmp.w	r9, #0
 8006e4c:	f2c0 8456 	blt.w	80076fc <__ieee754_pow+0x9dc>
 8006e50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e54:	e783      	b.n	8006d5e <__ieee754_pow+0x3e>
 8006e56:	2302      	movs	r3, #2
 8006e58:	e7e5      	b.n	8006e26 <__ieee754_pow+0x106>
 8006e5a:	f1b9 0f00 	cmp.w	r9, #0
 8006e5e:	f04f 0000 	mov.w	r0, #0
 8006e62:	f04f 0100 	mov.w	r1, #0
 8006e66:	f6bf af7a 	bge.w	8006d5e <__ieee754_pow+0x3e>
 8006e6a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006e6e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006e72:	e774      	b.n	8006d5e <__ieee754_pow+0x3e>
 8006e74:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8006e78:	d106      	bne.n	8006e88 <__ieee754_pow+0x168>
 8006e7a:	4632      	mov	r2, r6
 8006e7c:	463b      	mov	r3, r7
 8006e7e:	4630      	mov	r0, r6
 8006e80:	4639      	mov	r1, r7
 8006e82:	f7f9 fbb1 	bl	80005e8 <__aeabi_dmul>
 8006e86:	e76a      	b.n	8006d5e <__ieee754_pow+0x3e>
 8006e88:	4b3e      	ldr	r3, [pc, #248]	; (8006f84 <__ieee754_pow+0x264>)
 8006e8a:	4599      	cmp	r9, r3
 8006e8c:	d10c      	bne.n	8006ea8 <__ieee754_pow+0x188>
 8006e8e:	2d00      	cmp	r5, #0
 8006e90:	db0a      	blt.n	8006ea8 <__ieee754_pow+0x188>
 8006e92:	ec47 6b10 	vmov	d0, r6, r7
 8006e96:	b009      	add	sp, #36	; 0x24
 8006e98:	ecbd 8b06 	vpop	{d8-d10}
 8006e9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea0:	f000 bd20 	b.w	80078e4 <__ieee754_sqrt>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	9304      	str	r3, [sp, #16]
 8006ea8:	ec47 6b10 	vmov	d0, r6, r7
 8006eac:	f000 fc92 	bl	80077d4 <fabs>
 8006eb0:	ec51 0b10 	vmov	r0, r1, d0
 8006eb4:	f1ba 0f00 	cmp.w	sl, #0
 8006eb8:	d129      	bne.n	8006f0e <__ieee754_pow+0x1ee>
 8006eba:	b124      	cbz	r4, 8006ec6 <__ieee754_pow+0x1a6>
 8006ebc:	4b2f      	ldr	r3, [pc, #188]	; (8006f7c <__ieee754_pow+0x25c>)
 8006ebe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d123      	bne.n	8006f0e <__ieee754_pow+0x1ee>
 8006ec6:	f1b9 0f00 	cmp.w	r9, #0
 8006eca:	da05      	bge.n	8006ed8 <__ieee754_pow+0x1b8>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	460b      	mov	r3, r1
 8006ed0:	2000      	movs	r0, #0
 8006ed2:	492a      	ldr	r1, [pc, #168]	; (8006f7c <__ieee754_pow+0x25c>)
 8006ed4:	f7f9 fcb2 	bl	800083c <__aeabi_ddiv>
 8006ed8:	2d00      	cmp	r5, #0
 8006eda:	f6bf af40 	bge.w	8006d5e <__ieee754_pow+0x3e>
 8006ede:	9b04      	ldr	r3, [sp, #16]
 8006ee0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006ee4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006ee8:	431c      	orrs	r4, r3
 8006eea:	d108      	bne.n	8006efe <__ieee754_pow+0x1de>
 8006eec:	4602      	mov	r2, r0
 8006eee:	460b      	mov	r3, r1
 8006ef0:	4610      	mov	r0, r2
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	f7f9 f9c0 	bl	8000278 <__aeabi_dsub>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	e78f      	b.n	8006e1e <__ieee754_pow+0xfe>
 8006efe:	9b04      	ldr	r3, [sp, #16]
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	f47f af2c 	bne.w	8006d5e <__ieee754_pow+0x3e>
 8006f06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	e727      	b.n	8006d5e <__ieee754_pow+0x3e>
 8006f0e:	0feb      	lsrs	r3, r5, #31
 8006f10:	3b01      	subs	r3, #1
 8006f12:	9306      	str	r3, [sp, #24]
 8006f14:	9a06      	ldr	r2, [sp, #24]
 8006f16:	9b04      	ldr	r3, [sp, #16]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	d102      	bne.n	8006f22 <__ieee754_pow+0x202>
 8006f1c:	4632      	mov	r2, r6
 8006f1e:	463b      	mov	r3, r7
 8006f20:	e7e6      	b.n	8006ef0 <__ieee754_pow+0x1d0>
 8006f22:	4b19      	ldr	r3, [pc, #100]	; (8006f88 <__ieee754_pow+0x268>)
 8006f24:	4598      	cmp	r8, r3
 8006f26:	f340 80fb 	ble.w	8007120 <__ieee754_pow+0x400>
 8006f2a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006f2e:	4598      	cmp	r8, r3
 8006f30:	4b13      	ldr	r3, [pc, #76]	; (8006f80 <__ieee754_pow+0x260>)
 8006f32:	dd0c      	ble.n	8006f4e <__ieee754_pow+0x22e>
 8006f34:	429c      	cmp	r4, r3
 8006f36:	dc0f      	bgt.n	8006f58 <__ieee754_pow+0x238>
 8006f38:	f1b9 0f00 	cmp.w	r9, #0
 8006f3c:	da0f      	bge.n	8006f5e <__ieee754_pow+0x23e>
 8006f3e:	2000      	movs	r0, #0
 8006f40:	b009      	add	sp, #36	; 0x24
 8006f42:	ecbd 8b06 	vpop	{d8-d10}
 8006f46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f4a:	f000 bc3a 	b.w	80077c2 <__math_oflow>
 8006f4e:	429c      	cmp	r4, r3
 8006f50:	dbf2      	blt.n	8006f38 <__ieee754_pow+0x218>
 8006f52:	4b0a      	ldr	r3, [pc, #40]	; (8006f7c <__ieee754_pow+0x25c>)
 8006f54:	429c      	cmp	r4, r3
 8006f56:	dd19      	ble.n	8006f8c <__ieee754_pow+0x26c>
 8006f58:	f1b9 0f00 	cmp.w	r9, #0
 8006f5c:	dcef      	bgt.n	8006f3e <__ieee754_pow+0x21e>
 8006f5e:	2000      	movs	r0, #0
 8006f60:	b009      	add	sp, #36	; 0x24
 8006f62:	ecbd 8b06 	vpop	{d8-d10}
 8006f66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f6a:	f000 bc21 	b.w	80077b0 <__math_uflow>
 8006f6e:	bf00      	nop
 8006f70:	fff00000 	.word	0xfff00000
 8006f74:	7ff00000 	.word	0x7ff00000
 8006f78:	433fffff 	.word	0x433fffff
 8006f7c:	3ff00000 	.word	0x3ff00000
 8006f80:	3fefffff 	.word	0x3fefffff
 8006f84:	3fe00000 	.word	0x3fe00000
 8006f88:	41e00000 	.word	0x41e00000
 8006f8c:	4b60      	ldr	r3, [pc, #384]	; (8007110 <__ieee754_pow+0x3f0>)
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f7f9 f972 	bl	8000278 <__aeabi_dsub>
 8006f94:	a354      	add	r3, pc, #336	; (adr r3, 80070e8 <__ieee754_pow+0x3c8>)
 8006f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9a:	4604      	mov	r4, r0
 8006f9c:	460d      	mov	r5, r1
 8006f9e:	f7f9 fb23 	bl	80005e8 <__aeabi_dmul>
 8006fa2:	a353      	add	r3, pc, #332	; (adr r3, 80070f0 <__ieee754_pow+0x3d0>)
 8006fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa8:	4606      	mov	r6, r0
 8006faa:	460f      	mov	r7, r1
 8006fac:	4620      	mov	r0, r4
 8006fae:	4629      	mov	r1, r5
 8006fb0:	f7f9 fb1a 	bl	80005e8 <__aeabi_dmul>
 8006fb4:	4b57      	ldr	r3, [pc, #348]	; (8007114 <__ieee754_pow+0x3f4>)
 8006fb6:	4682      	mov	sl, r0
 8006fb8:	468b      	mov	fp, r1
 8006fba:	2200      	movs	r2, #0
 8006fbc:	4620      	mov	r0, r4
 8006fbe:	4629      	mov	r1, r5
 8006fc0:	f7f9 fb12 	bl	80005e8 <__aeabi_dmul>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	460b      	mov	r3, r1
 8006fc8:	a14b      	add	r1, pc, #300	; (adr r1, 80070f8 <__ieee754_pow+0x3d8>)
 8006fca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fce:	f7f9 f953 	bl	8000278 <__aeabi_dsub>
 8006fd2:	4622      	mov	r2, r4
 8006fd4:	462b      	mov	r3, r5
 8006fd6:	f7f9 fb07 	bl	80005e8 <__aeabi_dmul>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	2000      	movs	r0, #0
 8006fe0:	494d      	ldr	r1, [pc, #308]	; (8007118 <__ieee754_pow+0x3f8>)
 8006fe2:	f7f9 f949 	bl	8000278 <__aeabi_dsub>
 8006fe6:	4622      	mov	r2, r4
 8006fe8:	4680      	mov	r8, r0
 8006fea:	4689      	mov	r9, r1
 8006fec:	462b      	mov	r3, r5
 8006fee:	4620      	mov	r0, r4
 8006ff0:	4629      	mov	r1, r5
 8006ff2:	f7f9 faf9 	bl	80005e8 <__aeabi_dmul>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	4640      	mov	r0, r8
 8006ffc:	4649      	mov	r1, r9
 8006ffe:	f7f9 faf3 	bl	80005e8 <__aeabi_dmul>
 8007002:	a33f      	add	r3, pc, #252	; (adr r3, 8007100 <__ieee754_pow+0x3e0>)
 8007004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007008:	f7f9 faee 	bl	80005e8 <__aeabi_dmul>
 800700c:	4602      	mov	r2, r0
 800700e:	460b      	mov	r3, r1
 8007010:	4650      	mov	r0, sl
 8007012:	4659      	mov	r1, fp
 8007014:	f7f9 f930 	bl	8000278 <__aeabi_dsub>
 8007018:	4602      	mov	r2, r0
 800701a:	460b      	mov	r3, r1
 800701c:	4680      	mov	r8, r0
 800701e:	4689      	mov	r9, r1
 8007020:	4630      	mov	r0, r6
 8007022:	4639      	mov	r1, r7
 8007024:	f7f9 f92a 	bl	800027c <__adddf3>
 8007028:	2000      	movs	r0, #0
 800702a:	4632      	mov	r2, r6
 800702c:	463b      	mov	r3, r7
 800702e:	4604      	mov	r4, r0
 8007030:	460d      	mov	r5, r1
 8007032:	f7f9 f921 	bl	8000278 <__aeabi_dsub>
 8007036:	4602      	mov	r2, r0
 8007038:	460b      	mov	r3, r1
 800703a:	4640      	mov	r0, r8
 800703c:	4649      	mov	r1, r9
 800703e:	f7f9 f91b 	bl	8000278 <__aeabi_dsub>
 8007042:	9b04      	ldr	r3, [sp, #16]
 8007044:	9a06      	ldr	r2, [sp, #24]
 8007046:	3b01      	subs	r3, #1
 8007048:	4313      	orrs	r3, r2
 800704a:	4682      	mov	sl, r0
 800704c:	468b      	mov	fp, r1
 800704e:	f040 81e7 	bne.w	8007420 <__ieee754_pow+0x700>
 8007052:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8007108 <__ieee754_pow+0x3e8>
 8007056:	eeb0 8a47 	vmov.f32	s16, s14
 800705a:	eef0 8a67 	vmov.f32	s17, s15
 800705e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007062:	2600      	movs	r6, #0
 8007064:	4632      	mov	r2, r6
 8007066:	463b      	mov	r3, r7
 8007068:	e9dd 0100 	ldrd	r0, r1, [sp]
 800706c:	f7f9 f904 	bl	8000278 <__aeabi_dsub>
 8007070:	4622      	mov	r2, r4
 8007072:	462b      	mov	r3, r5
 8007074:	f7f9 fab8 	bl	80005e8 <__aeabi_dmul>
 8007078:	e9dd 2300 	ldrd	r2, r3, [sp]
 800707c:	4680      	mov	r8, r0
 800707e:	4689      	mov	r9, r1
 8007080:	4650      	mov	r0, sl
 8007082:	4659      	mov	r1, fp
 8007084:	f7f9 fab0 	bl	80005e8 <__aeabi_dmul>
 8007088:	4602      	mov	r2, r0
 800708a:	460b      	mov	r3, r1
 800708c:	4640      	mov	r0, r8
 800708e:	4649      	mov	r1, r9
 8007090:	f7f9 f8f4 	bl	800027c <__adddf3>
 8007094:	4632      	mov	r2, r6
 8007096:	463b      	mov	r3, r7
 8007098:	4680      	mov	r8, r0
 800709a:	4689      	mov	r9, r1
 800709c:	4620      	mov	r0, r4
 800709e:	4629      	mov	r1, r5
 80070a0:	f7f9 faa2 	bl	80005e8 <__aeabi_dmul>
 80070a4:	460b      	mov	r3, r1
 80070a6:	4604      	mov	r4, r0
 80070a8:	460d      	mov	r5, r1
 80070aa:	4602      	mov	r2, r0
 80070ac:	4649      	mov	r1, r9
 80070ae:	4640      	mov	r0, r8
 80070b0:	f7f9 f8e4 	bl	800027c <__adddf3>
 80070b4:	4b19      	ldr	r3, [pc, #100]	; (800711c <__ieee754_pow+0x3fc>)
 80070b6:	4299      	cmp	r1, r3
 80070b8:	ec45 4b19 	vmov	d9, r4, r5
 80070bc:	4606      	mov	r6, r0
 80070be:	460f      	mov	r7, r1
 80070c0:	468b      	mov	fp, r1
 80070c2:	f340 82f0 	ble.w	80076a6 <__ieee754_pow+0x986>
 80070c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80070ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80070ce:	4303      	orrs	r3, r0
 80070d0:	f000 81e4 	beq.w	800749c <__ieee754_pow+0x77c>
 80070d4:	ec51 0b18 	vmov	r0, r1, d8
 80070d8:	2200      	movs	r2, #0
 80070da:	2300      	movs	r3, #0
 80070dc:	f7f9 fcf6 	bl	8000acc <__aeabi_dcmplt>
 80070e0:	3800      	subs	r0, #0
 80070e2:	bf18      	it	ne
 80070e4:	2001      	movne	r0, #1
 80070e6:	e72b      	b.n	8006f40 <__ieee754_pow+0x220>
 80070e8:	60000000 	.word	0x60000000
 80070ec:	3ff71547 	.word	0x3ff71547
 80070f0:	f85ddf44 	.word	0xf85ddf44
 80070f4:	3e54ae0b 	.word	0x3e54ae0b
 80070f8:	55555555 	.word	0x55555555
 80070fc:	3fd55555 	.word	0x3fd55555
 8007100:	652b82fe 	.word	0x652b82fe
 8007104:	3ff71547 	.word	0x3ff71547
 8007108:	00000000 	.word	0x00000000
 800710c:	bff00000 	.word	0xbff00000
 8007110:	3ff00000 	.word	0x3ff00000
 8007114:	3fd00000 	.word	0x3fd00000
 8007118:	3fe00000 	.word	0x3fe00000
 800711c:	408fffff 	.word	0x408fffff
 8007120:	4bd5      	ldr	r3, [pc, #852]	; (8007478 <__ieee754_pow+0x758>)
 8007122:	402b      	ands	r3, r5
 8007124:	2200      	movs	r2, #0
 8007126:	b92b      	cbnz	r3, 8007134 <__ieee754_pow+0x414>
 8007128:	4bd4      	ldr	r3, [pc, #848]	; (800747c <__ieee754_pow+0x75c>)
 800712a:	f7f9 fa5d 	bl	80005e8 <__aeabi_dmul>
 800712e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8007132:	460c      	mov	r4, r1
 8007134:	1523      	asrs	r3, r4, #20
 8007136:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800713a:	4413      	add	r3, r2
 800713c:	9305      	str	r3, [sp, #20]
 800713e:	4bd0      	ldr	r3, [pc, #832]	; (8007480 <__ieee754_pow+0x760>)
 8007140:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007144:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007148:	429c      	cmp	r4, r3
 800714a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800714e:	dd08      	ble.n	8007162 <__ieee754_pow+0x442>
 8007150:	4bcc      	ldr	r3, [pc, #816]	; (8007484 <__ieee754_pow+0x764>)
 8007152:	429c      	cmp	r4, r3
 8007154:	f340 8162 	ble.w	800741c <__ieee754_pow+0x6fc>
 8007158:	9b05      	ldr	r3, [sp, #20]
 800715a:	3301      	adds	r3, #1
 800715c:	9305      	str	r3, [sp, #20]
 800715e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007162:	2400      	movs	r4, #0
 8007164:	00e3      	lsls	r3, r4, #3
 8007166:	9307      	str	r3, [sp, #28]
 8007168:	4bc7      	ldr	r3, [pc, #796]	; (8007488 <__ieee754_pow+0x768>)
 800716a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800716e:	ed93 7b00 	vldr	d7, [r3]
 8007172:	4629      	mov	r1, r5
 8007174:	ec53 2b17 	vmov	r2, r3, d7
 8007178:	eeb0 9a47 	vmov.f32	s18, s14
 800717c:	eef0 9a67 	vmov.f32	s19, s15
 8007180:	4682      	mov	sl, r0
 8007182:	f7f9 f879 	bl	8000278 <__aeabi_dsub>
 8007186:	4652      	mov	r2, sl
 8007188:	4606      	mov	r6, r0
 800718a:	460f      	mov	r7, r1
 800718c:	462b      	mov	r3, r5
 800718e:	ec51 0b19 	vmov	r0, r1, d9
 8007192:	f7f9 f873 	bl	800027c <__adddf3>
 8007196:	4602      	mov	r2, r0
 8007198:	460b      	mov	r3, r1
 800719a:	2000      	movs	r0, #0
 800719c:	49bb      	ldr	r1, [pc, #748]	; (800748c <__ieee754_pow+0x76c>)
 800719e:	f7f9 fb4d 	bl	800083c <__aeabi_ddiv>
 80071a2:	ec41 0b1a 	vmov	d10, r0, r1
 80071a6:	4602      	mov	r2, r0
 80071a8:	460b      	mov	r3, r1
 80071aa:	4630      	mov	r0, r6
 80071ac:	4639      	mov	r1, r7
 80071ae:	f7f9 fa1b 	bl	80005e8 <__aeabi_dmul>
 80071b2:	2300      	movs	r3, #0
 80071b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071b8:	9302      	str	r3, [sp, #8]
 80071ba:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80071be:	46ab      	mov	fp, r5
 80071c0:	106d      	asrs	r5, r5, #1
 80071c2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80071c6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80071ca:	ec41 0b18 	vmov	d8, r0, r1
 80071ce:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80071d2:	2200      	movs	r2, #0
 80071d4:	4640      	mov	r0, r8
 80071d6:	4649      	mov	r1, r9
 80071d8:	4614      	mov	r4, r2
 80071da:	461d      	mov	r5, r3
 80071dc:	f7f9 fa04 	bl	80005e8 <__aeabi_dmul>
 80071e0:	4602      	mov	r2, r0
 80071e2:	460b      	mov	r3, r1
 80071e4:	4630      	mov	r0, r6
 80071e6:	4639      	mov	r1, r7
 80071e8:	f7f9 f846 	bl	8000278 <__aeabi_dsub>
 80071ec:	ec53 2b19 	vmov	r2, r3, d9
 80071f0:	4606      	mov	r6, r0
 80071f2:	460f      	mov	r7, r1
 80071f4:	4620      	mov	r0, r4
 80071f6:	4629      	mov	r1, r5
 80071f8:	f7f9 f83e 	bl	8000278 <__aeabi_dsub>
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	4650      	mov	r0, sl
 8007202:	4659      	mov	r1, fp
 8007204:	f7f9 f838 	bl	8000278 <__aeabi_dsub>
 8007208:	4642      	mov	r2, r8
 800720a:	464b      	mov	r3, r9
 800720c:	f7f9 f9ec 	bl	80005e8 <__aeabi_dmul>
 8007210:	4602      	mov	r2, r0
 8007212:	460b      	mov	r3, r1
 8007214:	4630      	mov	r0, r6
 8007216:	4639      	mov	r1, r7
 8007218:	f7f9 f82e 	bl	8000278 <__aeabi_dsub>
 800721c:	ec53 2b1a 	vmov	r2, r3, d10
 8007220:	f7f9 f9e2 	bl	80005e8 <__aeabi_dmul>
 8007224:	ec53 2b18 	vmov	r2, r3, d8
 8007228:	ec41 0b19 	vmov	d9, r0, r1
 800722c:	ec51 0b18 	vmov	r0, r1, d8
 8007230:	f7f9 f9da 	bl	80005e8 <__aeabi_dmul>
 8007234:	a37c      	add	r3, pc, #496	; (adr r3, 8007428 <__ieee754_pow+0x708>)
 8007236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723a:	4604      	mov	r4, r0
 800723c:	460d      	mov	r5, r1
 800723e:	f7f9 f9d3 	bl	80005e8 <__aeabi_dmul>
 8007242:	a37b      	add	r3, pc, #492	; (adr r3, 8007430 <__ieee754_pow+0x710>)
 8007244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007248:	f7f9 f818 	bl	800027c <__adddf3>
 800724c:	4622      	mov	r2, r4
 800724e:	462b      	mov	r3, r5
 8007250:	f7f9 f9ca 	bl	80005e8 <__aeabi_dmul>
 8007254:	a378      	add	r3, pc, #480	; (adr r3, 8007438 <__ieee754_pow+0x718>)
 8007256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725a:	f7f9 f80f 	bl	800027c <__adddf3>
 800725e:	4622      	mov	r2, r4
 8007260:	462b      	mov	r3, r5
 8007262:	f7f9 f9c1 	bl	80005e8 <__aeabi_dmul>
 8007266:	a376      	add	r3, pc, #472	; (adr r3, 8007440 <__ieee754_pow+0x720>)
 8007268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726c:	f7f9 f806 	bl	800027c <__adddf3>
 8007270:	4622      	mov	r2, r4
 8007272:	462b      	mov	r3, r5
 8007274:	f7f9 f9b8 	bl	80005e8 <__aeabi_dmul>
 8007278:	a373      	add	r3, pc, #460	; (adr r3, 8007448 <__ieee754_pow+0x728>)
 800727a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800727e:	f7f8 fffd 	bl	800027c <__adddf3>
 8007282:	4622      	mov	r2, r4
 8007284:	462b      	mov	r3, r5
 8007286:	f7f9 f9af 	bl	80005e8 <__aeabi_dmul>
 800728a:	a371      	add	r3, pc, #452	; (adr r3, 8007450 <__ieee754_pow+0x730>)
 800728c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007290:	f7f8 fff4 	bl	800027c <__adddf3>
 8007294:	4622      	mov	r2, r4
 8007296:	4606      	mov	r6, r0
 8007298:	460f      	mov	r7, r1
 800729a:	462b      	mov	r3, r5
 800729c:	4620      	mov	r0, r4
 800729e:	4629      	mov	r1, r5
 80072a0:	f7f9 f9a2 	bl	80005e8 <__aeabi_dmul>
 80072a4:	4602      	mov	r2, r0
 80072a6:	460b      	mov	r3, r1
 80072a8:	4630      	mov	r0, r6
 80072aa:	4639      	mov	r1, r7
 80072ac:	f7f9 f99c 	bl	80005e8 <__aeabi_dmul>
 80072b0:	4642      	mov	r2, r8
 80072b2:	4604      	mov	r4, r0
 80072b4:	460d      	mov	r5, r1
 80072b6:	464b      	mov	r3, r9
 80072b8:	ec51 0b18 	vmov	r0, r1, d8
 80072bc:	f7f8 ffde 	bl	800027c <__adddf3>
 80072c0:	ec53 2b19 	vmov	r2, r3, d9
 80072c4:	f7f9 f990 	bl	80005e8 <__aeabi_dmul>
 80072c8:	4622      	mov	r2, r4
 80072ca:	462b      	mov	r3, r5
 80072cc:	f7f8 ffd6 	bl	800027c <__adddf3>
 80072d0:	4642      	mov	r2, r8
 80072d2:	4682      	mov	sl, r0
 80072d4:	468b      	mov	fp, r1
 80072d6:	464b      	mov	r3, r9
 80072d8:	4640      	mov	r0, r8
 80072da:	4649      	mov	r1, r9
 80072dc:	f7f9 f984 	bl	80005e8 <__aeabi_dmul>
 80072e0:	4b6b      	ldr	r3, [pc, #428]	; (8007490 <__ieee754_pow+0x770>)
 80072e2:	2200      	movs	r2, #0
 80072e4:	4606      	mov	r6, r0
 80072e6:	460f      	mov	r7, r1
 80072e8:	f7f8 ffc8 	bl	800027c <__adddf3>
 80072ec:	4652      	mov	r2, sl
 80072ee:	465b      	mov	r3, fp
 80072f0:	f7f8 ffc4 	bl	800027c <__adddf3>
 80072f4:	2000      	movs	r0, #0
 80072f6:	4604      	mov	r4, r0
 80072f8:	460d      	mov	r5, r1
 80072fa:	4602      	mov	r2, r0
 80072fc:	460b      	mov	r3, r1
 80072fe:	4640      	mov	r0, r8
 8007300:	4649      	mov	r1, r9
 8007302:	f7f9 f971 	bl	80005e8 <__aeabi_dmul>
 8007306:	4b62      	ldr	r3, [pc, #392]	; (8007490 <__ieee754_pow+0x770>)
 8007308:	4680      	mov	r8, r0
 800730a:	4689      	mov	r9, r1
 800730c:	2200      	movs	r2, #0
 800730e:	4620      	mov	r0, r4
 8007310:	4629      	mov	r1, r5
 8007312:	f7f8 ffb1 	bl	8000278 <__aeabi_dsub>
 8007316:	4632      	mov	r2, r6
 8007318:	463b      	mov	r3, r7
 800731a:	f7f8 ffad 	bl	8000278 <__aeabi_dsub>
 800731e:	4602      	mov	r2, r0
 8007320:	460b      	mov	r3, r1
 8007322:	4650      	mov	r0, sl
 8007324:	4659      	mov	r1, fp
 8007326:	f7f8 ffa7 	bl	8000278 <__aeabi_dsub>
 800732a:	ec53 2b18 	vmov	r2, r3, d8
 800732e:	f7f9 f95b 	bl	80005e8 <__aeabi_dmul>
 8007332:	4622      	mov	r2, r4
 8007334:	4606      	mov	r6, r0
 8007336:	460f      	mov	r7, r1
 8007338:	462b      	mov	r3, r5
 800733a:	ec51 0b19 	vmov	r0, r1, d9
 800733e:	f7f9 f953 	bl	80005e8 <__aeabi_dmul>
 8007342:	4602      	mov	r2, r0
 8007344:	460b      	mov	r3, r1
 8007346:	4630      	mov	r0, r6
 8007348:	4639      	mov	r1, r7
 800734a:	f7f8 ff97 	bl	800027c <__adddf3>
 800734e:	4606      	mov	r6, r0
 8007350:	460f      	mov	r7, r1
 8007352:	4602      	mov	r2, r0
 8007354:	460b      	mov	r3, r1
 8007356:	4640      	mov	r0, r8
 8007358:	4649      	mov	r1, r9
 800735a:	f7f8 ff8f 	bl	800027c <__adddf3>
 800735e:	a33e      	add	r3, pc, #248	; (adr r3, 8007458 <__ieee754_pow+0x738>)
 8007360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007364:	2000      	movs	r0, #0
 8007366:	4604      	mov	r4, r0
 8007368:	460d      	mov	r5, r1
 800736a:	f7f9 f93d 	bl	80005e8 <__aeabi_dmul>
 800736e:	4642      	mov	r2, r8
 8007370:	ec41 0b18 	vmov	d8, r0, r1
 8007374:	464b      	mov	r3, r9
 8007376:	4620      	mov	r0, r4
 8007378:	4629      	mov	r1, r5
 800737a:	f7f8 ff7d 	bl	8000278 <__aeabi_dsub>
 800737e:	4602      	mov	r2, r0
 8007380:	460b      	mov	r3, r1
 8007382:	4630      	mov	r0, r6
 8007384:	4639      	mov	r1, r7
 8007386:	f7f8 ff77 	bl	8000278 <__aeabi_dsub>
 800738a:	a335      	add	r3, pc, #212	; (adr r3, 8007460 <__ieee754_pow+0x740>)
 800738c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007390:	f7f9 f92a 	bl	80005e8 <__aeabi_dmul>
 8007394:	a334      	add	r3, pc, #208	; (adr r3, 8007468 <__ieee754_pow+0x748>)
 8007396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739a:	4606      	mov	r6, r0
 800739c:	460f      	mov	r7, r1
 800739e:	4620      	mov	r0, r4
 80073a0:	4629      	mov	r1, r5
 80073a2:	f7f9 f921 	bl	80005e8 <__aeabi_dmul>
 80073a6:	4602      	mov	r2, r0
 80073a8:	460b      	mov	r3, r1
 80073aa:	4630      	mov	r0, r6
 80073ac:	4639      	mov	r1, r7
 80073ae:	f7f8 ff65 	bl	800027c <__adddf3>
 80073b2:	9a07      	ldr	r2, [sp, #28]
 80073b4:	4b37      	ldr	r3, [pc, #220]	; (8007494 <__ieee754_pow+0x774>)
 80073b6:	4413      	add	r3, r2
 80073b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073bc:	f7f8 ff5e 	bl	800027c <__adddf3>
 80073c0:	4682      	mov	sl, r0
 80073c2:	9805      	ldr	r0, [sp, #20]
 80073c4:	468b      	mov	fp, r1
 80073c6:	f7f9 f8a5 	bl	8000514 <__aeabi_i2d>
 80073ca:	9a07      	ldr	r2, [sp, #28]
 80073cc:	4b32      	ldr	r3, [pc, #200]	; (8007498 <__ieee754_pow+0x778>)
 80073ce:	4413      	add	r3, r2
 80073d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80073d4:	4606      	mov	r6, r0
 80073d6:	460f      	mov	r7, r1
 80073d8:	4652      	mov	r2, sl
 80073da:	465b      	mov	r3, fp
 80073dc:	ec51 0b18 	vmov	r0, r1, d8
 80073e0:	f7f8 ff4c 	bl	800027c <__adddf3>
 80073e4:	4642      	mov	r2, r8
 80073e6:	464b      	mov	r3, r9
 80073e8:	f7f8 ff48 	bl	800027c <__adddf3>
 80073ec:	4632      	mov	r2, r6
 80073ee:	463b      	mov	r3, r7
 80073f0:	f7f8 ff44 	bl	800027c <__adddf3>
 80073f4:	2000      	movs	r0, #0
 80073f6:	4632      	mov	r2, r6
 80073f8:	463b      	mov	r3, r7
 80073fa:	4604      	mov	r4, r0
 80073fc:	460d      	mov	r5, r1
 80073fe:	f7f8 ff3b 	bl	8000278 <__aeabi_dsub>
 8007402:	4642      	mov	r2, r8
 8007404:	464b      	mov	r3, r9
 8007406:	f7f8 ff37 	bl	8000278 <__aeabi_dsub>
 800740a:	ec53 2b18 	vmov	r2, r3, d8
 800740e:	f7f8 ff33 	bl	8000278 <__aeabi_dsub>
 8007412:	4602      	mov	r2, r0
 8007414:	460b      	mov	r3, r1
 8007416:	4650      	mov	r0, sl
 8007418:	4659      	mov	r1, fp
 800741a:	e610      	b.n	800703e <__ieee754_pow+0x31e>
 800741c:	2401      	movs	r4, #1
 800741e:	e6a1      	b.n	8007164 <__ieee754_pow+0x444>
 8007420:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8007470 <__ieee754_pow+0x750>
 8007424:	e617      	b.n	8007056 <__ieee754_pow+0x336>
 8007426:	bf00      	nop
 8007428:	4a454eef 	.word	0x4a454eef
 800742c:	3fca7e28 	.word	0x3fca7e28
 8007430:	93c9db65 	.word	0x93c9db65
 8007434:	3fcd864a 	.word	0x3fcd864a
 8007438:	a91d4101 	.word	0xa91d4101
 800743c:	3fd17460 	.word	0x3fd17460
 8007440:	518f264d 	.word	0x518f264d
 8007444:	3fd55555 	.word	0x3fd55555
 8007448:	db6fabff 	.word	0xdb6fabff
 800744c:	3fdb6db6 	.word	0x3fdb6db6
 8007450:	33333303 	.word	0x33333303
 8007454:	3fe33333 	.word	0x3fe33333
 8007458:	e0000000 	.word	0xe0000000
 800745c:	3feec709 	.word	0x3feec709
 8007460:	dc3a03fd 	.word	0xdc3a03fd
 8007464:	3feec709 	.word	0x3feec709
 8007468:	145b01f5 	.word	0x145b01f5
 800746c:	be3e2fe0 	.word	0xbe3e2fe0
 8007470:	00000000 	.word	0x00000000
 8007474:	3ff00000 	.word	0x3ff00000
 8007478:	7ff00000 	.word	0x7ff00000
 800747c:	43400000 	.word	0x43400000
 8007480:	0003988e 	.word	0x0003988e
 8007484:	000bb679 	.word	0x000bb679
 8007488:	08007b48 	.word	0x08007b48
 800748c:	3ff00000 	.word	0x3ff00000
 8007490:	40080000 	.word	0x40080000
 8007494:	08007b68 	.word	0x08007b68
 8007498:	08007b58 	.word	0x08007b58
 800749c:	a3b3      	add	r3, pc, #716	; (adr r3, 800776c <__ieee754_pow+0xa4c>)
 800749e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a2:	4640      	mov	r0, r8
 80074a4:	4649      	mov	r1, r9
 80074a6:	f7f8 fee9 	bl	800027c <__adddf3>
 80074aa:	4622      	mov	r2, r4
 80074ac:	ec41 0b1a 	vmov	d10, r0, r1
 80074b0:	462b      	mov	r3, r5
 80074b2:	4630      	mov	r0, r6
 80074b4:	4639      	mov	r1, r7
 80074b6:	f7f8 fedf 	bl	8000278 <__aeabi_dsub>
 80074ba:	4602      	mov	r2, r0
 80074bc:	460b      	mov	r3, r1
 80074be:	ec51 0b1a 	vmov	r0, r1, d10
 80074c2:	f7f9 fb21 	bl	8000b08 <__aeabi_dcmpgt>
 80074c6:	2800      	cmp	r0, #0
 80074c8:	f47f ae04 	bne.w	80070d4 <__ieee754_pow+0x3b4>
 80074cc:	4aa2      	ldr	r2, [pc, #648]	; (8007758 <__ieee754_pow+0xa38>)
 80074ce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80074d2:	4293      	cmp	r3, r2
 80074d4:	f340 8107 	ble.w	80076e6 <__ieee754_pow+0x9c6>
 80074d8:	151b      	asrs	r3, r3, #20
 80074da:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80074de:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80074e2:	fa4a fa03 	asr.w	sl, sl, r3
 80074e6:	44da      	add	sl, fp
 80074e8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80074ec:	489b      	ldr	r0, [pc, #620]	; (800775c <__ieee754_pow+0xa3c>)
 80074ee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80074f2:	4108      	asrs	r0, r1
 80074f4:	ea00 030a 	and.w	r3, r0, sl
 80074f8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80074fc:	f1c1 0114 	rsb	r1, r1, #20
 8007500:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007504:	fa4a fa01 	asr.w	sl, sl, r1
 8007508:	f1bb 0f00 	cmp.w	fp, #0
 800750c:	f04f 0200 	mov.w	r2, #0
 8007510:	4620      	mov	r0, r4
 8007512:	4629      	mov	r1, r5
 8007514:	bfb8      	it	lt
 8007516:	f1ca 0a00 	rsblt	sl, sl, #0
 800751a:	f7f8 fead 	bl	8000278 <__aeabi_dsub>
 800751e:	ec41 0b19 	vmov	d9, r0, r1
 8007522:	4642      	mov	r2, r8
 8007524:	464b      	mov	r3, r9
 8007526:	ec51 0b19 	vmov	r0, r1, d9
 800752a:	f7f8 fea7 	bl	800027c <__adddf3>
 800752e:	a37a      	add	r3, pc, #488	; (adr r3, 8007718 <__ieee754_pow+0x9f8>)
 8007530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007534:	2000      	movs	r0, #0
 8007536:	4604      	mov	r4, r0
 8007538:	460d      	mov	r5, r1
 800753a:	f7f9 f855 	bl	80005e8 <__aeabi_dmul>
 800753e:	ec53 2b19 	vmov	r2, r3, d9
 8007542:	4606      	mov	r6, r0
 8007544:	460f      	mov	r7, r1
 8007546:	4620      	mov	r0, r4
 8007548:	4629      	mov	r1, r5
 800754a:	f7f8 fe95 	bl	8000278 <__aeabi_dsub>
 800754e:	4602      	mov	r2, r0
 8007550:	460b      	mov	r3, r1
 8007552:	4640      	mov	r0, r8
 8007554:	4649      	mov	r1, r9
 8007556:	f7f8 fe8f 	bl	8000278 <__aeabi_dsub>
 800755a:	a371      	add	r3, pc, #452	; (adr r3, 8007720 <__ieee754_pow+0xa00>)
 800755c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007560:	f7f9 f842 	bl	80005e8 <__aeabi_dmul>
 8007564:	a370      	add	r3, pc, #448	; (adr r3, 8007728 <__ieee754_pow+0xa08>)
 8007566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800756a:	4680      	mov	r8, r0
 800756c:	4689      	mov	r9, r1
 800756e:	4620      	mov	r0, r4
 8007570:	4629      	mov	r1, r5
 8007572:	f7f9 f839 	bl	80005e8 <__aeabi_dmul>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	4640      	mov	r0, r8
 800757c:	4649      	mov	r1, r9
 800757e:	f7f8 fe7d 	bl	800027c <__adddf3>
 8007582:	4604      	mov	r4, r0
 8007584:	460d      	mov	r5, r1
 8007586:	4602      	mov	r2, r0
 8007588:	460b      	mov	r3, r1
 800758a:	4630      	mov	r0, r6
 800758c:	4639      	mov	r1, r7
 800758e:	f7f8 fe75 	bl	800027c <__adddf3>
 8007592:	4632      	mov	r2, r6
 8007594:	463b      	mov	r3, r7
 8007596:	4680      	mov	r8, r0
 8007598:	4689      	mov	r9, r1
 800759a:	f7f8 fe6d 	bl	8000278 <__aeabi_dsub>
 800759e:	4602      	mov	r2, r0
 80075a0:	460b      	mov	r3, r1
 80075a2:	4620      	mov	r0, r4
 80075a4:	4629      	mov	r1, r5
 80075a6:	f7f8 fe67 	bl	8000278 <__aeabi_dsub>
 80075aa:	4642      	mov	r2, r8
 80075ac:	4606      	mov	r6, r0
 80075ae:	460f      	mov	r7, r1
 80075b0:	464b      	mov	r3, r9
 80075b2:	4640      	mov	r0, r8
 80075b4:	4649      	mov	r1, r9
 80075b6:	f7f9 f817 	bl	80005e8 <__aeabi_dmul>
 80075ba:	a35d      	add	r3, pc, #372	; (adr r3, 8007730 <__ieee754_pow+0xa10>)
 80075bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c0:	4604      	mov	r4, r0
 80075c2:	460d      	mov	r5, r1
 80075c4:	f7f9 f810 	bl	80005e8 <__aeabi_dmul>
 80075c8:	a35b      	add	r3, pc, #364	; (adr r3, 8007738 <__ieee754_pow+0xa18>)
 80075ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ce:	f7f8 fe53 	bl	8000278 <__aeabi_dsub>
 80075d2:	4622      	mov	r2, r4
 80075d4:	462b      	mov	r3, r5
 80075d6:	f7f9 f807 	bl	80005e8 <__aeabi_dmul>
 80075da:	a359      	add	r3, pc, #356	; (adr r3, 8007740 <__ieee754_pow+0xa20>)
 80075dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e0:	f7f8 fe4c 	bl	800027c <__adddf3>
 80075e4:	4622      	mov	r2, r4
 80075e6:	462b      	mov	r3, r5
 80075e8:	f7f8 fffe 	bl	80005e8 <__aeabi_dmul>
 80075ec:	a356      	add	r3, pc, #344	; (adr r3, 8007748 <__ieee754_pow+0xa28>)
 80075ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f2:	f7f8 fe41 	bl	8000278 <__aeabi_dsub>
 80075f6:	4622      	mov	r2, r4
 80075f8:	462b      	mov	r3, r5
 80075fa:	f7f8 fff5 	bl	80005e8 <__aeabi_dmul>
 80075fe:	a354      	add	r3, pc, #336	; (adr r3, 8007750 <__ieee754_pow+0xa30>)
 8007600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007604:	f7f8 fe3a 	bl	800027c <__adddf3>
 8007608:	4622      	mov	r2, r4
 800760a:	462b      	mov	r3, r5
 800760c:	f7f8 ffec 	bl	80005e8 <__aeabi_dmul>
 8007610:	4602      	mov	r2, r0
 8007612:	460b      	mov	r3, r1
 8007614:	4640      	mov	r0, r8
 8007616:	4649      	mov	r1, r9
 8007618:	f7f8 fe2e 	bl	8000278 <__aeabi_dsub>
 800761c:	4604      	mov	r4, r0
 800761e:	460d      	mov	r5, r1
 8007620:	4602      	mov	r2, r0
 8007622:	460b      	mov	r3, r1
 8007624:	4640      	mov	r0, r8
 8007626:	4649      	mov	r1, r9
 8007628:	f7f8 ffde 	bl	80005e8 <__aeabi_dmul>
 800762c:	2200      	movs	r2, #0
 800762e:	ec41 0b19 	vmov	d9, r0, r1
 8007632:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007636:	4620      	mov	r0, r4
 8007638:	4629      	mov	r1, r5
 800763a:	f7f8 fe1d 	bl	8000278 <__aeabi_dsub>
 800763e:	4602      	mov	r2, r0
 8007640:	460b      	mov	r3, r1
 8007642:	ec51 0b19 	vmov	r0, r1, d9
 8007646:	f7f9 f8f9 	bl	800083c <__aeabi_ddiv>
 800764a:	4632      	mov	r2, r6
 800764c:	4604      	mov	r4, r0
 800764e:	460d      	mov	r5, r1
 8007650:	463b      	mov	r3, r7
 8007652:	4640      	mov	r0, r8
 8007654:	4649      	mov	r1, r9
 8007656:	f7f8 ffc7 	bl	80005e8 <__aeabi_dmul>
 800765a:	4632      	mov	r2, r6
 800765c:	463b      	mov	r3, r7
 800765e:	f7f8 fe0d 	bl	800027c <__adddf3>
 8007662:	4602      	mov	r2, r0
 8007664:	460b      	mov	r3, r1
 8007666:	4620      	mov	r0, r4
 8007668:	4629      	mov	r1, r5
 800766a:	f7f8 fe05 	bl	8000278 <__aeabi_dsub>
 800766e:	4642      	mov	r2, r8
 8007670:	464b      	mov	r3, r9
 8007672:	f7f8 fe01 	bl	8000278 <__aeabi_dsub>
 8007676:	460b      	mov	r3, r1
 8007678:	4602      	mov	r2, r0
 800767a:	4939      	ldr	r1, [pc, #228]	; (8007760 <__ieee754_pow+0xa40>)
 800767c:	2000      	movs	r0, #0
 800767e:	f7f8 fdfb 	bl	8000278 <__aeabi_dsub>
 8007682:	ec41 0b10 	vmov	d0, r0, r1
 8007686:	ee10 3a90 	vmov	r3, s1
 800768a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800768e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007692:	da2b      	bge.n	80076ec <__ieee754_pow+0x9cc>
 8007694:	4650      	mov	r0, sl
 8007696:	f000 f8a7 	bl	80077e8 <scalbn>
 800769a:	ec51 0b10 	vmov	r0, r1, d0
 800769e:	ec53 2b18 	vmov	r2, r3, d8
 80076a2:	f7ff bbee 	b.w	8006e82 <__ieee754_pow+0x162>
 80076a6:	4b2f      	ldr	r3, [pc, #188]	; (8007764 <__ieee754_pow+0xa44>)
 80076a8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80076ac:	429e      	cmp	r6, r3
 80076ae:	f77f af0d 	ble.w	80074cc <__ieee754_pow+0x7ac>
 80076b2:	4b2d      	ldr	r3, [pc, #180]	; (8007768 <__ieee754_pow+0xa48>)
 80076b4:	440b      	add	r3, r1
 80076b6:	4303      	orrs	r3, r0
 80076b8:	d009      	beq.n	80076ce <__ieee754_pow+0x9ae>
 80076ba:	ec51 0b18 	vmov	r0, r1, d8
 80076be:	2200      	movs	r2, #0
 80076c0:	2300      	movs	r3, #0
 80076c2:	f7f9 fa03 	bl	8000acc <__aeabi_dcmplt>
 80076c6:	3800      	subs	r0, #0
 80076c8:	bf18      	it	ne
 80076ca:	2001      	movne	r0, #1
 80076cc:	e448      	b.n	8006f60 <__ieee754_pow+0x240>
 80076ce:	4622      	mov	r2, r4
 80076d0:	462b      	mov	r3, r5
 80076d2:	f7f8 fdd1 	bl	8000278 <__aeabi_dsub>
 80076d6:	4642      	mov	r2, r8
 80076d8:	464b      	mov	r3, r9
 80076da:	f7f9 fa0b 	bl	8000af4 <__aeabi_dcmpge>
 80076de:	2800      	cmp	r0, #0
 80076e0:	f43f aef4 	beq.w	80074cc <__ieee754_pow+0x7ac>
 80076e4:	e7e9      	b.n	80076ba <__ieee754_pow+0x99a>
 80076e6:	f04f 0a00 	mov.w	sl, #0
 80076ea:	e71a      	b.n	8007522 <__ieee754_pow+0x802>
 80076ec:	ec51 0b10 	vmov	r0, r1, d0
 80076f0:	4619      	mov	r1, r3
 80076f2:	e7d4      	b.n	800769e <__ieee754_pow+0x97e>
 80076f4:	491a      	ldr	r1, [pc, #104]	; (8007760 <__ieee754_pow+0xa40>)
 80076f6:	2000      	movs	r0, #0
 80076f8:	f7ff bb31 	b.w	8006d5e <__ieee754_pow+0x3e>
 80076fc:	2000      	movs	r0, #0
 80076fe:	2100      	movs	r1, #0
 8007700:	f7ff bb2d 	b.w	8006d5e <__ieee754_pow+0x3e>
 8007704:	4630      	mov	r0, r6
 8007706:	4639      	mov	r1, r7
 8007708:	f7ff bb29 	b.w	8006d5e <__ieee754_pow+0x3e>
 800770c:	9204      	str	r2, [sp, #16]
 800770e:	f7ff bb7b 	b.w	8006e08 <__ieee754_pow+0xe8>
 8007712:	2300      	movs	r3, #0
 8007714:	f7ff bb65 	b.w	8006de2 <__ieee754_pow+0xc2>
 8007718:	00000000 	.word	0x00000000
 800771c:	3fe62e43 	.word	0x3fe62e43
 8007720:	fefa39ef 	.word	0xfefa39ef
 8007724:	3fe62e42 	.word	0x3fe62e42
 8007728:	0ca86c39 	.word	0x0ca86c39
 800772c:	be205c61 	.word	0xbe205c61
 8007730:	72bea4d0 	.word	0x72bea4d0
 8007734:	3e663769 	.word	0x3e663769
 8007738:	c5d26bf1 	.word	0xc5d26bf1
 800773c:	3ebbbd41 	.word	0x3ebbbd41
 8007740:	af25de2c 	.word	0xaf25de2c
 8007744:	3f11566a 	.word	0x3f11566a
 8007748:	16bebd93 	.word	0x16bebd93
 800774c:	3f66c16c 	.word	0x3f66c16c
 8007750:	5555553e 	.word	0x5555553e
 8007754:	3fc55555 	.word	0x3fc55555
 8007758:	3fe00000 	.word	0x3fe00000
 800775c:	fff00000 	.word	0xfff00000
 8007760:	3ff00000 	.word	0x3ff00000
 8007764:	4090cbff 	.word	0x4090cbff
 8007768:	3f6f3400 	.word	0x3f6f3400
 800776c:	652b82fe 	.word	0x652b82fe
 8007770:	3c971547 	.word	0x3c971547

08007774 <with_errno>:
 8007774:	b570      	push	{r4, r5, r6, lr}
 8007776:	4604      	mov	r4, r0
 8007778:	460d      	mov	r5, r1
 800777a:	4616      	mov	r6, r2
 800777c:	f7fe fdd6 	bl	800632c <__errno>
 8007780:	4629      	mov	r1, r5
 8007782:	6006      	str	r6, [r0, #0]
 8007784:	4620      	mov	r0, r4
 8007786:	bd70      	pop	{r4, r5, r6, pc}

08007788 <xflow>:
 8007788:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800778a:	4614      	mov	r4, r2
 800778c:	461d      	mov	r5, r3
 800778e:	b108      	cbz	r0, 8007794 <xflow+0xc>
 8007790:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007794:	e9cd 2300 	strd	r2, r3, [sp]
 8007798:	e9dd 2300 	ldrd	r2, r3, [sp]
 800779c:	4620      	mov	r0, r4
 800779e:	4629      	mov	r1, r5
 80077a0:	f7f8 ff22 	bl	80005e8 <__aeabi_dmul>
 80077a4:	2222      	movs	r2, #34	; 0x22
 80077a6:	b003      	add	sp, #12
 80077a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80077ac:	f7ff bfe2 	b.w	8007774 <with_errno>

080077b0 <__math_uflow>:
 80077b0:	b508      	push	{r3, lr}
 80077b2:	2200      	movs	r2, #0
 80077b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80077b8:	f7ff ffe6 	bl	8007788 <xflow>
 80077bc:	ec41 0b10 	vmov	d0, r0, r1
 80077c0:	bd08      	pop	{r3, pc}

080077c2 <__math_oflow>:
 80077c2:	b508      	push	{r3, lr}
 80077c4:	2200      	movs	r2, #0
 80077c6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80077ca:	f7ff ffdd 	bl	8007788 <xflow>
 80077ce:	ec41 0b10 	vmov	d0, r0, r1
 80077d2:	bd08      	pop	{r3, pc}

080077d4 <fabs>:
 80077d4:	ec51 0b10 	vmov	r0, r1, d0
 80077d8:	ee10 2a10 	vmov	r2, s0
 80077dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80077e0:	ec43 2b10 	vmov	d0, r2, r3
 80077e4:	4770      	bx	lr
	...

080077e8 <scalbn>:
 80077e8:	b570      	push	{r4, r5, r6, lr}
 80077ea:	ec55 4b10 	vmov	r4, r5, d0
 80077ee:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80077f2:	4606      	mov	r6, r0
 80077f4:	462b      	mov	r3, r5
 80077f6:	b999      	cbnz	r1, 8007820 <scalbn+0x38>
 80077f8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80077fc:	4323      	orrs	r3, r4
 80077fe:	d03f      	beq.n	8007880 <scalbn+0x98>
 8007800:	4b35      	ldr	r3, [pc, #212]	; (80078d8 <scalbn+0xf0>)
 8007802:	4629      	mov	r1, r5
 8007804:	ee10 0a10 	vmov	r0, s0
 8007808:	2200      	movs	r2, #0
 800780a:	f7f8 feed 	bl	80005e8 <__aeabi_dmul>
 800780e:	4b33      	ldr	r3, [pc, #204]	; (80078dc <scalbn+0xf4>)
 8007810:	429e      	cmp	r6, r3
 8007812:	4604      	mov	r4, r0
 8007814:	460d      	mov	r5, r1
 8007816:	da10      	bge.n	800783a <scalbn+0x52>
 8007818:	a327      	add	r3, pc, #156	; (adr r3, 80078b8 <scalbn+0xd0>)
 800781a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781e:	e01f      	b.n	8007860 <scalbn+0x78>
 8007820:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8007824:	4291      	cmp	r1, r2
 8007826:	d10c      	bne.n	8007842 <scalbn+0x5a>
 8007828:	ee10 2a10 	vmov	r2, s0
 800782c:	4620      	mov	r0, r4
 800782e:	4629      	mov	r1, r5
 8007830:	f7f8 fd24 	bl	800027c <__adddf3>
 8007834:	4604      	mov	r4, r0
 8007836:	460d      	mov	r5, r1
 8007838:	e022      	b.n	8007880 <scalbn+0x98>
 800783a:	460b      	mov	r3, r1
 800783c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007840:	3936      	subs	r1, #54	; 0x36
 8007842:	f24c 3250 	movw	r2, #50000	; 0xc350
 8007846:	4296      	cmp	r6, r2
 8007848:	dd0d      	ble.n	8007866 <scalbn+0x7e>
 800784a:	2d00      	cmp	r5, #0
 800784c:	a11c      	add	r1, pc, #112	; (adr r1, 80078c0 <scalbn+0xd8>)
 800784e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007852:	da02      	bge.n	800785a <scalbn+0x72>
 8007854:	a11c      	add	r1, pc, #112	; (adr r1, 80078c8 <scalbn+0xe0>)
 8007856:	e9d1 0100 	ldrd	r0, r1, [r1]
 800785a:	a319      	add	r3, pc, #100	; (adr r3, 80078c0 <scalbn+0xd8>)
 800785c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007860:	f7f8 fec2 	bl	80005e8 <__aeabi_dmul>
 8007864:	e7e6      	b.n	8007834 <scalbn+0x4c>
 8007866:	1872      	adds	r2, r6, r1
 8007868:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800786c:	428a      	cmp	r2, r1
 800786e:	dcec      	bgt.n	800784a <scalbn+0x62>
 8007870:	2a00      	cmp	r2, #0
 8007872:	dd08      	ble.n	8007886 <scalbn+0x9e>
 8007874:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007878:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800787c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007880:	ec45 4b10 	vmov	d0, r4, r5
 8007884:	bd70      	pop	{r4, r5, r6, pc}
 8007886:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800788a:	da08      	bge.n	800789e <scalbn+0xb6>
 800788c:	2d00      	cmp	r5, #0
 800788e:	a10a      	add	r1, pc, #40	; (adr r1, 80078b8 <scalbn+0xd0>)
 8007890:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007894:	dac0      	bge.n	8007818 <scalbn+0x30>
 8007896:	a10e      	add	r1, pc, #56	; (adr r1, 80078d0 <scalbn+0xe8>)
 8007898:	e9d1 0100 	ldrd	r0, r1, [r1]
 800789c:	e7bc      	b.n	8007818 <scalbn+0x30>
 800789e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80078a2:	3236      	adds	r2, #54	; 0x36
 80078a4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80078a8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80078ac:	4620      	mov	r0, r4
 80078ae:	4b0c      	ldr	r3, [pc, #48]	; (80078e0 <scalbn+0xf8>)
 80078b0:	2200      	movs	r2, #0
 80078b2:	e7d5      	b.n	8007860 <scalbn+0x78>
 80078b4:	f3af 8000 	nop.w
 80078b8:	c2f8f359 	.word	0xc2f8f359
 80078bc:	01a56e1f 	.word	0x01a56e1f
 80078c0:	8800759c 	.word	0x8800759c
 80078c4:	7e37e43c 	.word	0x7e37e43c
 80078c8:	8800759c 	.word	0x8800759c
 80078cc:	fe37e43c 	.word	0xfe37e43c
 80078d0:	c2f8f359 	.word	0xc2f8f359
 80078d4:	81a56e1f 	.word	0x81a56e1f
 80078d8:	43500000 	.word	0x43500000
 80078dc:	ffff3cb0 	.word	0xffff3cb0
 80078e0:	3c900000 	.word	0x3c900000

080078e4 <__ieee754_sqrt>:
 80078e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e8:	ec55 4b10 	vmov	r4, r5, d0
 80078ec:	4e67      	ldr	r6, [pc, #412]	; (8007a8c <__ieee754_sqrt+0x1a8>)
 80078ee:	43ae      	bics	r6, r5
 80078f0:	ee10 0a10 	vmov	r0, s0
 80078f4:	ee10 2a10 	vmov	r2, s0
 80078f8:	4629      	mov	r1, r5
 80078fa:	462b      	mov	r3, r5
 80078fc:	d10d      	bne.n	800791a <__ieee754_sqrt+0x36>
 80078fe:	f7f8 fe73 	bl	80005e8 <__aeabi_dmul>
 8007902:	4602      	mov	r2, r0
 8007904:	460b      	mov	r3, r1
 8007906:	4620      	mov	r0, r4
 8007908:	4629      	mov	r1, r5
 800790a:	f7f8 fcb7 	bl	800027c <__adddf3>
 800790e:	4604      	mov	r4, r0
 8007910:	460d      	mov	r5, r1
 8007912:	ec45 4b10 	vmov	d0, r4, r5
 8007916:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791a:	2d00      	cmp	r5, #0
 800791c:	dc0b      	bgt.n	8007936 <__ieee754_sqrt+0x52>
 800791e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007922:	4326      	orrs	r6, r4
 8007924:	d0f5      	beq.n	8007912 <__ieee754_sqrt+0x2e>
 8007926:	b135      	cbz	r5, 8007936 <__ieee754_sqrt+0x52>
 8007928:	f7f8 fca6 	bl	8000278 <__aeabi_dsub>
 800792c:	4602      	mov	r2, r0
 800792e:	460b      	mov	r3, r1
 8007930:	f7f8 ff84 	bl	800083c <__aeabi_ddiv>
 8007934:	e7eb      	b.n	800790e <__ieee754_sqrt+0x2a>
 8007936:	1509      	asrs	r1, r1, #20
 8007938:	f000 808d 	beq.w	8007a56 <__ieee754_sqrt+0x172>
 800793c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007940:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8007944:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007948:	07c9      	lsls	r1, r1, #31
 800794a:	bf5c      	itt	pl
 800794c:	005b      	lslpl	r3, r3, #1
 800794e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8007952:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007956:	bf58      	it	pl
 8007958:	0052      	lslpl	r2, r2, #1
 800795a:	2500      	movs	r5, #0
 800795c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007960:	1076      	asrs	r6, r6, #1
 8007962:	0052      	lsls	r2, r2, #1
 8007964:	f04f 0e16 	mov.w	lr, #22
 8007968:	46ac      	mov	ip, r5
 800796a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800796e:	eb0c 0001 	add.w	r0, ip, r1
 8007972:	4298      	cmp	r0, r3
 8007974:	bfde      	ittt	le
 8007976:	1a1b      	suble	r3, r3, r0
 8007978:	eb00 0c01 	addle.w	ip, r0, r1
 800797c:	186d      	addle	r5, r5, r1
 800797e:	005b      	lsls	r3, r3, #1
 8007980:	f1be 0e01 	subs.w	lr, lr, #1
 8007984:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007988:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800798c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007990:	d1ed      	bne.n	800796e <__ieee754_sqrt+0x8a>
 8007992:	4674      	mov	r4, lr
 8007994:	2720      	movs	r7, #32
 8007996:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800799a:	4563      	cmp	r3, ip
 800799c:	eb01 000e 	add.w	r0, r1, lr
 80079a0:	dc02      	bgt.n	80079a8 <__ieee754_sqrt+0xc4>
 80079a2:	d113      	bne.n	80079cc <__ieee754_sqrt+0xe8>
 80079a4:	4290      	cmp	r0, r2
 80079a6:	d811      	bhi.n	80079cc <__ieee754_sqrt+0xe8>
 80079a8:	2800      	cmp	r0, #0
 80079aa:	eb00 0e01 	add.w	lr, r0, r1
 80079ae:	da57      	bge.n	8007a60 <__ieee754_sqrt+0x17c>
 80079b0:	f1be 0f00 	cmp.w	lr, #0
 80079b4:	db54      	blt.n	8007a60 <__ieee754_sqrt+0x17c>
 80079b6:	f10c 0801 	add.w	r8, ip, #1
 80079ba:	eba3 030c 	sub.w	r3, r3, ip
 80079be:	4290      	cmp	r0, r2
 80079c0:	bf88      	it	hi
 80079c2:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 80079c6:	1a12      	subs	r2, r2, r0
 80079c8:	440c      	add	r4, r1
 80079ca:	46c4      	mov	ip, r8
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	3f01      	subs	r7, #1
 80079d0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80079d4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80079d8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80079dc:	d1dd      	bne.n	800799a <__ieee754_sqrt+0xb6>
 80079de:	4313      	orrs	r3, r2
 80079e0:	d01b      	beq.n	8007a1a <__ieee754_sqrt+0x136>
 80079e2:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8007a90 <__ieee754_sqrt+0x1ac>
 80079e6:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8007a94 <__ieee754_sqrt+0x1b0>
 80079ea:	e9da 0100 	ldrd	r0, r1, [sl]
 80079ee:	e9db 2300 	ldrd	r2, r3, [fp]
 80079f2:	f7f8 fc41 	bl	8000278 <__aeabi_dsub>
 80079f6:	e9da 8900 	ldrd	r8, r9, [sl]
 80079fa:	4602      	mov	r2, r0
 80079fc:	460b      	mov	r3, r1
 80079fe:	4640      	mov	r0, r8
 8007a00:	4649      	mov	r1, r9
 8007a02:	f7f9 f86d 	bl	8000ae0 <__aeabi_dcmple>
 8007a06:	b140      	cbz	r0, 8007a1a <__ieee754_sqrt+0x136>
 8007a08:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8007a0c:	e9da 0100 	ldrd	r0, r1, [sl]
 8007a10:	e9db 2300 	ldrd	r2, r3, [fp]
 8007a14:	d126      	bne.n	8007a64 <__ieee754_sqrt+0x180>
 8007a16:	3501      	adds	r5, #1
 8007a18:	463c      	mov	r4, r7
 8007a1a:	106a      	asrs	r2, r5, #1
 8007a1c:	0863      	lsrs	r3, r4, #1
 8007a1e:	07e9      	lsls	r1, r5, #31
 8007a20:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007a24:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007a28:	bf48      	it	mi
 8007a2a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007a2e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8007a32:	461c      	mov	r4, r3
 8007a34:	e76d      	b.n	8007912 <__ieee754_sqrt+0x2e>
 8007a36:	0ad3      	lsrs	r3, r2, #11
 8007a38:	3815      	subs	r0, #21
 8007a3a:	0552      	lsls	r2, r2, #21
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d0fa      	beq.n	8007a36 <__ieee754_sqrt+0x152>
 8007a40:	02dc      	lsls	r4, r3, #11
 8007a42:	d50a      	bpl.n	8007a5a <__ieee754_sqrt+0x176>
 8007a44:	f1c1 0420 	rsb	r4, r1, #32
 8007a48:	fa22 f404 	lsr.w	r4, r2, r4
 8007a4c:	1e4d      	subs	r5, r1, #1
 8007a4e:	408a      	lsls	r2, r1
 8007a50:	4323      	orrs	r3, r4
 8007a52:	1b41      	subs	r1, r0, r5
 8007a54:	e772      	b.n	800793c <__ieee754_sqrt+0x58>
 8007a56:	4608      	mov	r0, r1
 8007a58:	e7f0      	b.n	8007a3c <__ieee754_sqrt+0x158>
 8007a5a:	005b      	lsls	r3, r3, #1
 8007a5c:	3101      	adds	r1, #1
 8007a5e:	e7ef      	b.n	8007a40 <__ieee754_sqrt+0x15c>
 8007a60:	46e0      	mov	r8, ip
 8007a62:	e7aa      	b.n	80079ba <__ieee754_sqrt+0xd6>
 8007a64:	f7f8 fc0a 	bl	800027c <__adddf3>
 8007a68:	e9da 8900 	ldrd	r8, r9, [sl]
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	460b      	mov	r3, r1
 8007a70:	4640      	mov	r0, r8
 8007a72:	4649      	mov	r1, r9
 8007a74:	f7f9 f82a 	bl	8000acc <__aeabi_dcmplt>
 8007a78:	b120      	cbz	r0, 8007a84 <__ieee754_sqrt+0x1a0>
 8007a7a:	1ca0      	adds	r0, r4, #2
 8007a7c:	bf08      	it	eq
 8007a7e:	3501      	addeq	r5, #1
 8007a80:	3402      	adds	r4, #2
 8007a82:	e7ca      	b.n	8007a1a <__ieee754_sqrt+0x136>
 8007a84:	3401      	adds	r4, #1
 8007a86:	f024 0401 	bic.w	r4, r4, #1
 8007a8a:	e7c6      	b.n	8007a1a <__ieee754_sqrt+0x136>
 8007a8c:	7ff00000 	.word	0x7ff00000
 8007a90:	20000098 	.word	0x20000098
 8007a94:	200000a0 	.word	0x200000a0

08007a98 <_init>:
 8007a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a9a:	bf00      	nop
 8007a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a9e:	bc08      	pop	{r3}
 8007aa0:	469e      	mov	lr, r3
 8007aa2:	4770      	bx	lr

08007aa4 <_fini>:
 8007aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa6:	bf00      	nop
 8007aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aaa:	bc08      	pop	{r3}
 8007aac:	469e      	mov	lr, r3
 8007aae:	4770      	bx	lr
