

================================================================
== Vitis HLS Report for 'data_packet'
================================================================
* Date:           Wed Nov  5 08:17:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu1cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.167 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   324003|   324003|  3.240 ms|  3.240 ms|  324003|  324003|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_159_1  |   324001|   324001|         7|          5|          1|  64800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_addr = alloca i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:157]   --->   Operation 11 'alloca' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 0, i1 %data_out_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 12 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %output_r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, i8 %data_out_V_strb_V, i8 %data_out_V_keep_V, i64 %data_out_V_data_V, void @empty_7, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln157 = store i32 0, i32 %output_addr" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:157]   --->   Operation 15 'store' 'store_ln157' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln159 = store i18 0, i18 %i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 16 'store' 'store_ln159' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln159 = br void %VITIS_LOOP_161_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 17 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_4 = load i18 %i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 18 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_addr_11 = load i32 %output_addr" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 19 'load' 'output_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.03ns)   --->   "%icmp_ln159 = icmp_ult  i18 %i_4, i18 259200" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 20 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.end25, void %VITIS_LOOP_161_2.split" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 21 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.20ns)   --->   "%icmp_ln169 = icmp_slt  i32 %output_addr_11, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 22 'icmp' 'icmp_ln169' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.inc20, void %if.then" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 23 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (1.20ns)   --->   "%output_addr_12 = add i32 %output_addr_11, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 24 'add' 'output_addr_12' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 25 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (1.03ns)   --->   "%i_5 = add i18 %i_4, i18 4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 26 'add' 'i_5' <Predicate = (icmp_ln159)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln159 = store i18 %i_5, i18 %i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 27 'store' 'store_ln159' <Predicate = (icmp_ln159)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 28 [1/1] (2.16ns)   --->   "%data_in = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %output_r" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164]   --->   Operation 28 'read' 'data_in' <Predicate = (icmp_ln159)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%output_data = trunc i80 %data_in" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 29 'trunc' 'output_data' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.20ns)   --->   "%output_last = icmp_eq  i32 %output_addr_11, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 30 'icmp' 'output_last' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data, i8 255, i8 0, i1 %output_last" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 31 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%output_addr_2 = phi i32 %output_addr_12, void %if.then, i32 %output_addr_11, void %VITIS_LOOP_161_2.split"   --->   Operation 32 'phi' 'output_addr_2' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.20ns)   --->   "%icmp_ln169_1 = icmp_slt  i32 %output_addr_2, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 33 'icmp' 'icmp_ln169_1' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169_1, void %for.inc20.1, void %if.then.1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 34 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_2 : Operation 35 [1/1] (1.20ns)   --->   "%output_addr_13 = add i32 %output_addr_2, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 35 'add' 'output_addr_13' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20.1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 36 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 0.48>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln179 = ret" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:179]   --->   Operation 84 'ret' 'ret_ln179' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 37 [1/1] (2.16ns)   --->   "%data_in_1 = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %output_r" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164]   --->   Operation 37 'read' 'data_in_1' <Predicate = (icmp_ln159)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data, i8 255, i8 0, i1 %output_last" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 38 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %data_in, i32 64, i32 79" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 39 'partselect' 'tmp' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i80 %data_in_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 40 'trunc' 'trunc_ln171' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%output_data_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48 %trunc_ln171, i16 %tmp" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 41 'bitconcatenate' 'output_data_1' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.20ns)   --->   "%output_last_1 = icmp_eq  i32 %output_addr_2, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 42 'icmp' 'output_last_1' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_1, i8 255, i8 0, i1 %output_last_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%output_addr_4 = phi i32 %output_addr_13, void %if.then.1, i32 %output_addr_2, void %for.inc20"   --->   Operation 44 'phi' 'output_addr_4' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.20ns)   --->   "%icmp_ln169_2 = icmp_slt  i32 %output_addr_4, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 45 'icmp' 'icmp_ln169_2' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169_2, void %for.inc20.2, void %if.then.2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 46 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_3 : Operation 47 [1/1] (1.20ns)   --->   "%output_addr_14 = add i32 %output_addr_4, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 47 'add' 'output_addr_14' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20.2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 48 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 3.16>
ST_4 : Operation 49 [1/1] (2.16ns)   --->   "%data_in_2 = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %output_r" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164]   --->   Operation 49 'read' 'data_in_2' <Predicate = (icmp_ln159)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_4 : Operation 50 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_1, i8 255, i8 0, i1 %output_last_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i80.i32.i32, i80 %data_in_1, i32 48, i32 79" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 51 'partselect' 'tmp_18' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln171_1 = trunc i80 %data_in_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 52 'trunc' 'trunc_ln171_1' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%output_data_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln171_1, i32 %tmp_18" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 53 'bitconcatenate' 'output_data_2' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.20ns)   --->   "%output_last_2 = icmp_eq  i32 %output_addr_4, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 54 'icmp' 'output_last_2' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_2, i8 255, i8 0, i1 %output_last_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%output_addr_6 = phi i32 %output_addr_14, void %if.then.2, i32 %output_addr_4, void %for.inc20.1"   --->   Operation 56 'phi' 'output_addr_6' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.20ns)   --->   "%icmp_ln169_3 = icmp_slt  i32 %output_addr_6, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 57 'icmp' 'icmp_ln169_3' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169_3, void %for.inc20.3, void %if.then.3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 58 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_4 : Operation 59 [1/1] (1.20ns)   --->   "%output_addr_15 = add i32 %output_addr_6, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 59 'add' 'output_addr_15' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20.3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 60 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 3.16>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 61 'specpipeline' 'specpipeline_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64800, i64 64800, i64 64800" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 63 'specloopname' 'specloopname_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.16ns)   --->   "%data_in_3 = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %output_r" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164]   --->   Operation 64 'read' 'data_in_3' <Predicate = (icmp_ln159)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_5 : Operation 65 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_2, i8 255, i8 0, i1 %output_last_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i48 @_ssdm_op_PartSelect.i48.i80.i32.i32, i80 %data_in_2, i32 32, i32 79" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 66 'partselect' 'tmp_20' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln171_2 = trunc i80 %data_in_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 67 'trunc' 'trunc_ln171_2' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%output_data_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i48, i16 %trunc_ln171_2, i48 %tmp_20" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 68 'bitconcatenate' 'output_data_3' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.20ns)   --->   "%output_last_3 = icmp_eq  i32 %output_addr_6, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 69 'icmp' 'output_last_3' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_3, i8 255, i8 0, i1 %output_last_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%output_addr_8 = phi i32 %output_addr_15, void %if.then.3, i32 %output_addr_6, void %for.inc20.2"   --->   Operation 71 'phi' 'output_addr_8' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.20ns)   --->   "%icmp_ln169_4 = icmp_slt  i32 %output_addr_8, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 72 'icmp' 'icmp_ln169_4' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169_4, void %for.inc20.4, void %if.then.4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 73 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_5 : Operation 74 [1/1] (1.20ns)   --->   "%output_last_4 = icmp_eq  i32 %output_addr_8, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 74 'icmp' 'output_last_4' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.20ns)   --->   "%output_addr_16 = add i32 %output_addr_8, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 75 'add' 'output_addr_16' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20.4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 76 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 0.48>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%output_addr_10 = phi i32 %output_addr_16, void %if.then.4, i32 %output_addr_8, void %for.inc20.3"   --->   Operation 77 'phi' 'output_addr_10' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln157 = store i32 %output_addr_10, i32 %output_addr" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:157]   --->   Operation 78 'store' 'store_ln157' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln159 = br void %VITIS_LOOP_161_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 79 'br' 'br_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.00>
ST_6 : Operation 80 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_3, i8 255, i8 0, i1 %output_last_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 80 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%output_data_4 = partselect i64 @_ssdm_op_PartSelect.i64.i80.i32.i32, i80 %data_in_3, i32 16, i32 79" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 81 'partselect' 'output_data_4' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_4, i8 255, i8 0, i1 %output_last_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 82 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 83 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_4, i8 255, i8 0, i1 %output_last_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.181ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln157', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:157) of constant 0 on local variable 'output_addr', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:157 [11]  (0.489 ns)
	'load' operation 32 bit ('output_addr', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175) on local variable 'output_addr', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:157 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln169', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169) [27]  (1.203 ns)
	multiplexor before 'phi' operation 32 bit ('output_addr') with incoming values : ('output_addr', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175) [36]  (0.489 ns)

 <State 2>: 3.167ns
The critical path consists of the following:
	fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) [23]  (2.167 ns)
	axis write operation ('write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) [32]  (1.000 ns)

 <State 3>: 3.167ns
The critical path consists of the following:
	fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) [24]  (2.167 ns)
	axis write operation ('write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) [44]  (1.000 ns)

 <State 4>: 3.167ns
The critical path consists of the following:
	fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) [25]  (2.167 ns)
	axis write operation ('write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) [56]  (1.000 ns)

 <State 5>: 3.167ns
The critical path consists of the following:
	fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) [26]  (2.167 ns)
	axis write operation ('write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) [68]  (1.000 ns)

 <State 6>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) [78]  (1.000 ns)

 <State 7>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) [78]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
