<?xml version="1.0" encoding="utf-8"?>
<module id="SYS" HW_revision="1" XML_version="1" description="System Module (spec version: 1.00.w.01)">
	<register id="PINMUX0" acronym="PINMUX0" offset="0" width="32" description="Pin Mux 0 register - all options">
		<bitfield id="EMACEN" width="1" begin="31" end="31" resetval="0" description="Enable EMAC module pins on GPIO33[0:16]" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable EMAC pins"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable EMAC pins"/>
		</bitfield>
		<bitfield id="_1394EN" width="1" begin="30" end="30" resetval="0" description="\hEnable 1394 module pins GPIO33[0:13]  \n\n Note that PINMUX0:EMACEN will override this." range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable 1394 pins"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable 1394 pins"/>
		</bitfield>
		<bitfield id="HPIEN" width="1" begin="29" end="29" resetval="0" description="\hEnable UHPI module pins on AEMIF bus \n\n Default value MAY be set by BTSEL[1:0] BTSEL[1:0] = 0b10 = 1, otherwise = 0" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable UHPI signals"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable UHPI signals"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="28" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CFLDEN" width="1" begin="27" end="27" resetval="0" description="Enable CCD C_FIELD pin function on GPIO4/R0" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="CWEN" width="1" begin="26" end="26" resetval="0" description="Enable CCD _C_WEN function on GPIO3/B0" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="LFLDEN" width="1" begin="25" end="25" resetval="0" description="Enable LCD_FIELD pin function on GPIO1" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="LOEEN" width="1" begin="24" end="24" resetval="0" description="Enable LCD_OE pin function on GPIO0" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="RGB888" width="1" begin="23" end="23" resetval="0" description="\hEnable VideoOut extended RGB888 mode outputs on GIOs \n \nNote that the following setting will override some pin functions \n- PINMUX0:CWEN - GPIO3/B0 -&gt; CCD C_WEN signal \n- PINMUX0:CFLDEN - GPIO4/R0 -&gt; CCD C_FIELD signal \n- PINMUX1:PWM1 - GIO46/R2 -&gt; PWM1 \n- PINMUX1:PWM2 - GIO47/B2 -&gt; PWM2" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="_RESV" width="5" begin="22" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="ATAEN" width="1" begin="17" end="17" resetval="0" description="\hEnable ATA module pins \n \nNote that the PINMUX1:UART1 enable will override the ATA signals \nDMACK and DMARQ but ATA can still be used in PIO mode. \n- PINMUX1:UART1 - DMACK -&gt; UART_TXD1 \n- PINMUX1:UART1 - DMARQ -&gt; UART_RXD1" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="HDIREN" width="1" begin="16" end="16" resetval="0" description="Enable ATADIR DIR output on GPIO42/SPI_EN1" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="VLYNQEN" width="1" begin="15" end="15" resetval="0" description="\hEnable VLYNQ module pins \n \nOverrides settngs for:  \n- GPIO[8]/AEMIF_CS[4] \n- GPIO[9]/AEMIF_CS[5]   (if PINMUX0:VLSCREN is enabled) \n- GPI)[10:17]/EM_A[21:14]   (number depends on PINMUX0:VLYNQWD)" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="VLSCREN" width="1" begin="14" end="14" resetval="0" description="\hEnable VLYNQ SCRUN pin function \n \nOverrides settngs for:  \n- GPIO[9]/AEMIF_CS[5]   (if PINMUX0:VLYNQEN is enabled)" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="VLYNQWD" width="2" begin="13" end="12" resetval="0" description="Sets VLYNQ data width" range="-" rwaccess="RW">
			<bitenum id="1BIT" value="0" token="1BIT" description="1-bit VLYNQ bus (VL_TXD[0]/VL_RXD[0] on EM_A[21:20])"/>
			<bitenum id="2BIT" value="1" token="2BIT" description="2-bit VLYNQ bus (VL_TXD[1:0]/VL_RXD[1:0] on EM_A[21:18])"/>
			<bitenum id="3BIT" value="2" token="3BIT" description="2-bit VLYNQ bus (VL_TXD[2:0]/VL_RXD[2:0] on EM_A[21:16])"/>
			<bitenum id="4BIT" value="3" token="4BIT" description="2-bit VLYNQ bus (VL_TXD[3:0]/VL_RXD[3:0] on EM_A[21:14])"/>
		</bitfield>
		<bitfield id="AECS5" width="1" begin="11" end="11" resetval="0" description="\hEnable AEMIF ECS5 chip select \n \nNote that the PINMUX0:VLYNQEN enable will override this" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable AEMIF ECS5"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable AEMIF ECS5"/>
		</bitfield>
		<bitfield id="AECS4" width="1" begin="10" end="10" resetval="0" description="\hEnable AEMIF ECS4 chip select \n \nNote that if both PINMUX0:VLYNQEN and PINMUX0:VLSCREN enabled will override this" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable AEMIF ECS4"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable AEMIF ECS4"/>
		</bitfield>
		<bitfield id="_RESV" width="5" begin="9" end="5" resetval="0" description="Reserved" range="-" rwaccess="R">
		</bitfield>
		<bitfield id="AEAW" width="5" begin="4" end="0" resetval="0" description="\hAEMIF address width selection \nSee spec table for details \nAny seleciton greater than 23 will be interpreted as 23-bits \n \nNote that PINMUX0:VLYNQEN and PINMUX0:VLYNQWD may override some address signals from EM_A[21:14]" range="" rwaccess="RW">
			<bitenum id="0BITS" value="0" token="0BITS" description="0-bit AEMIF addr bus selection - _______, EM_A[2:1], GPIO[28:10], GPIO[53:52]"/>
			<bitenum id="1BIT" value="1" token="1BIT" description="1-bit AEMIF addr bus selection - EM_BA[1], EM_A[2:1], GPIO[28:10], GPIO[53]"/>
			<bitenum id="2BITS" value="2" token="2BITS" description="2/4-bit AEMIF addr bus selection - EM_BA[1], EM_A[2:0], GPIO[28:10]"/>
			<bitenum id="3BITS" value="3" token="3BITS" description="3/4-bit AEMIF addr bus selection - EM_BA[1], EM_A[2:0], GPIO[28:10]"/>
			<bitenum id="4BITS" value="4" token="4BITS" description="4-bit AEMIF addr bus selection - EM_BA[1], EM_A[2:0], GPIO[28:10]"/>
			<bitenum id="5BITS" value="5" token="5BITS" description="5-bit AEMIF addr bus selection - EM_BA[1], EM_A[3:0], GPIO[27:10]"/>
			<bitenum id="6BITS" value="6" token="6BITS" description="6-bit AEMIF addr bus selection - EM_BA[1], EM_A[4:0], GPIO[26:10]"/>
			<bitenum id="7BITS" value="7" token="7BITS" description="7-bit AEMIF addr bus selection - EM_BA[1], EM_A[5:0], GPIO[25:10]"/>
			<bitenum id="8BITS" value="8" token="8BITS" description="8-bit AEMIF addr bus selection - EM_BA[1], EM_A[6:0], GPIO[24:10]"/>
			<bitenum id="9BITS" value="9" token="9BITS" description="9-bit AEMIF addr bus selection - EM_BA[1], EM_A[7:0], GPIO[23:10]"/>
			<bitenum id="10BITS" value="10" token="10BITS" description="10-bit AEMIF addr bus selection - EM_BA[1], EM_A[8:0], GPIO[22:10]"/>
			<bitenum id="11BITS" value="11" token="11BITS" description="11-bit AEMIF addr bus selection - EM_BA[1], EM_A[9:0], GPIO[21:10]"/>
			<bitenum id="12BITS" value="12" token="12BITS" description="12-bit AEMIF addr bus selection - EM_BA[1], EM_A[10:0], GPIO[20:10]"/>
			<bitenum id="13BITS" value="13" token="13BITS" description="13-bit AEMIF addr bus selection - EM_BA[1], EM_A[11:0], GPIO[19:10]"/>
			<bitenum id="14BITS" value="14" token="14BITS" description="14-bit AEMIF addr bus selection - EM_BA[1], EM_A[12:0], GPIO[18:10]"/>
			<bitenum id="15BITS" value="15" token="15BITS" description="15-bit AEMIF addr bus selection - EM_BA[1], EM_A[13:0], GPIO[17:10]"/>
			<bitenum id="16BITS" value="16" token="16BITS" description="16-bit AEMIF addr bus selection - EM_BA[1], EM_A[14:0], GPIO[16:10]"/>
			<bitenum id="17BITS" value="17" token="17BITS" description="17-bit AEMIF addr bus selection - EM_BA[1], EM_A[15:0], GPIO[15:10]"/>
			<bitenum id="18BITS" value="18" token="18BITS" description="18-bit AEMIF addr bus selection - EM_BA[1], EM_A[16:0], GPIO[14:10]"/>
			<bitenum id="19BITS" value="19" token="19BITS" description="19-bit AEMIF addr bus selection - EM_BA[1], EM_A[17:0], GPIO[13:10]"/>
			<bitenum id="20BITS" value="20" token="20BITS" description="20-bit AEMIF addr bus selection - EM_BA[1], EM_A[18:0], GPIO[12:10]"/>
			<bitenum id="21BITS" value="21" token="21BITS" description="21-bit AEMIF addr bus selection - EM_BA[1], EM_A[19:0], GPIO[11:10]"/>
			<bitenum id="22BITS" value="22" token="22BITS" description="22-bit AEMIF addr bus selection - EM_BA[1], EM_A[20:0], GPIO[10]"/>
			<bitenum id="23BITS" value="23" token="23BITS" description="23-bit AEMIF addr bus selection - EM_BA[1], EM_A[21:0]"/>
		</bitfield>
	</register>
	<register id="PINMUX1" acronym="PINMUX1" offset="4" width="32" description="Pin Mux 1 register">
		<bitfield id="_RESV" width="13" begin="31" end="19" resetval="0" description="Reserved" range="-" rwaccess="R">
		</bitfield>
		<bitfield id="TIMIN" width="1" begin="18" end="18" resetval="0" description="Enable TIM_IN on GPIO49 / CLKOUT1" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="CLK1" width="1" begin="17" end="17" resetval="0" description="Enable CLKOUT1 on GPIO49  Note that the PINMUX1:TIMIN enable will override this" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="CLK0" width="1" begin="16" end="16" resetval="0" description="Enable CLKOUT0 on GPIO48" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
		</bitfield>
		<bitfield id="MCBSP" width="1" begin="10" end="10" resetval="0" description="Enable McBSP on GPIO[29:34]" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="MSTK" width="1" begin="9" end="9" resetval="0" description="Enable Memory Stick on MMC/SD interface" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="SPI" width="1" begin="8" end="8" resetval="0" description="Enable SPI on GPIO[37:42]  Note that PINMUX0:HDIREN will override this" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="I2C" width="1" begin="7" end="7" resetval="0" description="Enable I2C on GPIO[43:44]" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="PWM2" width="1" begin="6" end="6" resetval="0" description="Enable PWM2 on GPIO47" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="PWM1" width="1" begin="5" end="5" resetval="0" description="Enable PWM1 on GPIO46/R2" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="PWM0" width="1" begin="4" end="4" resetval="0" description="Enable PWM0 on GPIO45/B2" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="U2FLO" width="1" begin="3" end="3" resetval="0" description="\hEnable UART2 flow control on Upper CCD/Chroma signals \n \nNote that PINMUX1UART2 must also be enabled \nUART_CTS2 and#60;- CI[5] / CCD_DATA[13] \nUART_RTS2 and#60;- CI[4] / CCD_DATA[12]" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="UART2" width="1" begin="2" end="2" resetval="0" description="\hEnable UART2 \n \nUART_RXD2 and#60;- CI[7] / CCD_DATA[15] \nUART_TXD2 and#60;- CI[6] / CCD_DATA[14]" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="UART1" width="1" begin="1" end="1" resetval="0" description="Enable UART1 on ATA DMACK and DMARQ" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="UART0" width="1" begin="0" end="0" resetval="0" description="\hEnable UART0 on GPIO[35:36] \n \nDefault value MAY be set by BTSEL[1:0] \nBTSEL[1:0] = 0b11 = 1, otherwise = 0" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
	</register>
	<register id="DSPBOOTADDR" acronym="DSPBOOTADDR" offset="8" width="32" description="DSP Boot Address">
		<bitfield id="DSPBOOTADDR" width="32" begin="31" end="0" resetval="0x42200000" description="\hDSP Boot Address \n \nUpper 22 bits of DSP reset vector are stored in upper 22 bits of the register and the 10 LSBs are ignored \n \nNote that this must point to an address range from which GEM can perform instruction fetches. Thus is limited to the following address ranges: \nL1P : 0x00E0:8000 - 0x00E0:FFFF \nAEMIF: 0x42xx:xxxx - 0x4FFF:FFFF (AEMIF shadow region) \nDDR : 0x8000:0000 - 0x8FFF:FFFF" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SUSPSRC" acronym="SUSPSRC" offset="12" width="32" description="Determines which processor emulator (ARM or GEM) controls peripheral emulation suspend">
		<bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TIMR2SRC" width="1" begin="29" end="29" resetval="0" description="EMU suspend source for TIMER2 (WDTIMER)" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="TIMR1SRC" width="1" begin="28" end="28" resetval="0" description="EMU suspend source for TIMER1" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="TIMR0SRC" width="1" begin="27" end="27" resetval="0" description="EMU suspend source for TIMER0" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="GPIOSRC" width="1" begin="26" end="26" resetval="0" description="EMU suspend source for GPIO" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="PWM2SRC" width="1" begin="25" end="25" resetval="0" description="EMU suspend source for PWM2" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="PWM1SRC" width="1" begin="24" end="24" resetval="0" description="EMU suspend source for PWM1" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="PWM0SRC" width="1" begin="23" end="23" resetval="0" description="EMU suspend source for PWM0" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="SPISRC" width="1" begin="22" end="22" resetval="0" description="EMU suspend source for SPI" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="UART2SRC" width="1" begin="21" end="21" resetval="0" description="EMU suspend source for UART0" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="UART1SRC" width="1" begin="20" end="20" resetval="0" description="EMU suspend source for UART1" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="UART0SRC" width="1" begin="19" end="19" resetval="0" description="EMU suspend source for UART0" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="I2CSRC" width="1" begin="18" end="18" resetval="0" description="EMU suspend source for I2C" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="McBSPSRC" width="1" begin="17" end="17" resetval="0" description="EMU suspend source for McBSP" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="_RESV" width="4" begin="16" end="13" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="UHPISRC" width="1" begin="12" end="12" resetval="0" description="EMU suspend source for UHPI" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="USBSRC" width="1" begin="9" end="9" resetval="0" description="EMU suspend source for USB" range="-" rwaccess="RW">
			<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend"/>
			<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend"/>
		</bitfield>
		<bitfield id="_RESV" width="9" begin="8" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="INTGEN" acronym="INTGEN" offset="16" width="32" description="ARM/DSP Interrupt/Status">
		<bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_ARM1_STAT" width="1" begin="29" end="29" resetval="0" description="ARM1 interrupt signal status" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="no interrupt or has been cleared by writing a '0'"/>
			<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="interrupt has occurred and has not been cleared"/>
		</bitfield>
		<bitfield id="INT_ARM0_STAT" width="1" begin="28" end="28" resetval="0" description="ARM0 interrupt signal status" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="no interrupt or has been cleared by writing a '0'"/>
			<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="interrupt has occurred and has not been cleared"/>
		</bitfield>
		<bitfield id="_RESV" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_DSP3_STAT" width="1" begin="23" end="23" resetval="0" description="DSP3 interrupt signal status" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="no interrupt or has been cleared by writing a '0'"/>
			<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="interrupt has occurred and has not been cleared"/>
		</bitfield>
		<bitfield id="INT_DSP2_STAT" width="1" begin="22" end="22" resetval="0" description="DSP2 interrupt signal status" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="no interrupt or has been cleared by writing a '0'"/>
			<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="interrupt has occurred and has not been cleared"/>
		</bitfield>
		<bitfield id="INT_DSP1_STAT" width="1" begin="21" end="21" resetval="0" description="DSP1 interrupt signal status" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="no interrupt or has been cleared by writing a '0'"/>
			<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="interrupt has occurred and has not been cleared"/>
		</bitfield>
		<bitfield id="INT_DSP0_STAT" width="1" begin="20" end="20" resetval="0" description="DSP0 interrupt signal status" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="no interrupt or has been cleared by writing a '0'"/>
			<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="interrupt has occurred and has not been cleared"/>
		</bitfield>
		<bitfield id="_RESV" width="3" begin="19" end="17" resetval="0" description="DSP3 interrupt signal status" range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_NMI_STAT" width="1" begin="16" end="16" resetval="0" description="NMI (DSP) interrupt signal status" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="no interrupt or has been cleared by writing a '0'"/>
			<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="interrupt has occurred and has not been cleared"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_ARM1" width="1" begin="13" end="13" resetval="0" description="\hARM1 interrupt signal to the ARM \n Will always read a 0 except during the cycle when a 1 is written Writing a '1' asserts the interrupt, but bit is cleared to '0' on next cycle" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="No interrupt"/>
			<bitenum id="SETINT" value="1" token="SETINT" description="Set interrupt"/>
		</bitfield>
		<bitfield id="INT_ARM0" width="1" begin="12" end="12" resetval="0" description="\hARM0 interrupt signal to the ARM \n Will always read a 0 except during the cycle when a 1 is written Writing a '1' asserts the interrupt, but bit is cleared to '0' on next cycle" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="No interrupt"/>
			<bitenum id="SETINT" value="1" token="SETINT" description="Set interrupt"/>
		</bitfield>
		<bitfield id="_RESV" width="4" begin="11" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_DSP3" width="1" begin="7" end="7" resetval="0" description="\hDSP3 interrupt signal to the DSP \n Will always read a 0 except during the cycle when a 1 is written Writing a '1' asserts the interrupt, but bit is cleared to '0' on next cycle" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="No interrupt"/>
			<bitenum id="SETINT" value="1" token="SETINT" description="Set interrupt"/>
		</bitfield>
		<bitfield id="INT_DSP2" width="1" begin="6" end="6" resetval="0" description="\hDSP2 interrupt signal to the DSP \n Will always read a 0 except during the cycle when a 1 is written Writing a '1' asserts the interrupt, but bit is cleared to '0' on next cycle" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="No interrupt"/>
			<bitenum id="SETINT" value="1" token="SETINT" description="Set interrupt"/>
		</bitfield>
		<bitfield id="INT_DSP1" width="1" begin="5" end="5" resetval="0" description="\hDSP1 interrupt signal to the DSP \n Will always read a 0 except during the cycle when a 1 is written Writing a '1' asserts the interrupt, but bit is cleared to '0' on next cycle" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="No interrupt"/>
			<bitenum id="SETINT" value="1" token="SETINT" description="Set interrupt"/>
		</bitfield>
		<bitfield id="INT_DSP0" width="1" begin="4" end="4" resetval="0" description="\hDSP0 interrupt signal to the DSP \n Will always read a 0 except during the cycle when a 1 is written Writing a '1' asserts the interrupt, but bit is cleared to '0' on next cycle" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="No interrupt"/>
			<bitenum id="SETINT" value="1" token="SETINT" description="Set interrupt"/>
		</bitfield>
		<bitfield id="_RESV" width="3" begin="3" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_NMI" width="1" begin="0" end="0" resetval="0" description="\hNMI (DSP) interrupt signal to the DSP \n Will always read a 0 except during the cycle when a 1 is written Writing a '1' asserts the interrupt, but bit is cleared to '0' on next cycle" range="" rwaccess="RW">
			<bitenum id="NOINT" value="0" token="NOINT" description="No interrupt"/>
			<bitenum id="SETINT" value="1" token="SETINT" description="Set interrupt"/>
		</bitfield>
	</register>
	<register id="BOOTCFG" acronym="BOOTCFG" offset="20" width="32" description="Boot Configuration">
		<bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="HPIEN" width="1" begin="29" end="29" resetval="0" description="\hUHPI module pins selected at boot via BTSEL[1:0] \nBTSEL[1:0] = 0b10 = 1, otherwise = 0" range="-" rwaccess="R">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="No HPI pins"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable HPI pins"/>
		</bitfield>
		<bitfield id="_RESV" width="3" begin="28" end="26" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="BTSEL" width="2" begin="25" end="24" resetval="0" description="Configuration at boot of BTSEL[1:0] pins" range="" rwaccess="R">
			<bitenum id="ROMNAND" value="0" token="ROMNAND" description="Boot from ROM - NAND Flash boot mode"/>
			<bitenum id="NORFLASH" value="1" token="NORFLASH" description="Boot from AEMIF - NOR Flash"/>
			<bitenum id="ROMUHPI" value="2" token="ROMUHPI" description="Boot from ROM - UHPI boot mode"/>
			<bitenum id="ROMUART0" value="3" token="ROMUART0" description="Boot from ROM - UART0 boot mode"/>
		</bitfield>
		<bitfield id="_RESV" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="DSP_BT" width="1" begin="20" end="20" resetval="0" description="Configuraton at boot of DSP_BT pin" range="" rwaccess="R">
			<bitenum id="ARMBOOT" value="0" token="ARMBOOT" description="Disable - ARM boots DSP"/>
			<bitenum id="DSPBOOT" value="1" token="DSPBOOT" description="Enable - DSP boots itself from AEMIF (or ROM if secure)"/>
		</bitfield>
		<bitfield id="_RESV" width="11" begin="19" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_8_16" width="1" begin="8" end="8" resetval="0" description="Configuratoon at boot of 8_16 pin" range="" rwaccess="R">
			<bitenum id="_8BITS" value="0" token="8BITS" description="8-bit AEMIF CS0 bus"/>
			<bitenum id="_16BITS" value="1" token="16BITS" description="16-bit AEMIF CS0 bus"/>
		</bitfield>
		<bitfield id="_RESV" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="AEAW" width="5" begin="4" end="0" resetval="0" description="\hAEMIF address width selection made at boot by AEAW[4:0] pins \nSee spec table for details \n \nNote that PINMUX0:VLYNQEN and PINMUX0:VLYNQWD may override some address signals from EM_A[21:14]" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="VDD1P0V_ADJ" acronym="VDD1P0V_ADJ" offset="24" width="32" description="VDD 1.0v Adjust">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VDD1P0V_ADJ" width="4" begin="3" end="0" resetval="0" description="Shows VDD 1.0V adjustment programmed in eFuse" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="VDD1P2V_ADJ" acronym="VDD1P2V_ADJ" offset="28" width="32" description="VDD 1.2v Adjust">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VDD1P2V_ADJ" width="4" begin="3" end="0" resetval="0" description="Shows VDD 1.2V adjustment programmed in eFuse" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="DDR_SLEW" acronym="DDR_SLEW" offset="32" width="32" description="DDR Slew Rate">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="DDR_SLEW" width="2" begin="1" end="0" resetval="0" description="Shows DDR I/O cell timing control programmed in eFuse" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="MV_ENABLE" acronym="MV_ENABLE" offset="36" width="32" description="Macrovision Enable">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MV_ENABLE" width="1" begin="0" end="0" resetval="0" description="Macrovision module enable as programmed in eFuse" range="" rwaccess="R">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Macrovision disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Macrovision enabled"/>
		</bitfield>
	</register>
	<register id="OHCI1394EN" acronym="OHCI1394EN" offset="40" width="32" description="OHCI1394 Enable">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_1394EN" width="1" begin="0" end="0" resetval="0" description="OHCI1394 module enable as programmed in eFuse" range="" rwaccess="R">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="OHCI1394 disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="OHCI1394 enabled"/>
		</bitfield>
	</register>
	<register id="DAC_DEMEN" acronym="DAC_DEMEN" offset="44" width="32" description="DAC DEMEN Status">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="DAC_DMEN" width="1" begin="0" end="0" resetval="0" description="State of DEMEN programmed in eFuse" range="" rwaccess="R">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="DAC Dynamic Element Matching disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="DAC Dynamic Element Matching enabled"/>
		</bitfield>
	</register>
	<register id="UHPI_CTRL" acronym="UHPI_CTRL" offset="48" width="32" description="UHPI Control">
		<bitfield id="_RESV" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="ADDMODE" width="1" begin="9" end="9" resetval="0" description="Determines write access of HPIA Register" range="-" rwaccess="RW">
			<bitenum id="HOSTWRITE" value="0" token="HOSTWRITE" description="Host write access"/>
			<bitenum id="CPUWRITE" value="1" token="CPUWRITE" description="CPU write access"/>
		</bitfield>
		<bitfield id="CTLMODE" width="1" begin="8" end="8" resetval="0" description="Determines write access of HPIC Register" range="-" rwaccess="RW">
			<bitenum id="HOSTWRITE" value="0" token="HOSTWRITE" description="Host write access"/>
			<bitenum id="CPUWRITE" value="1" token="CPUWRITE" description="CPU write access"/>
		</bitfield>
		<bitfield id="TIMOUT" width="8" begin="7" end="0" resetval="0x80" description="Burst write timeout value" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="USB_PHY_CTRL" acronym="USB_PHY_CTRL" offset="52" width="32" description="USB PHY Control">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VBUSSENSE" width="1" begin="5" end="5" resetval="0" description="Captures output of OTG analog block" range="-" rwaccess="R">
		</bitfield>
		<bitfield id="PHY_PLLON" width="1" begin="4" end="4" resetval="0" description="USB PHY PLL state" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal operation"/>
			<bitenum id="Override" value="1" token="Override" description="Override PLL suspend state"/>
		</bitfield>
		<bitfield id="SEL_12MHZ" width="1" begin="3" end="3" resetval="0" description="Select 12MHz to CLK_OUT1" range="-" rwaccess="RW">
			<bitenum id="24MHZ" value="0" token="24MHZ" description="24MHz output to CLK_OUT1"/>
			<bitenum id="12MHZ" value="1" token="12MHZ" description="12MHz output to CLK_OUT1"/>
		</bitfield>
		<bitfield id="OSC_PWRDN" width="1" begin="2" end="2" resetval="1" description="USB PHY Oscillator Powerdown" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="PWRDN" value="1" token="PWRDN" description="Powerdown"/>
		</bitfield>
		<bitfield id="OTG_PWRDN" width="1" begin="1" end="1" resetval="1" description="USB PHY OTG Analog Block Powerdown" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="PWRDN" value="1" token="PWRDN" description="Powerdown"/>
		</bitfield>
		<bitfield id="PHY_PWRDN" width="1" begin="0" end="0" resetval="1" description="USB PHY Powerdown" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="PWRDN" value="1" token="PWRDN" description="Powerdown"/>
		</bitfield>
	</register>
	<register id="CHIP_SHORT_SWITCH" acronym="CHIP_SHORT_SWITCH" offset="56" width="32" description="Chip Shorting Switch for DSP">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="DSPPWRON" width="1" begin="0" end="0" resetval="0" description="Controls power supply shorting switch for DSP  Default state set by DSP_BT value" range="" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Shorting switch open"/>
			<bitenum id="ON" value="1" token="ON" description="Shorting Switch Closed"/>
		</bitfield>
	</register>
	<register id="MSTPRI0" acronym="MSTPRI0" offset="60" width="32" description="Master Priorities Reg0">
		<bitfield id="_RESV" width="13" begin="31" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IMCOPP" width="3" begin="18" end="16" resetval="0x5" description="Image Coprocessor bus priority" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="GEM_CFGP" width="3" begin="10" end="8" resetval="0x1" description="GEM CFG bus priority" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="ARM_CFGP" width="3" begin="6" end="4" resetval="0x1" description="ARM CFG bus priority" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="ARM_DMAP" width="3" begin="2" end="0" resetval="0x1" description="ARM DMA priority" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="MSTPRI1" acronym="MSTPRI1" offset="64" width="32" description="Master Priorities Reg1">
		<bitfield id="_RESV" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="HPIP" width="3" begin="22" end="20" resetval="0x4" description="UHPI bus priority" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VLYNQP" width="3" begin="18" end="16" resetval="0x4" description="VLYNQ bus priority" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="ATAP" width="3" begin="14" end="12" resetval="0x4" description="ATA bus priority" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="USBP" width="3" begin="10" end="8" resetval="0x4" description="USB bus priority" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_1394P" width="3" begin="6" end="4" resetval="0x4" description="1394 bus priority" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="EMACP" width="3" begin="2" end="0" resetval="0x4" description="EMAC bus priority" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VDD3P3V_PWRDN" acronym="VDD3P3V_PWRDN" offset="72" width="32" description="VDD 3.3v Powerdwn">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MS_IO_PWRDN" width="1" begin="1" end="1" resetval="0" description="Powerdown MMC/SD/MS output cells" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="PWRDN" value="1" token="PWRDN" description="Powerdown"/>
		</bitfield>
		<bitfield id="EMAC_IO_PWRDN" width="1" begin="0" end="0" resetval="0" description="Powerdown EMAC/1394 output cells" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="PWRDN" value="1" token="PWRDN" description="Powerdown"/>
		</bitfield>
	</register>
	<register id="VPSS_CLK_CTRL" acronym="VPSS_CLK_CTRL" offset="68" width="32" description="VPSS Clock Mux Control">
		<bitfield id="_RESV" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CLK_DAC_EN" width="1" begin="4" end="4" resetval="0" description="Enable Video DAC clock" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="CLK_VENC_EN" width="1" begin="3" end="3" resetval="0" description="Enable VPBE/Video Encoder clock" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="PCLK_INV" width="1" begin="2" end="2" resetval="0" description="Invert VPFE pixel clock (PCLK)" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Use normal PCLK"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Use inverted PCLK"/>
		</bitfield>
		<bitfield id="VPSS_MUXSEL" width="2" begin="1" end="0" resetval="0" description="VPSS clock selection" range="-" rwaccess="RW">
			<bitenum id="27MHZ" value="0" token="27MHZ" description="Use 27MHX (from MXI27)"/>
			<bitenum id="54MHZ" value="1" token="54MHZ" description="Use 54MHX (from PLLCTRL2)"/>
			<bitenum id="VPBECLK" value="2" token="VPBECLK" description="Use VPBE input clock (VPBECLK)"/>
			<bitenum id="PCLK" value="3" token="PCLK" description="Use VPFE input clock (PCLK)"/>
		</bitfield>
	</register>
	<register id="SEC_SCAN_REG" acronym="SEC_SCAN_REG" offset="80" width="32" description="Secure Scan Register">
		<bitfield id="_RESV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TBD1" width="3" begin="2" end="0" resetval="0" description="Need info" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="SEC_TEST_REG" acronym="SEC_TEST_REG" offset="84" width="32" description="Secure Test Register">
		<bitfield id="_RESV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TBD1" width="3" begin="2" end="0" resetval="0" description="Need info" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="SEC_TAP_CTL" acronym="SEC_TAP_CTL" offset="88" width="32" description="Secure TAP Control">
		<bitfield id="_RESV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TBD1" width="3" begin="2" end="0" resetval="0" description="Need info" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PUBLIC_KEY0" acronym="PUBLIC_KEY0" offset="92" width="32" description="Public Key Register 0">
		<bitfield id="PUBLIC_KEY0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0] of the public key" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PUBLIC_KEY1" acronym="PUBLIC_KEY1" offset="96" width="32" description="Public Key Register 1">
		<bitfield id="PUBLIC_KEY1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32] of the public key" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PUBLIC_KEY2" acronym="PUBLIC_KEY2" offset="100" width="32" description="Public Key Register 2">
		<bitfield id="PUBLIC_KEY2" width="32" begin="31" end="0" resetval="0" description="Bits [95:64] of the public key" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PUBLIC_KEY3" acronym="PUBLIC_KEY3" offset="104" width="32" description="Public Key Register 3">
		<bitfield id="PUBLIC_KEY3" width="32" begin="31" end="0" resetval="0" description="Bits [127:96] of the public key" range="" rwaccess="R">
		</bitfield>
	</register>
</module>
