

================================================================
== Vitis HLS Report for 'k3mm_Pipeline_lp4_lp5'
================================================================
* Date:           Fri Feb 21 05:28:06 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4_lp5  |    16706|    16706|       327|          4|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 327


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 327
* Pipeline : 1
  Pipeline-0 : II = 4, D = 327, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 330 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 331 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%indvar_flatten149 = alloca i32 1"   --->   Operation 332 'alloca' 'indvar_flatten149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten149"   --->   Operation 333 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 334 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 334 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 335 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 335 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp6"   --->   Operation 336 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 337 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%indvar_flatten149_load = load i13 %indvar_flatten149" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 338 'load' 'indvar_flatten149_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 339 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_161_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln43, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 340 'bitconcatenate' 'tmp_161_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 341 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.64ns)   --->   "%icmp_ln40 = icmp_eq  i13 %indvar_flatten149_load, i13 4096" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 342 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.75ns)   --->   "%add_ln40_1 = add i13 %indvar_flatten149_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 343 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc108, void %lp9.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 344 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:41]   --->   Operation 345 'load' 'j_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.70ns)   --->   "%add_ln40 = add i7 %i_2, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 346 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i7 %add_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10]   --->   Operation 347 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.59ns)   --->   "%icmp_ln41 = icmp_eq  i7 %j_load, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:41]   --->   Operation 348 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.30ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i7 0, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 349 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_225_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln10, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 350 'bitconcatenate' 'tmp_225_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.30ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i7 %add_ln40, i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 351 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%empty_140 = trunc i7 %select_ln40_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 352 'trunc' 'empty_140' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_140, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 353 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.29ns)   --->   "%select_ln40_2 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 354 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %select_ln40_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 355 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 356 'getelementptr' 'buff_C_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 357 [2/2] (1.64ns)   --->   "%buff_C_load = load i12 %buff_C_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 357 'load' 'buff_C_load' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 358 [1/1] (0.29ns)   --->   "%select_ln40_66 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 358 'select' 'select_ln40_66' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln40 = or i12 %select_ln40_66, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 359 'or' 'or_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i12 %or_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 360 'zext' 'zext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%buff_C_addr_1 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 361 'getelementptr' 'buff_C_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 362 [2/2] (1.64ns)   --->   "%buff_C_load_1 = load i12 %buff_C_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 362 'load' 'buff_C_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 363 [1/1] (0.29ns)   --->   "%select_ln40_67 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 363 'select' 'select_ln40_67' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln40_1 = or i12 %select_ln40_67, i12 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 364 'or' 'or_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i12 %or_ln40_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 365 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%buff_C_addr_2 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 366 'getelementptr' 'buff_C_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 367 [2/2] (1.64ns)   --->   "%buff_C_load_2 = load i12 %buff_C_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 367 'load' 'buff_C_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 368 [1/1] (0.29ns)   --->   "%select_ln40_68 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 368 'select' 'select_ln40_68' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%or_ln40_2 = or i12 %select_ln40_68, i12 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 369 'or' 'or_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i12 %or_ln40_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 370 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%buff_C_addr_3 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 371 'getelementptr' 'buff_C_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 372 [2/2] (1.64ns)   --->   "%buff_C_load_3 = load i12 %buff_C_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 372 'load' 'buff_C_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 373 [1/1] (0.29ns)   --->   "%select_ln40_69 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 373 'select' 'select_ln40_69' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln40_3 = or i12 %select_ln40_69, i12 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 374 'or' 'or_ln40_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i12 %or_ln40_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 375 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%buff_C_addr_4 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 376 'getelementptr' 'buff_C_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 377 [2/2] (1.64ns)   --->   "%buff_C_load_4 = load i12 %buff_C_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 377 'load' 'buff_C_load_4' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 378 [1/1] (0.29ns)   --->   "%select_ln40_70 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 378 'select' 'select_ln40_70' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln40_4 = or i12 %select_ln40_70, i12 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 379 'or' 'or_ln40_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i12 %or_ln40_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 380 'zext' 'zext_ln43_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%buff_C_addr_5 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 381 'getelementptr' 'buff_C_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 382 [2/2] (1.64ns)   --->   "%buff_C_load_5 = load i12 %buff_C_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 382 'load' 'buff_C_load_5' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 383 [1/1] (0.29ns)   --->   "%select_ln40_71 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 383 'select' 'select_ln40_71' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%or_ln40_5 = or i12 %select_ln40_71, i12 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 384 'or' 'or_ln40_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i12 %or_ln40_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 385 'zext' 'zext_ln43_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%buff_C_addr_6 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 386 'getelementptr' 'buff_C_addr_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 387 [2/2] (1.64ns)   --->   "%buff_C_load_6 = load i12 %buff_C_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 387 'load' 'buff_C_load_6' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 388 [1/1] (0.29ns)   --->   "%select_ln40_72 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 388 'select' 'select_ln40_72' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln40_6 = or i12 %select_ln40_72, i12 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 389 'or' 'or_ln40_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i12 %or_ln40_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 390 'zext' 'zext_ln43_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%buff_C_addr_7 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 391 'getelementptr' 'buff_C_addr_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 392 [2/2] (1.64ns)   --->   "%buff_C_load_7 = load i12 %buff_C_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 392 'load' 'buff_C_load_7' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 393 [1/1] (0.29ns)   --->   "%select_ln40_73 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 393 'select' 'select_ln40_73' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%or_ln40_7 = or i12 %select_ln40_73, i12 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 394 'or' 'or_ln40_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i12 %or_ln40_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 395 'zext' 'zext_ln43_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%buff_C_addr_8 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 396 'getelementptr' 'buff_C_addr_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 397 [2/2] (1.64ns)   --->   "%buff_C_load_8 = load i12 %buff_C_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 397 'load' 'buff_C_load_8' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 398 [1/1] (0.29ns)   --->   "%select_ln40_74 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 398 'select' 'select_ln40_74' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%or_ln40_8 = or i12 %select_ln40_74, i12 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 399 'or' 'or_ln40_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i12 %or_ln40_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 400 'zext' 'zext_ln43_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%buff_C_addr_9 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 401 'getelementptr' 'buff_C_addr_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 402 [2/2] (1.64ns)   --->   "%buff_C_load_9 = load i12 %buff_C_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 402 'load' 'buff_C_load_9' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 403 [1/1] (0.29ns)   --->   "%select_ln40_75 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 403 'select' 'select_ln40_75' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln40_9 = or i12 %select_ln40_75, i12 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 404 'or' 'or_ln40_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i12 %or_ln40_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 405 'zext' 'zext_ln43_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%buff_C_addr_10 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 406 'getelementptr' 'buff_C_addr_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 407 [2/2] (1.64ns)   --->   "%buff_C_load_10 = load i12 %buff_C_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 407 'load' 'buff_C_load_10' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 408 [1/1] (0.29ns)   --->   "%select_ln40_76 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 408 'select' 'select_ln40_76' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln40_10 = or i12 %select_ln40_76, i12 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 409 'or' 'or_ln40_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i12 %or_ln40_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 410 'zext' 'zext_ln43_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%buff_C_addr_11 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 411 'getelementptr' 'buff_C_addr_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 412 [2/2] (1.64ns)   --->   "%buff_C_load_11 = load i12 %buff_C_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 412 'load' 'buff_C_load_11' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 413 [1/1] (0.29ns)   --->   "%select_ln40_77 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 413 'select' 'select_ln40_77' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%or_ln40_11 = or i12 %select_ln40_77, i12 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 414 'or' 'or_ln40_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln43_11 = zext i12 %or_ln40_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 415 'zext' 'zext_ln43_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%buff_C_addr_12 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 416 'getelementptr' 'buff_C_addr_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 417 [2/2] (1.64ns)   --->   "%buff_C_load_12 = load i12 %buff_C_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 417 'load' 'buff_C_load_12' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 418 [1/1] (0.29ns)   --->   "%select_ln40_78 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 418 'select' 'select_ln40_78' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%or_ln40_12 = or i12 %select_ln40_78, i12 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 419 'or' 'or_ln40_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln43_12 = zext i12 %or_ln40_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 420 'zext' 'zext_ln43_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%buff_C_addr_13 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 421 'getelementptr' 'buff_C_addr_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 422 [2/2] (1.64ns)   --->   "%buff_C_load_13 = load i12 %buff_C_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 422 'load' 'buff_C_load_13' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 423 [1/1] (0.29ns)   --->   "%select_ln40_79 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 423 'select' 'select_ln40_79' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%or_ln40_13 = or i12 %select_ln40_79, i12 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 424 'or' 'or_ln40_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln43_13 = zext i12 %or_ln40_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 425 'zext' 'zext_ln43_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%buff_C_addr_14 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 426 'getelementptr' 'buff_C_addr_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 427 [2/2] (1.64ns)   --->   "%buff_C_load_14 = load i12 %buff_C_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 427 'load' 'buff_C_load_14' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 428 [1/1] (0.29ns)   --->   "%select_ln40_80 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 428 'select' 'select_ln40_80' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%or_ln40_14 = or i12 %select_ln40_80, i12 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 429 'or' 'or_ln40_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln43_14 = zext i12 %or_ln40_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 430 'zext' 'zext_ln43_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%buff_C_addr_15 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 431 'getelementptr' 'buff_C_addr_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 432 [2/2] (1.64ns)   --->   "%buff_C_load_15 = load i12 %buff_C_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 432 'load' 'buff_C_load_15' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%j_2_cast = zext i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 433 'zext' 'j_2_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln43_63 = zext i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 434 'zext' 'zext_ln43_63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln43_64 = zext i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 435 'zext' 'zext_ln43_64' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln43_65 = zext i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 436 'zext' 'zext_ln43_65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln43_66 = zext i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 437 'zext' 'zext_ln43_66' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln43_67 = zext i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 438 'zext' 'zext_ln43_67' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%buff_D_addr = getelementptr i32 %buff_D, i64 0, i64 %j_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 439 'getelementptr' 'buff_D_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.70ns)   --->   "%add_ln43 = add i8 %zext_ln43_67, i8 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 440 'add' 'add_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln43_68 = zext i8 %add_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 441 'zext' 'zext_ln43_68' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%buff_D_addr_1 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 442 'getelementptr' 'buff_D_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_290_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 443 'bitconcatenate' 'tmp_290_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln43_69 = zext i8 %tmp_290_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 444 'zext' 'zext_ln43_69' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%buff_D_addr_2 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 445 'getelementptr' 'buff_D_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.71ns)   --->   "%add_ln43_1 = add i9 %zext_ln43_64, i9 192" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 446 'add' 'add_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln43_70 = zext i9 %add_ln43_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 447 'zext' 'zext_ln43_70' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%buff_D_addr_3 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 448 'getelementptr' 'buff_D_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_291_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 449 'bitconcatenate' 'tmp_291_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln43_71 = zext i9 %tmp_291_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 450 'zext' 'zext_ln43_71' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%buff_D_addr_4 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 451 'getelementptr' 'buff_D_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.71ns)   --->   "%add_ln43_2 = add i9 %zext_ln43_64, i9 320" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 452 'add' 'add_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln43_72 = zext i9 %add_ln43_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 453 'zext' 'zext_ln43_72' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%buff_D_addr_5 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_72" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 454 'getelementptr' 'buff_D_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i8 %tmp_290_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 455 'sext' 'sext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln43_73 = zext i9 %sext_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 456 'zext' 'zext_ln43_73' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%buff_D_addr_6 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 457 'getelementptr' 'buff_D_addr_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.72ns)   --->   "%add_ln43_3 = add i10 %zext_ln43_65, i10 448" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 458 'add' 'add_ln43_3' <Predicate = (!icmp_ln40)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln43_74 = zext i10 %add_ln43_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 459 'zext' 'zext_ln43_74' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%buff_D_addr_7 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_74" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 460 'getelementptr' 'buff_D_addr_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_293_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 461 'bitconcatenate' 'tmp_293_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln43_75 = zext i10 %tmp_293_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 462 'zext' 'zext_ln43_75' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%buff_D_addr_8 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 463 'getelementptr' 'buff_D_addr_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.72ns)   --->   "%add_ln43_4 = add i10 %zext_ln43_65, i10 576" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 464 'add' 'add_ln43_4' <Predicate = (!icmp_ln40)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln43_76 = zext i10 %add_ln43_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 465 'zext' 'zext_ln43_76' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%buff_D_addr_9 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_76" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 466 'getelementptr' 'buff_D_addr_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_294_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 467 'bitconcatenate' 'tmp_294_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln43_77 = zext i10 %tmp_294_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 468 'zext' 'zext_ln43_77' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%buff_D_addr_10 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 469 'getelementptr' 'buff_D_addr_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.72ns)   --->   "%add_ln43_5 = add i10 %zext_ln43_65, i10 704" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 470 'add' 'add_ln43_5' <Predicate = (!icmp_ln40)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln43_78 = zext i10 %add_ln43_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 471 'zext' 'zext_ln43_78' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%buff_D_addr_11 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 472 'getelementptr' 'buff_D_addr_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i9 %tmp_291_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 473 'sext' 'sext_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln43_79 = zext i10 %sext_ln43_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 474 'zext' 'zext_ln43_79' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%buff_D_addr_12 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 475 'getelementptr' 'buff_D_addr_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i9 %add_ln43_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 476 'sext' 'sext_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln43_80 = zext i10 %sext_ln43_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 477 'zext' 'zext_ln43_80' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%buff_D_addr_13 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 478 'getelementptr' 'buff_D_addr_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln43_3 = sext i8 %tmp_290_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 479 'sext' 'sext_ln43_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln43_81 = zext i10 %sext_ln43_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 480 'zext' 'zext_ln43_81' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%buff_D_addr_14 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 481 'getelementptr' 'buff_D_addr_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.73ns)   --->   "%add_ln43_6 = add i11 %zext_ln43_66, i11 960" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 482 'add' 'add_ln43_6' <Predicate = (!icmp_ln40)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln43_82 = zext i11 %add_ln43_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 483 'zext' 'zext_ln43_82' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%buff_D_addr_15 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 484 'getelementptr' 'buff_D_addr_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.74ns)   --->   "%empty_141 = add i12 %tmp_s, i12 %zext_ln43_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 485 'add' 'empty_141' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_141" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 486 'zext' 'p_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%tmp2_addr_1 = getelementptr i32 %tmp2, i64 0, i64 %p_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 487 'getelementptr' 'tmp2_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 488 [2/2] (1.64ns)   --->   "%arrayidx1008_promoted = load i12 %tmp2_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 488 'load' 'arrayidx1008_promoted' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 489 [2/2] (1.64ns)   --->   "%buff_D_load = load i12 %buff_D_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 489 'load' 'buff_D_load' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 490 [2/2] (1.64ns)   --->   "%buff_D_load_1 = load i12 %buff_D_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 490 'load' 'buff_D_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 491 [2/2] (1.64ns)   --->   "%buff_D_load_2 = load i12 %buff_D_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 491 'load' 'buff_D_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 492 [2/2] (1.64ns)   --->   "%buff_D_load_3 = load i12 %buff_D_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 492 'load' 'buff_D_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 493 [2/2] (1.64ns)   --->   "%buff_D_load_4 = load i12 %buff_D_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 493 'load' 'buff_D_load_4' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 494 [2/2] (1.64ns)   --->   "%buff_D_load_5 = load i12 %buff_D_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 494 'load' 'buff_D_load_5' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 495 [2/2] (1.64ns)   --->   "%buff_D_load_6 = load i12 %buff_D_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 495 'load' 'buff_D_load_6' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 496 [2/2] (1.64ns)   --->   "%buff_D_load_7 = load i12 %buff_D_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 496 'load' 'buff_D_load_7' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 497 [2/2] (1.64ns)   --->   "%buff_D_load_8 = load i12 %buff_D_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 497 'load' 'buff_D_load_8' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 498 [2/2] (1.64ns)   --->   "%buff_D_load_9 = load i12 %buff_D_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 498 'load' 'buff_D_load_9' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 499 [2/2] (1.64ns)   --->   "%buff_D_load_10 = load i12 %buff_D_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 499 'load' 'buff_D_load_10' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 500 [2/2] (1.64ns)   --->   "%buff_D_load_11 = load i12 %buff_D_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 500 'load' 'buff_D_load_11' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 501 [2/2] (1.64ns)   --->   "%buff_D_load_12 = load i12 %buff_D_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 501 'load' 'buff_D_load_12' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 502 [2/2] (1.64ns)   --->   "%buff_D_load_13 = load i12 %buff_D_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 502 'load' 'buff_D_load_13' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 503 [2/2] (1.64ns)   --->   "%buff_D_load_14 = load i12 %buff_D_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 503 'load' 'buff_D_load_14' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 504 [2/2] (1.64ns)   --->   "%buff_D_load_15 = load i12 %buff_D_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 504 'load' 'buff_D_load_15' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 505 [1/1] (0.38ns)   --->   "%store_ln41 = store i13 %add_ln40_1, i13 %indvar_flatten149" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:41]   --->   Operation 505 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 506 [1/1] (0.38ns)   --->   "%store_ln41 = store i7 %select_ln40_1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:41]   --->   Operation 506 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 507 [1/2] (1.64ns)   --->   "%buff_C_load = load i12 %buff_C_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 507 'load' 'buff_C_load' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 508 [1/2] (1.64ns)   --->   "%buff_C_load_1 = load i12 %buff_C_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 508 'load' 'buff_C_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 509 [1/2] (1.64ns)   --->   "%buff_C_load_2 = load i12 %buff_C_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 509 'load' 'buff_C_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 510 [1/2] (1.64ns)   --->   "%buff_C_load_3 = load i12 %buff_C_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 510 'load' 'buff_C_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 511 [1/2] (1.64ns)   --->   "%buff_C_load_4 = load i12 %buff_C_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 511 'load' 'buff_C_load_4' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 512 [1/2] (1.64ns)   --->   "%buff_C_load_5 = load i12 %buff_C_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 512 'load' 'buff_C_load_5' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 513 [1/2] (1.64ns)   --->   "%buff_C_load_6 = load i12 %buff_C_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 513 'load' 'buff_C_load_6' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 514 [1/2] (1.64ns)   --->   "%buff_C_load_7 = load i12 %buff_C_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 514 'load' 'buff_C_load_7' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 515 [1/2] (1.64ns)   --->   "%buff_C_load_8 = load i12 %buff_C_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 515 'load' 'buff_C_load_8' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 516 [1/2] (1.64ns)   --->   "%buff_C_load_9 = load i12 %buff_C_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 516 'load' 'buff_C_load_9' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 517 [1/2] (1.64ns)   --->   "%buff_C_load_10 = load i12 %buff_C_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 517 'load' 'buff_C_load_10' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 518 [1/2] (1.64ns)   --->   "%buff_C_load_11 = load i12 %buff_C_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 518 'load' 'buff_C_load_11' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 519 [1/2] (1.64ns)   --->   "%buff_C_load_12 = load i12 %buff_C_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 519 'load' 'buff_C_load_12' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 520 [1/2] (1.64ns)   --->   "%buff_C_load_13 = load i12 %buff_C_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 520 'load' 'buff_C_load_13' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 521 [1/2] (1.64ns)   --->   "%buff_C_load_14 = load i12 %buff_C_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 521 'load' 'buff_C_load_14' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 522 [1/2] (1.64ns)   --->   "%buff_C_load_15 = load i12 %buff_C_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 522 'load' 'buff_C_load_15' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 523 [1/1] (0.29ns)   --->   "%select_ln40_81 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 523 'select' 'select_ln40_81' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%or_ln40_15 = or i12 %select_ln40_81, i12 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 524 'or' 'or_ln40_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln43_15 = zext i12 %or_ln40_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 525 'zext' 'zext_ln43_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%buff_C_addr_16 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 526 'getelementptr' 'buff_C_addr_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 527 [2/2] (1.64ns)   --->   "%buff_C_load_16 = load i12 %buff_C_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 527 'load' 'buff_C_load_16' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 528 [1/1] (0.29ns)   --->   "%select_ln40_82 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 528 'select' 'select_ln40_82' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%or_ln40_16 = or i12 %select_ln40_82, i12 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 529 'or' 'or_ln40_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln43_16 = zext i12 %or_ln40_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 530 'zext' 'zext_ln43_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%buff_C_addr_17 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 531 'getelementptr' 'buff_C_addr_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 532 [2/2] (1.64ns)   --->   "%buff_C_load_17 = load i12 %buff_C_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 532 'load' 'buff_C_load_17' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 533 [1/1] (0.29ns)   --->   "%select_ln40_83 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 533 'select' 'select_ln40_83' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%or_ln40_17 = or i12 %select_ln40_83, i12 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 534 'or' 'or_ln40_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln43_17 = zext i12 %or_ln40_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 535 'zext' 'zext_ln43_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%buff_C_addr_18 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 536 'getelementptr' 'buff_C_addr_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 537 [2/2] (1.64ns)   --->   "%buff_C_load_18 = load i12 %buff_C_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 537 'load' 'buff_C_load_18' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 538 [1/1] (0.29ns)   --->   "%select_ln40_84 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 538 'select' 'select_ln40_84' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln40_18 = or i12 %select_ln40_84, i12 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 539 'or' 'or_ln40_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln43_18 = zext i12 %or_ln40_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 540 'zext' 'zext_ln43_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%buff_C_addr_19 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 541 'getelementptr' 'buff_C_addr_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 542 [2/2] (1.64ns)   --->   "%buff_C_load_19 = load i12 %buff_C_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 542 'load' 'buff_C_load_19' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 543 [1/1] (0.29ns)   --->   "%select_ln40_85 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 543 'select' 'select_ln40_85' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%or_ln40_19 = or i12 %select_ln40_85, i12 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 544 'or' 'or_ln40_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln43_19 = zext i12 %or_ln40_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 545 'zext' 'zext_ln43_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%buff_C_addr_20 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 546 'getelementptr' 'buff_C_addr_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 547 [2/2] (1.64ns)   --->   "%buff_C_load_20 = load i12 %buff_C_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 547 'load' 'buff_C_load_20' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 548 [1/1] (0.29ns)   --->   "%select_ln40_86 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 548 'select' 'select_ln40_86' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%or_ln40_20 = or i12 %select_ln40_86, i12 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 549 'or' 'or_ln40_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln43_20 = zext i12 %or_ln40_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 550 'zext' 'zext_ln43_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%buff_C_addr_21 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 551 'getelementptr' 'buff_C_addr_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 552 [2/2] (1.64ns)   --->   "%buff_C_load_21 = load i12 %buff_C_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 552 'load' 'buff_C_load_21' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 553 [1/1] (0.29ns)   --->   "%select_ln40_87 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 553 'select' 'select_ln40_87' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%or_ln40_21 = or i12 %select_ln40_87, i12 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 554 'or' 'or_ln40_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln43_21 = zext i12 %or_ln40_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 555 'zext' 'zext_ln43_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%buff_C_addr_22 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 556 'getelementptr' 'buff_C_addr_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 557 [2/2] (1.64ns)   --->   "%buff_C_load_22 = load i12 %buff_C_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 557 'load' 'buff_C_load_22' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 558 [1/1] (0.29ns)   --->   "%select_ln40_88 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 558 'select' 'select_ln40_88' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%or_ln40_22 = or i12 %select_ln40_88, i12 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 559 'or' 'or_ln40_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln43_22 = zext i12 %or_ln40_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 560 'zext' 'zext_ln43_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%buff_C_addr_23 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 561 'getelementptr' 'buff_C_addr_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 562 [2/2] (1.64ns)   --->   "%buff_C_load_23 = load i12 %buff_C_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 562 'load' 'buff_C_load_23' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 563 [1/1] (0.29ns)   --->   "%select_ln40_89 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 563 'select' 'select_ln40_89' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%or_ln40_23 = or i12 %select_ln40_89, i12 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 564 'or' 'or_ln40_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln43_23 = zext i12 %or_ln40_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 565 'zext' 'zext_ln43_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%buff_C_addr_24 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 566 'getelementptr' 'buff_C_addr_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 567 [2/2] (1.64ns)   --->   "%buff_C_load_24 = load i12 %buff_C_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 567 'load' 'buff_C_load_24' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 568 [1/1] (0.29ns)   --->   "%select_ln40_90 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 568 'select' 'select_ln40_90' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%or_ln40_24 = or i12 %select_ln40_90, i12 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 569 'or' 'or_ln40_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln43_24 = zext i12 %or_ln40_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 570 'zext' 'zext_ln43_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%buff_C_addr_25 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 571 'getelementptr' 'buff_C_addr_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 572 [2/2] (1.64ns)   --->   "%buff_C_load_25 = load i12 %buff_C_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 572 'load' 'buff_C_load_25' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 573 [1/1] (0.29ns)   --->   "%select_ln40_91 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 573 'select' 'select_ln40_91' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%or_ln40_25 = or i12 %select_ln40_91, i12 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 574 'or' 'or_ln40_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln43_25 = zext i12 %or_ln40_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 575 'zext' 'zext_ln43_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%buff_C_addr_26 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 576 'getelementptr' 'buff_C_addr_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 577 [2/2] (1.64ns)   --->   "%buff_C_load_26 = load i12 %buff_C_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 577 'load' 'buff_C_load_26' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 578 [1/1] (0.29ns)   --->   "%select_ln40_92 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 578 'select' 'select_ln40_92' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln40_26 = or i12 %select_ln40_92, i12 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 579 'or' 'or_ln40_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln43_26 = zext i12 %or_ln40_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 580 'zext' 'zext_ln43_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%buff_C_addr_27 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 581 'getelementptr' 'buff_C_addr_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 582 [2/2] (1.64ns)   --->   "%buff_C_load_27 = load i12 %buff_C_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 582 'load' 'buff_C_load_27' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 583 [1/1] (0.29ns)   --->   "%select_ln40_93 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 583 'select' 'select_ln40_93' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%or_ln40_27 = or i12 %select_ln40_93, i12 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 584 'or' 'or_ln40_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln43_27 = zext i12 %or_ln40_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 585 'zext' 'zext_ln43_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%buff_C_addr_28 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 586 'getelementptr' 'buff_C_addr_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 587 [2/2] (1.64ns)   --->   "%buff_C_load_28 = load i12 %buff_C_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 587 'load' 'buff_C_load_28' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 588 [1/1] (0.29ns)   --->   "%select_ln40_94 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 588 'select' 'select_ln40_94' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%or_ln40_28 = or i12 %select_ln40_94, i12 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 589 'or' 'or_ln40_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln43_28 = zext i12 %or_ln40_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 590 'zext' 'zext_ln43_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%buff_C_addr_29 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 591 'getelementptr' 'buff_C_addr_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 592 [2/2] (1.64ns)   --->   "%buff_C_load_29 = load i12 %buff_C_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 592 'load' 'buff_C_load_29' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 593 [1/1] (0.29ns)   --->   "%select_ln40_95 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 593 'select' 'select_ln40_95' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln40_29 = or i12 %select_ln40_95, i12 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 594 'or' 'or_ln40_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln43_29 = zext i12 %or_ln40_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 595 'zext' 'zext_ln43_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%buff_C_addr_30 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 596 'getelementptr' 'buff_C_addr_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 597 [2/2] (1.64ns)   --->   "%buff_C_load_30 = load i12 %buff_C_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 597 'load' 'buff_C_load_30' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 598 [1/1] (0.29ns)   --->   "%select_ln40_96 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 598 'select' 'select_ln40_96' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln40_30 = or i12 %select_ln40_96, i12 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 599 'or' 'or_ln40_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln43_30 = zext i12 %or_ln40_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 600 'zext' 'zext_ln43_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%buff_C_addr_31 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 601 'getelementptr' 'buff_C_addr_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 602 [2/2] (1.64ns)   --->   "%buff_C_load_31 = load i12 %buff_C_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 602 'load' 'buff_C_load_31' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_297_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 8, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 603 'bitconcatenate' 'tmp_297_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln43_83 = zext i11 %tmp_297_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 604 'zext' 'zext_ln43_83' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%buff_D_addr_16 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_83" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 605 'getelementptr' 'buff_D_addr_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.73ns)   --->   "%add_ln43_7 = add i11 %zext_ln43_66, i11 1088" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 606 'add' 'add_ln43_7' <Predicate = (!icmp_ln40)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln43_84 = zext i11 %add_ln43_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 607 'zext' 'zext_ln43_84' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%buff_D_addr_17 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_84" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 608 'getelementptr' 'buff_D_addr_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_298_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 9, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 609 'bitconcatenate' 'tmp_298_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln43_85 = zext i11 %tmp_298_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 610 'zext' 'zext_ln43_85' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%buff_D_addr_18 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 611 'getelementptr' 'buff_D_addr_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.73ns)   --->   "%add_ln43_8 = add i11 %zext_ln43_66, i11 1216" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 612 'add' 'add_ln43_8' <Predicate = (!icmp_ln40)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln43_86 = zext i11 %add_ln43_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 613 'zext' 'zext_ln43_86' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%buff_D_addr_19 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 614 'getelementptr' 'buff_D_addr_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_299_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 10, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 615 'bitconcatenate' 'tmp_299_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln43_87 = zext i11 %tmp_299_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 616 'zext' 'zext_ln43_87' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%buff_D_addr_20 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_87" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 617 'getelementptr' 'buff_D_addr_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.73ns)   --->   "%add_ln43_9 = add i11 %zext_ln43_66, i11 1344" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 618 'add' 'add_ln43_9' <Predicate = (!icmp_ln40)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln43_88 = zext i11 %add_ln43_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 619 'zext' 'zext_ln43_88' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%buff_D_addr_21 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 620 'getelementptr' 'buff_D_addr_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_300_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 11, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 621 'bitconcatenate' 'tmp_300_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln43_89 = zext i11 %tmp_300_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 622 'zext' 'zext_ln43_89' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%buff_D_addr_22 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 623 'getelementptr' 'buff_D_addr_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.73ns)   --->   "%add_ln43_10 = add i11 %zext_ln43_66, i11 1472" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 624 'add' 'add_ln43_10' <Predicate = (!icmp_ln40)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln43_90 = zext i11 %add_ln43_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 625 'zext' 'zext_ln43_90' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%buff_D_addr_23 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 626 'getelementptr' 'buff_D_addr_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln43_4 = sext i10 %tmp_293_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 627 'sext' 'sext_ln43_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln43_91 = zext i11 %sext_ln43_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 628 'zext' 'zext_ln43_91' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%buff_D_addr_24 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_91" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 629 'getelementptr' 'buff_D_addr_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln43_5 = sext i10 %add_ln43_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 630 'sext' 'sext_ln43_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln43_92 = zext i11 %sext_ln43_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 631 'zext' 'zext_ln43_92' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%buff_D_addr_25 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_92" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 632 'getelementptr' 'buff_D_addr_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln43_6 = sext i10 %tmp_294_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 633 'sext' 'sext_ln43_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln43_93 = zext i11 %sext_ln43_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 634 'zext' 'zext_ln43_93' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%buff_D_addr_26 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_93" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 635 'getelementptr' 'buff_D_addr_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln43_7 = sext i10 %add_ln43_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 636 'sext' 'sext_ln43_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln43_94 = zext i11 %sext_ln43_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 637 'zext' 'zext_ln43_94' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%buff_D_addr_27 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_94" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 638 'getelementptr' 'buff_D_addr_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln43_8 = sext i9 %tmp_291_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 639 'sext' 'sext_ln43_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln43_95 = zext i11 %sext_ln43_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 640 'zext' 'zext_ln43_95' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%buff_D_addr_28 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_95" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 641 'getelementptr' 'buff_D_addr_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln43_9 = sext i9 %add_ln43_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 642 'sext' 'sext_ln43_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln43_96 = zext i11 %sext_ln43_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 643 'zext' 'zext_ln43_96' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%buff_D_addr_29 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_96" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 644 'getelementptr' 'buff_D_addr_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln43_10 = sext i8 %tmp_290_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 645 'sext' 'sext_ln43_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln43_97 = zext i11 %sext_ln43_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 646 'zext' 'zext_ln43_97' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%buff_D_addr_30 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_97" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 647 'getelementptr' 'buff_D_addr_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.74ns)   --->   "%add_ln43_11 = add i12 %zext_ln43_63, i12 1984" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 648 'add' 'add_ln43_11' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln43_98 = zext i12 %add_ln43_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 649 'zext' 'zext_ln43_98' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%buff_D_addr_31 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_98" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 650 'getelementptr' 'buff_D_addr_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 651 [1/2] (1.64ns)   --->   "%arrayidx1008_promoted = load i12 %tmp2_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 651 'load' 'arrayidx1008_promoted' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 652 [1/2] (1.64ns)   --->   "%buff_D_load = load i12 %buff_D_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 652 'load' 'buff_D_load' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 653 [1/2] (1.64ns)   --->   "%buff_D_load_1 = load i12 %buff_D_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 653 'load' 'buff_D_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 654 [1/2] (1.64ns)   --->   "%buff_D_load_2 = load i12 %buff_D_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 654 'load' 'buff_D_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 655 [1/2] (1.64ns)   --->   "%buff_D_load_3 = load i12 %buff_D_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 655 'load' 'buff_D_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 656 [1/2] (1.64ns)   --->   "%buff_D_load_4 = load i12 %buff_D_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 656 'load' 'buff_D_load_4' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 657 [1/2] (1.64ns)   --->   "%buff_D_load_5 = load i12 %buff_D_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 657 'load' 'buff_D_load_5' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 658 [1/2] (1.64ns)   --->   "%buff_D_load_6 = load i12 %buff_D_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 658 'load' 'buff_D_load_6' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 659 [1/2] (1.64ns)   --->   "%buff_D_load_7 = load i12 %buff_D_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 659 'load' 'buff_D_load_7' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 660 [1/2] (1.64ns)   --->   "%buff_D_load_8 = load i12 %buff_D_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 660 'load' 'buff_D_load_8' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 661 [1/2] (1.64ns)   --->   "%buff_D_load_9 = load i12 %buff_D_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 661 'load' 'buff_D_load_9' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 662 [1/2] (1.64ns)   --->   "%buff_D_load_10 = load i12 %buff_D_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 662 'load' 'buff_D_load_10' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 663 [1/2] (1.64ns)   --->   "%buff_D_load_11 = load i12 %buff_D_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 663 'load' 'buff_D_load_11' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 664 [1/2] (1.64ns)   --->   "%buff_D_load_12 = load i12 %buff_D_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 664 'load' 'buff_D_load_12' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 665 [1/2] (1.64ns)   --->   "%buff_D_load_13 = load i12 %buff_D_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 665 'load' 'buff_D_load_13' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 666 [1/2] (1.64ns)   --->   "%buff_D_load_14 = load i12 %buff_D_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 666 'load' 'buff_D_load_14' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 667 [1/2] (1.64ns)   --->   "%buff_D_load_15 = load i12 %buff_D_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 667 'load' 'buff_D_load_15' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 668 [2/2] (1.64ns)   --->   "%buff_D_load_16 = load i12 %buff_D_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 668 'load' 'buff_D_load_16' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 669 [2/2] (1.64ns)   --->   "%buff_D_load_17 = load i12 %buff_D_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 669 'load' 'buff_D_load_17' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 670 [2/2] (1.64ns)   --->   "%buff_D_load_18 = load i12 %buff_D_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 670 'load' 'buff_D_load_18' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 671 [2/2] (1.64ns)   --->   "%buff_D_load_19 = load i12 %buff_D_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 671 'load' 'buff_D_load_19' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 672 [2/2] (1.64ns)   --->   "%buff_D_load_20 = load i12 %buff_D_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 672 'load' 'buff_D_load_20' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 673 [2/2] (1.64ns)   --->   "%buff_D_load_21 = load i12 %buff_D_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 673 'load' 'buff_D_load_21' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 674 [2/2] (1.64ns)   --->   "%buff_D_load_22 = load i12 %buff_D_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 674 'load' 'buff_D_load_22' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 675 [2/2] (1.64ns)   --->   "%buff_D_load_23 = load i12 %buff_D_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 675 'load' 'buff_D_load_23' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 676 [2/2] (1.64ns)   --->   "%buff_D_load_24 = load i12 %buff_D_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 676 'load' 'buff_D_load_24' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 677 [2/2] (1.64ns)   --->   "%buff_D_load_25 = load i12 %buff_D_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 677 'load' 'buff_D_load_25' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 678 [2/2] (1.64ns)   --->   "%buff_D_load_26 = load i12 %buff_D_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 678 'load' 'buff_D_load_26' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 679 [2/2] (1.64ns)   --->   "%buff_D_load_27 = load i12 %buff_D_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 679 'load' 'buff_D_load_27' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 680 [2/2] (1.64ns)   --->   "%buff_D_load_28 = load i12 %buff_D_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 680 'load' 'buff_D_load_28' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 681 [2/2] (1.64ns)   --->   "%buff_D_load_29 = load i12 %buff_D_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 681 'load' 'buff_D_load_29' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 682 [2/2] (1.64ns)   --->   "%buff_D_load_30 = load i12 %buff_D_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 682 'load' 'buff_D_load_30' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 683 [2/2] (1.64ns)   --->   "%buff_D_load_31 = load i12 %buff_D_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 683 'load' 'buff_D_load_31' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 684 [1/2] (1.64ns)   --->   "%buff_C_load_16 = load i12 %buff_C_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 684 'load' 'buff_C_load_16' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 685 [1/2] (1.64ns)   --->   "%buff_C_load_17 = load i12 %buff_C_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 685 'load' 'buff_C_load_17' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 686 [1/2] (1.64ns)   --->   "%buff_C_load_18 = load i12 %buff_C_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 686 'load' 'buff_C_load_18' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 687 [1/2] (1.64ns)   --->   "%buff_C_load_19 = load i12 %buff_C_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 687 'load' 'buff_C_load_19' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 688 [1/2] (1.64ns)   --->   "%buff_C_load_20 = load i12 %buff_C_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 688 'load' 'buff_C_load_20' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 689 [1/2] (1.64ns)   --->   "%buff_C_load_21 = load i12 %buff_C_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 689 'load' 'buff_C_load_21' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 690 [1/2] (1.64ns)   --->   "%buff_C_load_22 = load i12 %buff_C_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 690 'load' 'buff_C_load_22' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 691 [1/2] (1.64ns)   --->   "%buff_C_load_23 = load i12 %buff_C_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 691 'load' 'buff_C_load_23' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 692 [1/2] (1.64ns)   --->   "%buff_C_load_24 = load i12 %buff_C_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 692 'load' 'buff_C_load_24' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 693 [1/2] (1.64ns)   --->   "%buff_C_load_25 = load i12 %buff_C_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 693 'load' 'buff_C_load_25' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 694 [1/2] (1.64ns)   --->   "%buff_C_load_26 = load i12 %buff_C_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 694 'load' 'buff_C_load_26' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 695 [1/2] (1.64ns)   --->   "%buff_C_load_27 = load i12 %buff_C_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 695 'load' 'buff_C_load_27' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 696 [1/2] (1.64ns)   --->   "%buff_C_load_28 = load i12 %buff_C_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 696 'load' 'buff_C_load_28' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 697 [1/2] (1.64ns)   --->   "%buff_C_load_29 = load i12 %buff_C_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 697 'load' 'buff_C_load_29' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 698 [1/2] (1.64ns)   --->   "%buff_C_load_30 = load i12 %buff_C_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 698 'load' 'buff_C_load_30' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 699 [1/2] (1.64ns)   --->   "%buff_C_load_31 = load i12 %buff_C_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 699 'load' 'buff_C_load_31' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 700 [1/1] (0.29ns)   --->   "%select_ln40_97 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 700 'select' 'select_ln40_97' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%or_ln40_31 = or i12 %select_ln40_97, i12 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 701 'or' 'or_ln40_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln43_31 = zext i12 %or_ln40_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 702 'zext' 'zext_ln43_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "%buff_C_addr_32 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 703 'getelementptr' 'buff_C_addr_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 704 [2/2] (1.64ns)   --->   "%buff_C_load_32 = load i12 %buff_C_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 704 'load' 'buff_C_load_32' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 705 [1/1] (0.29ns)   --->   "%select_ln40_98 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 705 'select' 'select_ln40_98' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%or_ln40_32 = or i12 %select_ln40_98, i12 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 706 'or' 'or_ln40_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln43_32 = zext i12 %or_ln40_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 707 'zext' 'zext_ln43_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%buff_C_addr_33 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 708 'getelementptr' 'buff_C_addr_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 709 [2/2] (1.64ns)   --->   "%buff_C_load_33 = load i12 %buff_C_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 709 'load' 'buff_C_load_33' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 710 [1/1] (0.29ns)   --->   "%select_ln40_99 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 710 'select' 'select_ln40_99' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%or_ln40_33 = or i12 %select_ln40_99, i12 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 711 'or' 'or_ln40_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln43_33 = zext i12 %or_ln40_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 712 'zext' 'zext_ln43_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%buff_C_addr_34 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 713 'getelementptr' 'buff_C_addr_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 714 [2/2] (1.64ns)   --->   "%buff_C_load_34 = load i12 %buff_C_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 714 'load' 'buff_C_load_34' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 715 [1/1] (0.29ns)   --->   "%select_ln40_100 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 715 'select' 'select_ln40_100' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "%or_ln40_34 = or i12 %select_ln40_100, i12 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 716 'or' 'or_ln40_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln43_34 = zext i12 %or_ln40_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 717 'zext' 'zext_ln43_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%buff_C_addr_35 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 718 'getelementptr' 'buff_C_addr_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 719 [2/2] (1.64ns)   --->   "%buff_C_load_35 = load i12 %buff_C_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 719 'load' 'buff_C_load_35' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 720 [1/1] (0.29ns)   --->   "%select_ln40_101 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 720 'select' 'select_ln40_101' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%or_ln40_35 = or i12 %select_ln40_101, i12 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 721 'or' 'or_ln40_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln43_35 = zext i12 %or_ln40_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 722 'zext' 'zext_ln43_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%buff_C_addr_36 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 723 'getelementptr' 'buff_C_addr_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 724 [2/2] (1.64ns)   --->   "%buff_C_load_36 = load i12 %buff_C_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 724 'load' 'buff_C_load_36' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 725 [1/1] (0.29ns)   --->   "%select_ln40_102 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 725 'select' 'select_ln40_102' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%or_ln40_36 = or i12 %select_ln40_102, i12 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 726 'or' 'or_ln40_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln43_36 = zext i12 %or_ln40_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 727 'zext' 'zext_ln43_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%buff_C_addr_37 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 728 'getelementptr' 'buff_C_addr_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 729 [2/2] (1.64ns)   --->   "%buff_C_load_37 = load i12 %buff_C_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 729 'load' 'buff_C_load_37' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 730 [1/1] (0.29ns)   --->   "%select_ln40_103 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 730 'select' 'select_ln40_103' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%or_ln40_37 = or i12 %select_ln40_103, i12 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 731 'or' 'or_ln40_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln43_37 = zext i12 %or_ln40_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 732 'zext' 'zext_ln43_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%buff_C_addr_38 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 733 'getelementptr' 'buff_C_addr_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 734 [2/2] (1.64ns)   --->   "%buff_C_load_38 = load i12 %buff_C_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 734 'load' 'buff_C_load_38' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 735 [1/1] (0.29ns)   --->   "%select_ln40_104 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 735 'select' 'select_ln40_104' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%or_ln40_38 = or i12 %select_ln40_104, i12 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 736 'or' 'or_ln40_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln43_38 = zext i12 %or_ln40_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 737 'zext' 'zext_ln43_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%buff_C_addr_39 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 738 'getelementptr' 'buff_C_addr_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 739 [2/2] (1.64ns)   --->   "%buff_C_load_39 = load i12 %buff_C_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 739 'load' 'buff_C_load_39' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 740 [1/1] (0.29ns)   --->   "%select_ln40_105 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 740 'select' 'select_ln40_105' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%or_ln40_39 = or i12 %select_ln40_105, i12 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 741 'or' 'or_ln40_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln43_39 = zext i12 %or_ln40_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 742 'zext' 'zext_ln43_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%buff_C_addr_40 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 743 'getelementptr' 'buff_C_addr_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 744 [2/2] (1.64ns)   --->   "%buff_C_load_40 = load i12 %buff_C_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 744 'load' 'buff_C_load_40' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 745 [1/1] (0.29ns)   --->   "%select_ln40_106 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 745 'select' 'select_ln40_106' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%or_ln40_40 = or i12 %select_ln40_106, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 746 'or' 'or_ln40_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln43_40 = zext i12 %or_ln40_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 747 'zext' 'zext_ln43_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "%buff_C_addr_41 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 748 'getelementptr' 'buff_C_addr_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 749 [2/2] (1.64ns)   --->   "%buff_C_load_41 = load i12 %buff_C_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 749 'load' 'buff_C_load_41' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 750 [1/1] (0.29ns)   --->   "%select_ln40_107 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 750 'select' 'select_ln40_107' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%or_ln40_41 = or i12 %select_ln40_107, i12 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 751 'or' 'or_ln40_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln43_41 = zext i12 %or_ln40_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 752 'zext' 'zext_ln43_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "%buff_C_addr_42 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 753 'getelementptr' 'buff_C_addr_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 754 [2/2] (1.64ns)   --->   "%buff_C_load_42 = load i12 %buff_C_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 754 'load' 'buff_C_load_42' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 755 [1/1] (0.29ns)   --->   "%select_ln40_108 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 755 'select' 'select_ln40_108' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%or_ln40_42 = or i12 %select_ln40_108, i12 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 756 'or' 'or_ln40_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln43_42 = zext i12 %or_ln40_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 757 'zext' 'zext_ln43_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%buff_C_addr_43 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 758 'getelementptr' 'buff_C_addr_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 759 [2/2] (1.64ns)   --->   "%buff_C_load_43 = load i12 %buff_C_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 759 'load' 'buff_C_load_43' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 760 [1/1] (0.29ns)   --->   "%select_ln40_109 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 760 'select' 'select_ln40_109' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%or_ln40_43 = or i12 %select_ln40_109, i12 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 761 'or' 'or_ln40_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln43_43 = zext i12 %or_ln40_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 762 'zext' 'zext_ln43_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%buff_C_addr_44 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 763 'getelementptr' 'buff_C_addr_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 764 [2/2] (1.64ns)   --->   "%buff_C_load_44 = load i12 %buff_C_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 764 'load' 'buff_C_load_44' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 765 [1/1] (0.29ns)   --->   "%select_ln40_110 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 765 'select' 'select_ln40_110' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "%or_ln40_44 = or i12 %select_ln40_110, i12 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 766 'or' 'or_ln40_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln43_44 = zext i12 %or_ln40_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 767 'zext' 'zext_ln43_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "%buff_C_addr_45 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 768 'getelementptr' 'buff_C_addr_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 769 [2/2] (1.64ns)   --->   "%buff_C_load_45 = load i12 %buff_C_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 769 'load' 'buff_C_load_45' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 770 [1/1] (0.29ns)   --->   "%select_ln40_111 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 770 'select' 'select_ln40_111' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%or_ln40_45 = or i12 %select_ln40_111, i12 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 771 'or' 'or_ln40_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln43_45 = zext i12 %or_ln40_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 772 'zext' 'zext_ln43_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%buff_C_addr_46 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 773 'getelementptr' 'buff_C_addr_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 774 [2/2] (1.64ns)   --->   "%buff_C_load_46 = load i12 %buff_C_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 774 'load' 'buff_C_load_46' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 775 [1/1] (0.29ns)   --->   "%select_ln40_112 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 775 'select' 'select_ln40_112' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%or_ln40_46 = or i12 %select_ln40_112, i12 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 776 'or' 'or_ln40_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln43_46 = zext i12 %or_ln40_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 777 'zext' 'zext_ln43_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%buff_C_addr_47 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 778 'getelementptr' 'buff_C_addr_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 779 [2/2] (1.64ns)   --->   "%buff_C_load_47 = load i12 %buff_C_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 779 'load' 'buff_C_load_47' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_305_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 16, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 780 'bitconcatenate' 'tmp_305_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln43_99 = zext i12 %tmp_305_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 781 'zext' 'zext_ln43_99' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%buff_D_addr_32 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_99" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 782 'getelementptr' 'buff_D_addr_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.74ns)   --->   "%add_ln43_12 = add i12 %zext_ln43_63, i12 2112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 783 'add' 'add_ln43_12' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln43_100 = zext i12 %add_ln43_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 784 'zext' 'zext_ln43_100' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%buff_D_addr_33 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 785 'getelementptr' 'buff_D_addr_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_306_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 17, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 786 'bitconcatenate' 'tmp_306_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln43_101 = zext i12 %tmp_306_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 787 'zext' 'zext_ln43_101' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "%buff_D_addr_34 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 788 'getelementptr' 'buff_D_addr_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (0.74ns)   --->   "%add_ln43_13 = add i12 %zext_ln43_63, i12 2240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 789 'add' 'add_ln43_13' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln43_102 = zext i12 %add_ln43_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 790 'zext' 'zext_ln43_102' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "%buff_D_addr_35 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_102" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 791 'getelementptr' 'buff_D_addr_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_307_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 18, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 792 'bitconcatenate' 'tmp_307_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln43_103 = zext i12 %tmp_307_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 793 'zext' 'zext_ln43_103' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%buff_D_addr_36 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 794 'getelementptr' 'buff_D_addr_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.74ns)   --->   "%add_ln43_14 = add i12 %zext_ln43_63, i12 2368" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 795 'add' 'add_ln43_14' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln43_104 = zext i12 %add_ln43_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 796 'zext' 'zext_ln43_104' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "%buff_D_addr_37 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_104" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 797 'getelementptr' 'buff_D_addr_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_308_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 19, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 798 'bitconcatenate' 'tmp_308_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln43_105 = zext i12 %tmp_308_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 799 'zext' 'zext_ln43_105' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "%buff_D_addr_38 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 800 'getelementptr' 'buff_D_addr_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.74ns)   --->   "%add_ln43_15 = add i12 %zext_ln43_63, i12 2496" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 801 'add' 'add_ln43_15' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln43_106 = zext i12 %add_ln43_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 802 'zext' 'zext_ln43_106' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "%buff_D_addr_39 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_106" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 803 'getelementptr' 'buff_D_addr_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_309_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 20, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 804 'bitconcatenate' 'tmp_309_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln43_107 = zext i12 %tmp_309_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 805 'zext' 'zext_ln43_107' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%buff_D_addr_40 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_107" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 806 'getelementptr' 'buff_D_addr_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.74ns)   --->   "%add_ln43_16 = add i12 %zext_ln43_63, i12 2624" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 807 'add' 'add_ln43_16' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln43_108 = zext i12 %add_ln43_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 808 'zext' 'zext_ln43_108' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%buff_D_addr_41 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_108" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 809 'getelementptr' 'buff_D_addr_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_310_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 21, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 810 'bitconcatenate' 'tmp_310_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln43_109 = zext i12 %tmp_310_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 811 'zext' 'zext_ln43_109' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "%buff_D_addr_42 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_109" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 812 'getelementptr' 'buff_D_addr_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.74ns)   --->   "%add_ln43_17 = add i12 %zext_ln43_63, i12 2752" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 813 'add' 'add_ln43_17' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln43_110 = zext i12 %add_ln43_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 814 'zext' 'zext_ln43_110' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%buff_D_addr_43 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 815 'getelementptr' 'buff_D_addr_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_311_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 22, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 816 'bitconcatenate' 'tmp_311_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln43_111 = zext i12 %tmp_311_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 817 'zext' 'zext_ln43_111' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%buff_D_addr_44 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_111" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 818 'getelementptr' 'buff_D_addr_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.74ns)   --->   "%add_ln43_18 = add i12 %zext_ln43_63, i12 2880" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 819 'add' 'add_ln43_18' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln43_112 = zext i12 %add_ln43_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 820 'zext' 'zext_ln43_112' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "%buff_D_addr_45 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 821 'getelementptr' 'buff_D_addr_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_312_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 23, i7 %select_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 822 'bitconcatenate' 'tmp_312_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln43_113 = zext i12 %tmp_312_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 823 'zext' 'zext_ln43_113' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "%buff_D_addr_46 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 824 'getelementptr' 'buff_D_addr_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.74ns)   --->   "%add_ln43_19 = add i12 %zext_ln43_63, i12 3008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 825 'add' 'add_ln43_19' <Predicate = (!icmp_ln40)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln43_114 = zext i12 %add_ln43_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 826 'zext' 'zext_ln43_114' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%buff_D_addr_47 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_114" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 827 'getelementptr' 'buff_D_addr_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 828 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_C_load, i32 %buff_D_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 828 'fmul' 'mul1' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [4/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_C_load_1, i32 %buff_D_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 829 'fmul' 'mul1_1' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [4/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_C_load_2, i32 %buff_D_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 830 'fmul' 'mul1_2' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [4/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_C_load_3, i32 %buff_D_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 831 'fmul' 'mul1_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [4/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_C_load_4, i32 %buff_D_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 832 'fmul' 'mul1_4' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [4/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_C_load_5, i32 %buff_D_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 833 'fmul' 'mul1_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [4/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_C_load_6, i32 %buff_D_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 834 'fmul' 'mul1_6' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 835 [4/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_C_load_7, i32 %buff_D_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 835 'fmul' 'mul1_7' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 836 [4/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_C_load_8, i32 %buff_D_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 836 'fmul' 'mul1_8' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [4/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_C_load_9, i32 %buff_D_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 837 'fmul' 'mul1_9' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [4/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_C_load_10, i32 %buff_D_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 838 'fmul' 'mul1_s' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [4/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_C_load_11, i32 %buff_D_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 839 'fmul' 'mul1_10' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [4/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_C_load_12, i32 %buff_D_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 840 'fmul' 'mul1_11' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [4/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_C_load_13, i32 %buff_D_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 841 'fmul' 'mul1_12' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [4/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_C_load_14, i32 %buff_D_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 842 'fmul' 'mul1_13' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 843 [4/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_C_load_15, i32 %buff_D_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 843 'fmul' 'mul1_14' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/2] (1.64ns)   --->   "%buff_D_load_16 = load i12 %buff_D_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 844 'load' 'buff_D_load_16' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 845 [1/2] (1.64ns)   --->   "%buff_D_load_17 = load i12 %buff_D_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 845 'load' 'buff_D_load_17' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 846 [1/2] (1.64ns)   --->   "%buff_D_load_18 = load i12 %buff_D_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 846 'load' 'buff_D_load_18' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 847 [1/2] (1.64ns)   --->   "%buff_D_load_19 = load i12 %buff_D_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 847 'load' 'buff_D_load_19' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 848 [1/2] (1.64ns)   --->   "%buff_D_load_20 = load i12 %buff_D_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 848 'load' 'buff_D_load_20' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 849 [1/2] (1.64ns)   --->   "%buff_D_load_21 = load i12 %buff_D_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 849 'load' 'buff_D_load_21' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 850 [1/2] (1.64ns)   --->   "%buff_D_load_22 = load i12 %buff_D_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 850 'load' 'buff_D_load_22' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 851 [1/2] (1.64ns)   --->   "%buff_D_load_23 = load i12 %buff_D_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 851 'load' 'buff_D_load_23' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 852 [1/2] (1.64ns)   --->   "%buff_D_load_24 = load i12 %buff_D_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 852 'load' 'buff_D_load_24' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 853 [1/2] (1.64ns)   --->   "%buff_D_load_25 = load i12 %buff_D_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 853 'load' 'buff_D_load_25' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 854 [1/2] (1.64ns)   --->   "%buff_D_load_26 = load i12 %buff_D_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 854 'load' 'buff_D_load_26' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 855 [1/2] (1.64ns)   --->   "%buff_D_load_27 = load i12 %buff_D_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 855 'load' 'buff_D_load_27' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 856 [1/2] (1.64ns)   --->   "%buff_D_load_28 = load i12 %buff_D_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 856 'load' 'buff_D_load_28' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 857 [1/2] (1.64ns)   --->   "%buff_D_load_29 = load i12 %buff_D_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 857 'load' 'buff_D_load_29' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 858 [1/2] (1.64ns)   --->   "%buff_D_load_30 = load i12 %buff_D_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 858 'load' 'buff_D_load_30' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 859 [1/2] (1.64ns)   --->   "%buff_D_load_31 = load i12 %buff_D_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 859 'load' 'buff_D_load_31' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 860 [2/2] (1.64ns)   --->   "%buff_D_load_32 = load i12 %buff_D_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 860 'load' 'buff_D_load_32' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 861 [2/2] (1.64ns)   --->   "%buff_D_load_33 = load i12 %buff_D_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 861 'load' 'buff_D_load_33' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 862 [2/2] (1.64ns)   --->   "%buff_D_load_34 = load i12 %buff_D_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 862 'load' 'buff_D_load_34' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 863 [2/2] (1.64ns)   --->   "%buff_D_load_35 = load i12 %buff_D_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 863 'load' 'buff_D_load_35' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 864 [2/2] (1.64ns)   --->   "%buff_D_load_36 = load i12 %buff_D_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 864 'load' 'buff_D_load_36' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 865 [2/2] (1.64ns)   --->   "%buff_D_load_37 = load i12 %buff_D_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 865 'load' 'buff_D_load_37' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 866 [2/2] (1.64ns)   --->   "%buff_D_load_38 = load i12 %buff_D_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 866 'load' 'buff_D_load_38' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 867 [2/2] (1.64ns)   --->   "%buff_D_load_39 = load i12 %buff_D_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 867 'load' 'buff_D_load_39' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 868 [2/2] (1.64ns)   --->   "%buff_D_load_40 = load i12 %buff_D_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 868 'load' 'buff_D_load_40' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 869 [2/2] (1.64ns)   --->   "%buff_D_load_41 = load i12 %buff_D_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 869 'load' 'buff_D_load_41' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 870 [2/2] (1.64ns)   --->   "%buff_D_load_42 = load i12 %buff_D_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 870 'load' 'buff_D_load_42' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 871 [2/2] (1.64ns)   --->   "%buff_D_load_43 = load i12 %buff_D_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 871 'load' 'buff_D_load_43' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 872 [2/2] (1.64ns)   --->   "%buff_D_load_44 = load i12 %buff_D_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 872 'load' 'buff_D_load_44' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 873 [2/2] (1.64ns)   --->   "%buff_D_load_45 = load i12 %buff_D_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 873 'load' 'buff_D_load_45' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 874 [2/2] (1.64ns)   --->   "%buff_D_load_46 = load i12 %buff_D_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 874 'load' 'buff_D_load_46' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 875 [2/2] (1.64ns)   --->   "%buff_D_load_47 = load i12 %buff_D_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 875 'load' 'buff_D_load_47' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 876 [1/2] (1.64ns)   --->   "%buff_C_load_32 = load i12 %buff_C_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 876 'load' 'buff_C_load_32' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 877 [1/2] (1.64ns)   --->   "%buff_C_load_33 = load i12 %buff_C_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 877 'load' 'buff_C_load_33' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 878 [1/2] (1.64ns)   --->   "%buff_C_load_34 = load i12 %buff_C_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 878 'load' 'buff_C_load_34' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 879 [1/2] (1.64ns)   --->   "%buff_C_load_35 = load i12 %buff_C_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 879 'load' 'buff_C_load_35' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 880 [1/2] (1.64ns)   --->   "%buff_C_load_36 = load i12 %buff_C_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 880 'load' 'buff_C_load_36' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 881 [1/2] (1.64ns)   --->   "%buff_C_load_37 = load i12 %buff_C_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 881 'load' 'buff_C_load_37' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 882 [1/2] (1.64ns)   --->   "%buff_C_load_38 = load i12 %buff_C_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 882 'load' 'buff_C_load_38' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 883 [1/2] (1.64ns)   --->   "%buff_C_load_39 = load i12 %buff_C_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 883 'load' 'buff_C_load_39' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 884 [1/2] (1.64ns)   --->   "%buff_C_load_40 = load i12 %buff_C_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 884 'load' 'buff_C_load_40' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 885 [1/2] (1.64ns)   --->   "%buff_C_load_41 = load i12 %buff_C_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 885 'load' 'buff_C_load_41' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 886 [1/2] (1.64ns)   --->   "%buff_C_load_42 = load i12 %buff_C_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 886 'load' 'buff_C_load_42' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 887 [1/2] (1.64ns)   --->   "%buff_C_load_43 = load i12 %buff_C_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 887 'load' 'buff_C_load_43' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 888 [1/2] (1.64ns)   --->   "%buff_C_load_44 = load i12 %buff_C_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 888 'load' 'buff_C_load_44' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 889 [1/2] (1.64ns)   --->   "%buff_C_load_45 = load i12 %buff_C_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 889 'load' 'buff_C_load_45' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 890 [1/2] (1.64ns)   --->   "%buff_C_load_46 = load i12 %buff_C_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 890 'load' 'buff_C_load_46' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 891 [1/2] (1.64ns)   --->   "%buff_C_load_47 = load i12 %buff_C_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 891 'load' 'buff_C_load_47' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 892 [1/1] (0.29ns)   --->   "%select_ln40_113 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 892 'select' 'select_ln40_113' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%or_ln40_47 = or i12 %select_ln40_113, i12 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 893 'or' 'or_ln40_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln43_47 = zext i12 %or_ln40_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 894 'zext' 'zext_ln43_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 895 [1/1] (0.00ns)   --->   "%buff_C_addr_48 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 895 'getelementptr' 'buff_C_addr_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 896 [2/2] (1.64ns)   --->   "%buff_C_load_48 = load i12 %buff_C_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 896 'load' 'buff_C_load_48' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 897 [1/1] (0.29ns)   --->   "%select_ln40_114 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 897 'select' 'select_ln40_114' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 898 [1/1] (0.00ns)   --->   "%or_ln40_48 = or i12 %select_ln40_114, i12 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 898 'or' 'or_ln40_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln43_48 = zext i12 %or_ln40_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 899 'zext' 'zext_ln43_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%buff_C_addr_49 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 900 'getelementptr' 'buff_C_addr_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 901 [2/2] (1.64ns)   --->   "%buff_C_load_49 = load i12 %buff_C_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 901 'load' 'buff_C_load_49' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 902 [1/1] (0.29ns)   --->   "%select_ln40_115 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 902 'select' 'select_ln40_115' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.00ns)   --->   "%or_ln40_49 = or i12 %select_ln40_115, i12 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 903 'or' 'or_ln40_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln43_49 = zext i12 %or_ln40_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 904 'zext' 'zext_ln43_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 905 [1/1] (0.00ns)   --->   "%buff_C_addr_50 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 905 'getelementptr' 'buff_C_addr_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 906 [2/2] (1.64ns)   --->   "%buff_C_load_50 = load i12 %buff_C_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 906 'load' 'buff_C_load_50' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 907 [1/1] (0.29ns)   --->   "%select_ln40_116 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 907 'select' 'select_ln40_116' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%or_ln40_50 = or i12 %select_ln40_116, i12 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 908 'or' 'or_ln40_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln43_50 = zext i12 %or_ln40_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 909 'zext' 'zext_ln43_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%buff_C_addr_51 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 910 'getelementptr' 'buff_C_addr_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 911 [2/2] (1.64ns)   --->   "%buff_C_load_51 = load i12 %buff_C_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 911 'load' 'buff_C_load_51' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 912 [1/1] (0.29ns)   --->   "%select_ln40_117 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 912 'select' 'select_ln40_117' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%or_ln40_51 = or i12 %select_ln40_117, i12 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 913 'or' 'or_ln40_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln43_51 = zext i12 %or_ln40_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 914 'zext' 'zext_ln43_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%buff_C_addr_52 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 915 'getelementptr' 'buff_C_addr_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 916 [2/2] (1.64ns)   --->   "%buff_C_load_52 = load i12 %buff_C_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 916 'load' 'buff_C_load_52' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 917 [1/1] (0.29ns)   --->   "%select_ln40_118 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 917 'select' 'select_ln40_118' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%or_ln40_52 = or i12 %select_ln40_118, i12 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 918 'or' 'or_ln40_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln43_52 = zext i12 %or_ln40_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 919 'zext' 'zext_ln43_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%buff_C_addr_53 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 920 'getelementptr' 'buff_C_addr_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 921 [2/2] (1.64ns)   --->   "%buff_C_load_53 = load i12 %buff_C_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 921 'load' 'buff_C_load_53' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 922 [1/1] (0.29ns)   --->   "%select_ln40_119 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 922 'select' 'select_ln40_119' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 923 [1/1] (0.00ns)   --->   "%or_ln40_53 = or i12 %select_ln40_119, i12 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 923 'or' 'or_ln40_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln43_53 = zext i12 %or_ln40_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 924 'zext' 'zext_ln43_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%buff_C_addr_54 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 925 'getelementptr' 'buff_C_addr_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 926 [2/2] (1.64ns)   --->   "%buff_C_load_54 = load i12 %buff_C_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 926 'load' 'buff_C_load_54' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 927 [1/1] (0.29ns)   --->   "%select_ln40_120 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 927 'select' 'select_ln40_120' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%or_ln40_54 = or i12 %select_ln40_120, i12 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 928 'or' 'or_ln40_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln43_54 = zext i12 %or_ln40_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 929 'zext' 'zext_ln43_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%buff_C_addr_55 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 930 'getelementptr' 'buff_C_addr_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 931 [2/2] (1.64ns)   --->   "%buff_C_load_55 = load i12 %buff_C_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 931 'load' 'buff_C_load_55' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 932 [1/1] (0.29ns)   --->   "%select_ln40_121 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 932 'select' 'select_ln40_121' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 933 [1/1] (0.00ns)   --->   "%or_ln40_55 = or i12 %select_ln40_121, i12 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 933 'or' 'or_ln40_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln43_55 = zext i12 %or_ln40_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 934 'zext' 'zext_ln43_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%buff_C_addr_56 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 935 'getelementptr' 'buff_C_addr_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 936 [2/2] (1.64ns)   --->   "%buff_C_load_56 = load i12 %buff_C_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 936 'load' 'buff_C_load_56' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 937 [1/1] (0.29ns)   --->   "%select_ln40_122 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 937 'select' 'select_ln40_122' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%or_ln40_56 = or i12 %select_ln40_122, i12 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 938 'or' 'or_ln40_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln43_56 = zext i12 %or_ln40_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 939 'zext' 'zext_ln43_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%buff_C_addr_57 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 940 'getelementptr' 'buff_C_addr_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 941 [2/2] (1.64ns)   --->   "%buff_C_load_57 = load i12 %buff_C_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 941 'load' 'buff_C_load_57' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 942 [1/1] (0.29ns)   --->   "%select_ln40_123 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 942 'select' 'select_ln40_123' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%or_ln40_57 = or i12 %select_ln40_123, i12 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 943 'or' 'or_ln40_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln43_57 = zext i12 %or_ln40_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 944 'zext' 'zext_ln43_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 945 [1/1] (0.00ns)   --->   "%buff_C_addr_58 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 945 'getelementptr' 'buff_C_addr_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 946 [2/2] (1.64ns)   --->   "%buff_C_load_58 = load i12 %buff_C_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 946 'load' 'buff_C_load_58' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 947 [1/1] (0.29ns)   --->   "%select_ln40_124 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 947 'select' 'select_ln40_124' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%or_ln40_58 = or i12 %select_ln40_124, i12 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 948 'or' 'or_ln40_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln43_58 = zext i12 %or_ln40_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 949 'zext' 'zext_ln43_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%buff_C_addr_59 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 950 'getelementptr' 'buff_C_addr_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 951 [2/2] (1.64ns)   --->   "%buff_C_load_59 = load i12 %buff_C_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 951 'load' 'buff_C_load_59' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 952 [1/1] (0.29ns)   --->   "%select_ln40_125 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 952 'select' 'select_ln40_125' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 953 [1/1] (0.00ns)   --->   "%or_ln40_59 = or i12 %select_ln40_125, i12 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 953 'or' 'or_ln40_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln43_59 = zext i12 %or_ln40_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 954 'zext' 'zext_ln43_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%buff_C_addr_60 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 955 'getelementptr' 'buff_C_addr_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 956 [2/2] (1.64ns)   --->   "%buff_C_load_60 = load i12 %buff_C_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 956 'load' 'buff_C_load_60' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 957 [1/1] (0.29ns)   --->   "%select_ln40_126 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 957 'select' 'select_ln40_126' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%or_ln40_60 = or i12 %select_ln40_126, i12 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 958 'or' 'or_ln40_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln43_60 = zext i12 %or_ln40_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 959 'zext' 'zext_ln43_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 960 [1/1] (0.00ns)   --->   "%buff_C_addr_61 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 960 'getelementptr' 'buff_C_addr_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 961 [2/2] (1.64ns)   --->   "%buff_C_load_61 = load i12 %buff_C_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 961 'load' 'buff_C_load_61' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 962 [1/1] (0.29ns)   --->   "%select_ln40_127 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 962 'select' 'select_ln40_127' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 963 [1/1] (0.00ns)   --->   "%or_ln40_61 = or i12 %select_ln40_127, i12 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 963 'or' 'or_ln40_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln43_61 = zext i12 %or_ln40_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 964 'zext' 'zext_ln43_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 965 [1/1] (0.00ns)   --->   "%buff_C_addr_62 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 965 'getelementptr' 'buff_C_addr_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 966 [2/2] (1.64ns)   --->   "%buff_C_load_62 = load i12 %buff_C_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 966 'load' 'buff_C_load_62' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 967 [1/1] (0.29ns)   --->   "%select_ln40_128 = select i1 %icmp_ln41, i12 %tmp_225_cast, i12 %tmp_161_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 967 'select' 'select_ln40_128' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%or_ln40_62 = or i12 %select_ln40_128, i12 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 968 'or' 'or_ln40_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln43_62 = zext i12 %or_ln40_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 969 'zext' 'zext_ln43_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "%buff_C_addr_63 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln43_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 970 'getelementptr' 'buff_C_addr_63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 971 [2/2] (1.64ns)   --->   "%buff_C_load_63 = load i12 %buff_C_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 971 'load' 'buff_C_load_63' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln43_11 = sext i11 %tmp_297_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 972 'sext' 'sext_ln43_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln43_115 = zext i12 %sext_ln43_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 973 'zext' 'zext_ln43_115' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%buff_D_addr_48 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 974 'getelementptr' 'buff_D_addr_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln43_12 = sext i11 %add_ln43_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 975 'sext' 'sext_ln43_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln43_116 = zext i12 %sext_ln43_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 976 'zext' 'zext_ln43_116' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%buff_D_addr_49 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_116" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 977 'getelementptr' 'buff_D_addr_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln43_13 = sext i11 %tmp_298_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 978 'sext' 'sext_ln43_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln43_117 = zext i12 %sext_ln43_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 979 'zext' 'zext_ln43_117' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%buff_D_addr_50 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_117" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 980 'getelementptr' 'buff_D_addr_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln43_14 = sext i11 %add_ln43_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 981 'sext' 'sext_ln43_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln43_118 = zext i12 %sext_ln43_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 982 'zext' 'zext_ln43_118' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%buff_D_addr_51 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_118" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 983 'getelementptr' 'buff_D_addr_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln43_15 = sext i11 %tmp_299_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 984 'sext' 'sext_ln43_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln43_119 = zext i12 %sext_ln43_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 985 'zext' 'zext_ln43_119' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "%buff_D_addr_52 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 986 'getelementptr' 'buff_D_addr_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln43_16 = sext i11 %add_ln43_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 987 'sext' 'sext_ln43_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln43_120 = zext i12 %sext_ln43_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 988 'zext' 'zext_ln43_120' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (0.00ns)   --->   "%buff_D_addr_53 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 989 'getelementptr' 'buff_D_addr_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln43_17 = sext i11 %tmp_300_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 990 'sext' 'sext_ln43_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln43_121 = zext i12 %sext_ln43_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 991 'zext' 'zext_ln43_121' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%buff_D_addr_54 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_121" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 992 'getelementptr' 'buff_D_addr_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln43_18 = sext i11 %add_ln43_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 993 'sext' 'sext_ln43_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln43_122 = zext i12 %sext_ln43_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 994 'zext' 'zext_ln43_122' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 995 [1/1] (0.00ns)   --->   "%buff_D_addr_55 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 995 'getelementptr' 'buff_D_addr_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln43_19 = sext i10 %tmp_293_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 996 'sext' 'sext_ln43_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln43_123 = zext i12 %sext_ln43_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 997 'zext' 'zext_ln43_123' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "%buff_D_addr_56 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_123" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 998 'getelementptr' 'buff_D_addr_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln43_20 = sext i10 %add_ln43_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 999 'sext' 'sext_ln43_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln43_124 = zext i12 %sext_ln43_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1000 'zext' 'zext_ln43_124' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%buff_D_addr_57 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1001 'getelementptr' 'buff_D_addr_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln43_21 = sext i10 %tmp_294_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1002 'sext' 'sext_ln43_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln43_125 = zext i12 %sext_ln43_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1003 'zext' 'zext_ln43_125' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%buff_D_addr_58 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1004 'getelementptr' 'buff_D_addr_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln43_22 = sext i10 %add_ln43_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1005 'sext' 'sext_ln43_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln43_126 = zext i12 %sext_ln43_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1006 'zext' 'zext_ln43_126' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%buff_D_addr_59 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1007 'getelementptr' 'buff_D_addr_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln43_23 = sext i9 %tmp_291_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1008 'sext' 'sext_ln43_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln43_127 = zext i12 %sext_ln43_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1009 'zext' 'zext_ln43_127' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%buff_D_addr_60 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1010 'getelementptr' 'buff_D_addr_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln43_24 = sext i9 %add_ln43_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1011 'sext' 'sext_ln43_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln43_128 = zext i12 %sext_ln43_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1012 'zext' 'zext_ln43_128' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.00ns)   --->   "%buff_D_addr_61 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1013 'getelementptr' 'buff_D_addr_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln43_25 = sext i8 %tmp_290_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1014 'sext' 'sext_ln43_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln43_129 = zext i12 %sext_ln43_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1015 'zext' 'zext_ln43_129' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "%buff_D_addr_62 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_129" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1016 'getelementptr' 'buff_D_addr_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1017 [1/1] (0.22ns)   --->   "%xor_ln43 = xor i7 %select_ln40, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1017 'xor' 'xor_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln43_26 = sext i7 %xor_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1018 'sext' 'sext_ln43_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln43_130 = zext i12 %sext_ln43_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1019 'zext' 'zext_ln43_130' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%buff_D_addr_63 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln43_130" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1020 'getelementptr' 'buff_D_addr_63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 1021 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_C_load, i32 %buff_D_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1021 'fmul' 'mul1' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [3/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_C_load_1, i32 %buff_D_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1022 'fmul' 'mul1_1' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1023 [3/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_C_load_2, i32 %buff_D_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1023 'fmul' 'mul1_2' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1024 [3/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_C_load_3, i32 %buff_D_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1024 'fmul' 'mul1_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1025 [3/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_C_load_4, i32 %buff_D_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1025 'fmul' 'mul1_4' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [3/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_C_load_5, i32 %buff_D_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1026 'fmul' 'mul1_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [3/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_C_load_6, i32 %buff_D_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1027 'fmul' 'mul1_6' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [3/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_C_load_7, i32 %buff_D_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1028 'fmul' 'mul1_7' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [3/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_C_load_8, i32 %buff_D_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1029 'fmul' 'mul1_8' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [3/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_C_load_9, i32 %buff_D_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1030 'fmul' 'mul1_9' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [3/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_C_load_10, i32 %buff_D_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1031 'fmul' 'mul1_s' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [3/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_C_load_11, i32 %buff_D_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1032 'fmul' 'mul1_10' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1033 [3/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_C_load_12, i32 %buff_D_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1033 'fmul' 'mul1_11' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1034 [3/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_C_load_13, i32 %buff_D_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1034 'fmul' 'mul1_12' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1035 [3/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_C_load_14, i32 %buff_D_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1035 'fmul' 'mul1_13' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1036 [3/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_C_load_15, i32 %buff_D_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1036 'fmul' 'mul1_14' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1037 [4/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_C_load_16, i32 %buff_D_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1037 'fmul' 'mul1_15' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [4/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_C_load_17, i32 %buff_D_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1038 'fmul' 'mul1_16' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1039 [4/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_C_load_18, i32 %buff_D_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1039 'fmul' 'mul1_17' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1040 [4/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_C_load_19, i32 %buff_D_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1040 'fmul' 'mul1_18' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1041 [4/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_C_load_20, i32 %buff_D_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1041 'fmul' 'mul1_19' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1042 [4/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_C_load_21, i32 %buff_D_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1042 'fmul' 'mul1_20' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1043 [4/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_C_load_22, i32 %buff_D_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1043 'fmul' 'mul1_21' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1044 [4/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_C_load_23, i32 %buff_D_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1044 'fmul' 'mul1_22' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1045 [4/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_C_load_24, i32 %buff_D_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1045 'fmul' 'mul1_23' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1046 [4/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_C_load_25, i32 %buff_D_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1046 'fmul' 'mul1_24' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1047 [4/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_C_load_26, i32 %buff_D_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1047 'fmul' 'mul1_25' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [4/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_C_load_27, i32 %buff_D_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1048 'fmul' 'mul1_26' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1049 [4/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_C_load_28, i32 %buff_D_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1049 'fmul' 'mul1_27' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1050 [4/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_C_load_29, i32 %buff_D_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1050 'fmul' 'mul1_28' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1051 [4/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_C_load_30, i32 %buff_D_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1051 'fmul' 'mul1_29' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1052 [4/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_C_load_31, i32 %buff_D_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1052 'fmul' 'mul1_30' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1053 [1/2] (1.64ns)   --->   "%buff_D_load_32 = load i12 %buff_D_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1053 'load' 'buff_D_load_32' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1054 [1/2] (1.64ns)   --->   "%buff_D_load_33 = load i12 %buff_D_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1054 'load' 'buff_D_load_33' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1055 [1/2] (1.64ns)   --->   "%buff_D_load_34 = load i12 %buff_D_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1055 'load' 'buff_D_load_34' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1056 [1/2] (1.64ns)   --->   "%buff_D_load_35 = load i12 %buff_D_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1056 'load' 'buff_D_load_35' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1057 [1/2] (1.64ns)   --->   "%buff_D_load_36 = load i12 %buff_D_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1057 'load' 'buff_D_load_36' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1058 [1/2] (1.64ns)   --->   "%buff_D_load_37 = load i12 %buff_D_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1058 'load' 'buff_D_load_37' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1059 [1/2] (1.64ns)   --->   "%buff_D_load_38 = load i12 %buff_D_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1059 'load' 'buff_D_load_38' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1060 [1/2] (1.64ns)   --->   "%buff_D_load_39 = load i12 %buff_D_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1060 'load' 'buff_D_load_39' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1061 [1/2] (1.64ns)   --->   "%buff_D_load_40 = load i12 %buff_D_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1061 'load' 'buff_D_load_40' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1062 [1/2] (1.64ns)   --->   "%buff_D_load_41 = load i12 %buff_D_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1062 'load' 'buff_D_load_41' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1063 [1/2] (1.64ns)   --->   "%buff_D_load_42 = load i12 %buff_D_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1063 'load' 'buff_D_load_42' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1064 [1/2] (1.64ns)   --->   "%buff_D_load_43 = load i12 %buff_D_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1064 'load' 'buff_D_load_43' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1065 [1/2] (1.64ns)   --->   "%buff_D_load_44 = load i12 %buff_D_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1065 'load' 'buff_D_load_44' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1066 [1/2] (1.64ns)   --->   "%buff_D_load_45 = load i12 %buff_D_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1066 'load' 'buff_D_load_45' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1067 [1/2] (1.64ns)   --->   "%buff_D_load_46 = load i12 %buff_D_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1067 'load' 'buff_D_load_46' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1068 [1/2] (1.64ns)   --->   "%buff_D_load_47 = load i12 %buff_D_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1068 'load' 'buff_D_load_47' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1069 [2/2] (1.64ns)   --->   "%buff_D_load_48 = load i12 %buff_D_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1069 'load' 'buff_D_load_48' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1070 [2/2] (1.64ns)   --->   "%buff_D_load_49 = load i12 %buff_D_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1070 'load' 'buff_D_load_49' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1071 [2/2] (1.64ns)   --->   "%buff_D_load_50 = load i12 %buff_D_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1071 'load' 'buff_D_load_50' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1072 [2/2] (1.64ns)   --->   "%buff_D_load_51 = load i12 %buff_D_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1072 'load' 'buff_D_load_51' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1073 [2/2] (1.64ns)   --->   "%buff_D_load_52 = load i12 %buff_D_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1073 'load' 'buff_D_load_52' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1074 [2/2] (1.64ns)   --->   "%buff_D_load_53 = load i12 %buff_D_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1074 'load' 'buff_D_load_53' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1075 [2/2] (1.64ns)   --->   "%buff_D_load_54 = load i12 %buff_D_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1075 'load' 'buff_D_load_54' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1076 [2/2] (1.64ns)   --->   "%buff_D_load_55 = load i12 %buff_D_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1076 'load' 'buff_D_load_55' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1077 [2/2] (1.64ns)   --->   "%buff_D_load_56 = load i12 %buff_D_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1077 'load' 'buff_D_load_56' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1078 [2/2] (1.64ns)   --->   "%buff_D_load_57 = load i12 %buff_D_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1078 'load' 'buff_D_load_57' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1079 [2/2] (1.64ns)   --->   "%buff_D_load_58 = load i12 %buff_D_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1079 'load' 'buff_D_load_58' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1080 [2/2] (1.64ns)   --->   "%buff_D_load_59 = load i12 %buff_D_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1080 'load' 'buff_D_load_59' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1081 [2/2] (1.64ns)   --->   "%buff_D_load_60 = load i12 %buff_D_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1081 'load' 'buff_D_load_60' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1082 [2/2] (1.64ns)   --->   "%buff_D_load_61 = load i12 %buff_D_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1082 'load' 'buff_D_load_61' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1083 [2/2] (1.64ns)   --->   "%buff_D_load_62 = load i12 %buff_D_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1083 'load' 'buff_D_load_62' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1084 [2/2] (1.64ns)   --->   "%buff_D_load_63 = load i12 %buff_D_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1084 'load' 'buff_D_load_63' <Predicate = (!icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1085 [1/1] (0.70ns)   --->   "%add_ln41 = add i7 %select_ln40, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:41]   --->   Operation 1085 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1086 [1/1] (0.38ns)   --->   "%store_ln41 = store i7 %add_ln41, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:41]   --->   Operation 1086 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 1087 [1/2] (1.64ns)   --->   "%buff_C_load_48 = load i12 %buff_C_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1087 'load' 'buff_C_load_48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1088 [1/2] (1.64ns)   --->   "%buff_C_load_49 = load i12 %buff_C_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1088 'load' 'buff_C_load_49' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1089 [1/2] (1.64ns)   --->   "%buff_C_load_50 = load i12 %buff_C_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1089 'load' 'buff_C_load_50' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1090 [1/2] (1.64ns)   --->   "%buff_C_load_51 = load i12 %buff_C_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1090 'load' 'buff_C_load_51' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1091 [1/2] (1.64ns)   --->   "%buff_C_load_52 = load i12 %buff_C_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1091 'load' 'buff_C_load_52' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1092 [1/2] (1.64ns)   --->   "%buff_C_load_53 = load i12 %buff_C_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1092 'load' 'buff_C_load_53' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1093 [1/2] (1.64ns)   --->   "%buff_C_load_54 = load i12 %buff_C_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1093 'load' 'buff_C_load_54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1094 [1/2] (1.64ns)   --->   "%buff_C_load_55 = load i12 %buff_C_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1094 'load' 'buff_C_load_55' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1095 [1/2] (1.64ns)   --->   "%buff_C_load_56 = load i12 %buff_C_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1095 'load' 'buff_C_load_56' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1096 [1/2] (1.64ns)   --->   "%buff_C_load_57 = load i12 %buff_C_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1096 'load' 'buff_C_load_57' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1097 [1/2] (1.64ns)   --->   "%buff_C_load_58 = load i12 %buff_C_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1097 'load' 'buff_C_load_58' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1098 [1/2] (1.64ns)   --->   "%buff_C_load_59 = load i12 %buff_C_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1098 'load' 'buff_C_load_59' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1099 [1/2] (1.64ns)   --->   "%buff_C_load_60 = load i12 %buff_C_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1099 'load' 'buff_C_load_60' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1100 [1/2] (1.64ns)   --->   "%buff_C_load_61 = load i12 %buff_C_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1100 'load' 'buff_C_load_61' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1101 [1/2] (1.64ns)   --->   "%buff_C_load_62 = load i12 %buff_C_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1101 'load' 'buff_C_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1102 [1/2] (1.64ns)   --->   "%buff_C_load_63 = load i12 %buff_C_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40]   --->   Operation 1102 'load' 'buff_C_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1103 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_C_load, i32 %buff_D_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1103 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1104 [2/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_C_load_1, i32 %buff_D_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1104 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [2/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_C_load_2, i32 %buff_D_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1105 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1106 [2/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_C_load_3, i32 %buff_D_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1106 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1107 [2/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_C_load_4, i32 %buff_D_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1107 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1108 [2/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_C_load_5, i32 %buff_D_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1108 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [2/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_C_load_6, i32 %buff_D_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1109 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1110 [2/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_C_load_7, i32 %buff_D_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1110 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1111 [2/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_C_load_8, i32 %buff_D_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1111 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1112 [2/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_C_load_9, i32 %buff_D_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1112 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1113 [2/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_C_load_10, i32 %buff_D_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1113 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1114 [2/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_C_load_11, i32 %buff_D_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1114 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1115 [2/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_C_load_12, i32 %buff_D_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1115 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1116 [2/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_C_load_13, i32 %buff_D_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1116 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1117 [2/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_C_load_14, i32 %buff_D_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1117 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1118 [2/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_C_load_15, i32 %buff_D_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1118 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1119 [3/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_C_load_16, i32 %buff_D_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1119 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1120 [3/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_C_load_17, i32 %buff_D_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1120 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1121 [3/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_C_load_18, i32 %buff_D_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1121 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1122 [3/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_C_load_19, i32 %buff_D_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1122 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1123 [3/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_C_load_20, i32 %buff_D_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1123 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1124 [3/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_C_load_21, i32 %buff_D_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1124 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1125 [3/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_C_load_22, i32 %buff_D_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1125 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1126 [3/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_C_load_23, i32 %buff_D_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1126 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1127 [3/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_C_load_24, i32 %buff_D_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1127 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1128 [3/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_C_load_25, i32 %buff_D_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1128 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1129 [3/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_C_load_26, i32 %buff_D_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1129 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1130 [3/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_C_load_27, i32 %buff_D_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1130 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1131 [3/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_C_load_28, i32 %buff_D_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1131 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1132 [3/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_C_load_29, i32 %buff_D_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1132 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1133 [3/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_C_load_30, i32 %buff_D_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1133 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1134 [3/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_C_load_31, i32 %buff_D_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1134 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1135 [4/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_C_load_32, i32 %buff_D_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1135 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1136 [4/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_C_load_33, i32 %buff_D_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1136 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1137 [4/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_C_load_34, i32 %buff_D_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1137 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1138 [4/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_C_load_35, i32 %buff_D_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1138 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1139 [4/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_C_load_36, i32 %buff_D_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1139 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1140 [4/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_C_load_37, i32 %buff_D_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1140 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1141 [4/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_C_load_38, i32 %buff_D_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1141 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1142 [4/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_C_load_39, i32 %buff_D_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1142 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1143 [4/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_C_load_40, i32 %buff_D_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1143 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1144 [4/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_C_load_41, i32 %buff_D_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1144 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1145 [4/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_C_load_42, i32 %buff_D_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1145 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1146 [4/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_C_load_43, i32 %buff_D_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1146 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1147 [4/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_C_load_44, i32 %buff_D_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1147 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1148 [4/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_C_load_45, i32 %buff_D_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1148 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1149 [4/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_C_load_46, i32 %buff_D_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1149 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1150 [4/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_C_load_47, i32 %buff_D_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1150 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1151 [1/2] (1.64ns)   --->   "%buff_D_load_48 = load i12 %buff_D_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1151 'load' 'buff_D_load_48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1152 [1/2] (1.64ns)   --->   "%buff_D_load_49 = load i12 %buff_D_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1152 'load' 'buff_D_load_49' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1153 [1/2] (1.64ns)   --->   "%buff_D_load_50 = load i12 %buff_D_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1153 'load' 'buff_D_load_50' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1154 [1/2] (1.64ns)   --->   "%buff_D_load_51 = load i12 %buff_D_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1154 'load' 'buff_D_load_51' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1155 [1/2] (1.64ns)   --->   "%buff_D_load_52 = load i12 %buff_D_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1155 'load' 'buff_D_load_52' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1156 [1/2] (1.64ns)   --->   "%buff_D_load_53 = load i12 %buff_D_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1156 'load' 'buff_D_load_53' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1157 [1/2] (1.64ns)   --->   "%buff_D_load_54 = load i12 %buff_D_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1157 'load' 'buff_D_load_54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1158 [1/2] (1.64ns)   --->   "%buff_D_load_55 = load i12 %buff_D_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1158 'load' 'buff_D_load_55' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1159 [1/2] (1.64ns)   --->   "%buff_D_load_56 = load i12 %buff_D_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1159 'load' 'buff_D_load_56' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1160 [1/2] (1.64ns)   --->   "%buff_D_load_57 = load i12 %buff_D_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1160 'load' 'buff_D_load_57' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1161 [1/2] (1.64ns)   --->   "%buff_D_load_58 = load i12 %buff_D_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1161 'load' 'buff_D_load_58' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1162 [1/2] (1.64ns)   --->   "%buff_D_load_59 = load i12 %buff_D_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1162 'load' 'buff_D_load_59' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1163 [1/2] (1.64ns)   --->   "%buff_D_load_60 = load i12 %buff_D_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1163 'load' 'buff_D_load_60' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1164 [1/2] (1.64ns)   --->   "%buff_D_load_61 = load i12 %buff_D_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1164 'load' 'buff_D_load_61' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1165 [1/2] (1.64ns)   --->   "%buff_D_load_62 = load i12 %buff_D_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1165 'load' 'buff_D_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1166 [1/2] (1.64ns)   --->   "%buff_D_load_63 = load i12 %buff_D_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1166 'load' 'buff_D_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 1167 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_C_load, i32 %buff_D_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1167 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1168 [1/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_C_load_1, i32 %buff_D_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1168 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1169 [1/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_C_load_2, i32 %buff_D_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1169 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1170 [1/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_C_load_3, i32 %buff_D_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1170 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1171 [1/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_C_load_4, i32 %buff_D_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1171 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1172 [1/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_C_load_5, i32 %buff_D_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1172 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1173 [1/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_C_load_6, i32 %buff_D_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1173 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1174 [1/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_C_load_7, i32 %buff_D_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1174 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1175 [1/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_C_load_8, i32 %buff_D_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1175 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1176 [1/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_C_load_9, i32 %buff_D_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1176 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1177 [1/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_C_load_10, i32 %buff_D_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1177 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1178 [1/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_C_load_11, i32 %buff_D_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1178 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1179 [1/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_C_load_12, i32 %buff_D_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1179 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1180 [1/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_C_load_13, i32 %buff_D_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1180 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1181 [1/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_C_load_14, i32 %buff_D_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1181 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1182 [1/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_C_load_15, i32 %buff_D_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1182 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1183 [2/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_C_load_16, i32 %buff_D_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1183 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1184 [2/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_C_load_17, i32 %buff_D_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1184 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1185 [2/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_C_load_18, i32 %buff_D_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1185 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1186 [2/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_C_load_19, i32 %buff_D_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1186 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1187 [2/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_C_load_20, i32 %buff_D_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1187 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1188 [2/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_C_load_21, i32 %buff_D_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1188 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1189 [2/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_C_load_22, i32 %buff_D_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1189 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1190 [2/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_C_load_23, i32 %buff_D_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1190 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1191 [2/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_C_load_24, i32 %buff_D_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1191 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1192 [2/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_C_load_25, i32 %buff_D_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1192 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1193 [2/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_C_load_26, i32 %buff_D_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1193 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1194 [2/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_C_load_27, i32 %buff_D_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1194 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1195 [2/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_C_load_28, i32 %buff_D_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1195 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1196 [2/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_C_load_29, i32 %buff_D_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1196 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1197 [2/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_C_load_30, i32 %buff_D_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1197 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1198 [2/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_C_load_31, i32 %buff_D_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1198 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1199 [3/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_C_load_32, i32 %buff_D_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1199 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1200 [3/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_C_load_33, i32 %buff_D_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1200 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1201 [3/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_C_load_34, i32 %buff_D_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1201 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1202 [3/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_C_load_35, i32 %buff_D_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1202 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1203 [3/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_C_load_36, i32 %buff_D_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1203 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1204 [3/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_C_load_37, i32 %buff_D_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1204 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1205 [3/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_C_load_38, i32 %buff_D_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1205 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1206 [3/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_C_load_39, i32 %buff_D_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1206 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1207 [3/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_C_load_40, i32 %buff_D_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1207 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1208 [3/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_C_load_41, i32 %buff_D_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1208 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1209 [3/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_C_load_42, i32 %buff_D_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1209 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1210 [3/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_C_load_43, i32 %buff_D_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1210 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1211 [3/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_C_load_44, i32 %buff_D_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1211 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1212 [3/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_C_load_45, i32 %buff_D_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1212 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1213 [3/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_C_load_46, i32 %buff_D_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1213 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1214 [3/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_C_load_47, i32 %buff_D_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1214 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1215 [4/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_C_load_48, i32 %buff_D_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1215 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1216 [4/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_C_load_49, i32 %buff_D_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1216 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1217 [4/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_C_load_50, i32 %buff_D_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1217 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1218 [4/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_C_load_51, i32 %buff_D_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1218 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1219 [4/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_C_load_52, i32 %buff_D_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1219 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1220 [4/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_C_load_53, i32 %buff_D_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1220 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1221 [4/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_C_load_54, i32 %buff_D_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1221 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1222 [4/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_C_load_55, i32 %buff_D_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1222 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1223 [4/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_C_load_56, i32 %buff_D_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1223 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1224 [4/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_C_load_57, i32 %buff_D_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1224 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1225 [4/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_C_load_58, i32 %buff_D_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1225 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1226 [4/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_C_load_59, i32 %buff_D_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1226 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1227 [4/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_C_load_60, i32 %buff_D_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1227 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1228 [4/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_C_load_61, i32 %buff_D_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1228 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1229 [4/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_C_load_62, i32 %buff_D_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1229 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1230 [4/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_C_load_63, i32 %buff_D_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1230 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 1231 [5/5] (2.97ns)   --->   "%add1 = fadd i32 %arrayidx1008_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1231 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1232 [1/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_C_load_16, i32 %buff_D_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1232 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1233 [1/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_C_load_17, i32 %buff_D_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1233 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1234 [1/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_C_load_18, i32 %buff_D_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1234 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1235 [1/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_C_load_19, i32 %buff_D_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1235 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1236 [1/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_C_load_20, i32 %buff_D_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1236 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1237 [1/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_C_load_21, i32 %buff_D_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1237 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1238 [1/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_C_load_22, i32 %buff_D_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1238 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1239 [1/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_C_load_23, i32 %buff_D_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1239 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1240 [1/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_C_load_24, i32 %buff_D_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1240 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1241 [1/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_C_load_25, i32 %buff_D_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1241 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1242 [1/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_C_load_26, i32 %buff_D_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1242 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1243 [1/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_C_load_27, i32 %buff_D_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1243 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1244 [1/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_C_load_28, i32 %buff_D_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1244 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1245 [1/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_C_load_29, i32 %buff_D_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1245 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1246 [1/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_C_load_30, i32 %buff_D_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1246 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1247 [1/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_C_load_31, i32 %buff_D_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1247 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1248 [2/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_C_load_32, i32 %buff_D_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1248 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1249 [2/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_C_load_33, i32 %buff_D_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1249 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1250 [2/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_C_load_34, i32 %buff_D_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1250 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1251 [2/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_C_load_35, i32 %buff_D_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1251 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1252 [2/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_C_load_36, i32 %buff_D_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1252 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1253 [2/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_C_load_37, i32 %buff_D_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1253 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1254 [2/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_C_load_38, i32 %buff_D_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1254 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1255 [2/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_C_load_39, i32 %buff_D_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1255 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1256 [2/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_C_load_40, i32 %buff_D_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1256 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1257 [2/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_C_load_41, i32 %buff_D_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1257 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1258 [2/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_C_load_42, i32 %buff_D_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1258 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1259 [2/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_C_load_43, i32 %buff_D_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1259 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1260 [2/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_C_load_44, i32 %buff_D_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1260 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1261 [2/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_C_load_45, i32 %buff_D_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1261 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1262 [2/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_C_load_46, i32 %buff_D_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1262 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1263 [2/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_C_load_47, i32 %buff_D_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1263 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1264 [3/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_C_load_48, i32 %buff_D_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1264 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1265 [3/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_C_load_49, i32 %buff_D_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1265 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1266 [3/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_C_load_50, i32 %buff_D_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1266 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1267 [3/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_C_load_51, i32 %buff_D_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1267 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1268 [3/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_C_load_52, i32 %buff_D_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1268 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1269 [3/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_C_load_53, i32 %buff_D_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1269 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1270 [3/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_C_load_54, i32 %buff_D_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1270 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1271 [3/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_C_load_55, i32 %buff_D_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1271 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1272 [3/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_C_load_56, i32 %buff_D_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1272 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1273 [3/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_C_load_57, i32 %buff_D_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1273 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1274 [3/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_C_load_58, i32 %buff_D_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1274 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1275 [3/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_C_load_59, i32 %buff_D_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1275 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1276 [3/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_C_load_60, i32 %buff_D_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1276 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1277 [3/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_C_load_61, i32 %buff_D_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1277 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1278 [3/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_C_load_62, i32 %buff_D_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1278 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1279 [3/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_C_load_63, i32 %buff_D_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1279 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 1280 [4/5] (2.97ns)   --->   "%add1 = fadd i32 %arrayidx1008_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1280 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1281 [1/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_C_load_32, i32 %buff_D_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1281 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1282 [1/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_C_load_33, i32 %buff_D_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1282 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1283 [1/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_C_load_34, i32 %buff_D_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1283 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1284 [1/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_C_load_35, i32 %buff_D_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1284 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1285 [1/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_C_load_36, i32 %buff_D_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1285 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1286 [1/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_C_load_37, i32 %buff_D_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1286 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1287 [1/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_C_load_38, i32 %buff_D_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1287 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1288 [1/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_C_load_39, i32 %buff_D_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1288 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1289 [1/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_C_load_40, i32 %buff_D_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1289 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1290 [1/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_C_load_41, i32 %buff_D_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1290 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1291 [1/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_C_load_42, i32 %buff_D_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1291 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1292 [1/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_C_load_43, i32 %buff_D_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1292 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1293 [1/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_C_load_44, i32 %buff_D_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1293 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1294 [1/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_C_load_45, i32 %buff_D_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1294 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1295 [1/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_C_load_46, i32 %buff_D_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1295 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1296 [1/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_C_load_47, i32 %buff_D_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1296 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1297 [2/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_C_load_48, i32 %buff_D_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1297 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1298 [2/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_C_load_49, i32 %buff_D_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1298 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1299 [2/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_C_load_50, i32 %buff_D_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1299 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1300 [2/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_C_load_51, i32 %buff_D_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1300 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1301 [2/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_C_load_52, i32 %buff_D_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1301 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1302 [2/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_C_load_53, i32 %buff_D_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1302 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1303 [2/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_C_load_54, i32 %buff_D_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1303 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1304 [2/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_C_load_55, i32 %buff_D_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1304 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1305 [2/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_C_load_56, i32 %buff_D_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1305 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1306 [2/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_C_load_57, i32 %buff_D_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1306 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1307 [2/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_C_load_58, i32 %buff_D_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1307 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1308 [2/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_C_load_59, i32 %buff_D_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1308 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1309 [2/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_C_load_60, i32 %buff_D_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1309 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1310 [2/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_C_load_61, i32 %buff_D_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1310 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1311 [2/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_C_load_62, i32 %buff_D_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1311 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1312 [2/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_C_load_63, i32 %buff_D_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1312 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 1313 [3/5] (2.97ns)   --->   "%add1 = fadd i32 %arrayidx1008_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1313 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1314 [1/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_C_load_48, i32 %buff_D_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1314 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1315 [1/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_C_load_49, i32 %buff_D_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1315 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1316 [1/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_C_load_50, i32 %buff_D_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1316 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1317 [1/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_C_load_51, i32 %buff_D_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1317 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1318 [1/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_C_load_52, i32 %buff_D_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1318 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1319 [1/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_C_load_53, i32 %buff_D_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1319 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1320 [1/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_C_load_54, i32 %buff_D_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1320 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1321 [1/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_C_load_55, i32 %buff_D_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1321 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1322 [1/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_C_load_56, i32 %buff_D_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1322 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1323 [1/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_C_load_57, i32 %buff_D_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1323 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1324 [1/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_C_load_58, i32 %buff_D_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1324 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1325 [1/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_C_load_59, i32 %buff_D_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1325 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1326 [1/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_C_load_60, i32 %buff_D_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1326 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1327 [1/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_C_load_61, i32 %buff_D_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1327 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1328 [1/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_C_load_62, i32 %buff_D_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1328 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1329 [1/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_C_load_63, i32 %buff_D_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1329 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 1330 [2/5] (2.97ns)   --->   "%add1 = fadd i32 %arrayidx1008_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1330 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 1331 [1/5] (2.97ns)   --->   "%add1 = fadd i32 %arrayidx1008_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1331 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 1332 [5/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1332 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 1333 [4/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1333 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 1334 [3/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1334 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 1335 [2/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1335 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 1336 [1/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1336 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.97>
ST_17 : Operation 1337 [5/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1337 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.97>
ST_18 : Operation 1338 [4/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1338 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.97>
ST_19 : Operation 1339 [3/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1339 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.97>
ST_20 : Operation 1340 [2/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1340 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.97>
ST_21 : Operation 1341 [1/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1341 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 1342 [5/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1342 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.97>
ST_23 : Operation 1343 [4/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1343 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.97>
ST_24 : Operation 1344 [3/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1344 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.97>
ST_25 : Operation 1345 [2/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1345 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.97>
ST_26 : Operation 1346 [1/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1346 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.97>
ST_27 : Operation 1347 [5/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1347 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.97>
ST_28 : Operation 1348 [4/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1348 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.97>
ST_29 : Operation 1349 [3/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1349 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.97>
ST_30 : Operation 1350 [2/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1350 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.97>
ST_31 : Operation 1351 [1/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1351 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.97>
ST_32 : Operation 1352 [5/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1352 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.97>
ST_33 : Operation 1353 [4/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1353 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.97>
ST_34 : Operation 1354 [3/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1354 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.97>
ST_35 : Operation 1355 [2/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1355 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.97>
ST_36 : Operation 1356 [1/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1356 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.97>
ST_37 : Operation 1357 [5/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1357 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.97>
ST_38 : Operation 1358 [4/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1358 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.97>
ST_39 : Operation 1359 [3/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1359 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.97>
ST_40 : Operation 1360 [2/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1360 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.97>
ST_41 : Operation 1361 [1/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1361 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.97>
ST_42 : Operation 1362 [5/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1362 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.97>
ST_43 : Operation 1363 [4/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1363 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.97>
ST_44 : Operation 1364 [3/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1364 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.97>
ST_45 : Operation 1365 [2/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1365 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.97>
ST_46 : Operation 1366 [1/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1366 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.97>
ST_47 : Operation 1367 [5/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1367 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.97>
ST_48 : Operation 1368 [4/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1368 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.97>
ST_49 : Operation 1369 [3/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1369 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.97>
ST_50 : Operation 1370 [2/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1370 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.97>
ST_51 : Operation 1371 [1/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1371 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.97>
ST_52 : Operation 1372 [5/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1372 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.97>
ST_53 : Operation 1373 [4/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1373 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.97>
ST_54 : Operation 1374 [3/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1374 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.97>
ST_55 : Operation 1375 [2/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1375 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.97>
ST_56 : Operation 1376 [1/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1376 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.97>
ST_57 : Operation 1377 [5/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1377 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.97>
ST_58 : Operation 1378 [4/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1378 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.97>
ST_59 : Operation 1379 [3/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1379 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.97>
ST_60 : Operation 1380 [2/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1380 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.97>
ST_61 : Operation 1381 [1/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1381 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.97>
ST_62 : Operation 1382 [5/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1382 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.97>
ST_63 : Operation 1383 [4/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1383 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.97>
ST_64 : Operation 1384 [3/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1384 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.97>
ST_65 : Operation 1385 [2/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1385 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.97>
ST_66 : Operation 1386 [1/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1386 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.97>
ST_67 : Operation 1387 [5/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1387 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.97>
ST_68 : Operation 1388 [4/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1388 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.97>
ST_69 : Operation 1389 [3/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1389 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.97>
ST_70 : Operation 1390 [2/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1390 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.97>
ST_71 : Operation 1391 [1/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1391 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.97>
ST_72 : Operation 1392 [5/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1392 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.97>
ST_73 : Operation 1393 [4/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1393 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.97>
ST_74 : Operation 1394 [3/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1394 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.97>
ST_75 : Operation 1395 [2/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1395 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.97>
ST_76 : Operation 1396 [1/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1396 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.97>
ST_77 : Operation 1397 [5/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1397 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.97>
ST_78 : Operation 1398 [4/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1398 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.97>
ST_79 : Operation 1399 [3/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1399 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.97>
ST_80 : Operation 1400 [2/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1400 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.97>
ST_81 : Operation 1401 [1/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1401 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.97>
ST_82 : Operation 1402 [5/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1402 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.97>
ST_83 : Operation 1403 [4/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1403 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.97>
ST_84 : Operation 1404 [3/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1404 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.97>
ST_85 : Operation 1405 [2/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1405 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.97>
ST_86 : Operation 1406 [1/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1406 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.97>
ST_87 : Operation 1407 [5/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1407 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.97>
ST_88 : Operation 1408 [4/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1408 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.97>
ST_89 : Operation 1409 [3/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1409 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.97>
ST_90 : Operation 1410 [2/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1410 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.97>
ST_91 : Operation 1411 [1/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1411 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.97>
ST_92 : Operation 1412 [5/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1412 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.97>
ST_93 : Operation 1413 [4/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1413 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.97>
ST_94 : Operation 1414 [3/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1414 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.97>
ST_95 : Operation 1415 [2/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1415 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.97>
ST_96 : Operation 1416 [1/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1416 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.97>
ST_97 : Operation 1417 [5/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1417 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.97>
ST_98 : Operation 1418 [4/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1418 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.97>
ST_99 : Operation 1419 [3/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1419 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.97>
ST_100 : Operation 1420 [2/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1420 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.97>
ST_101 : Operation 1421 [1/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1421 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.97>
ST_102 : Operation 1422 [5/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1422 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.97>
ST_103 : Operation 1423 [4/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1423 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.97>
ST_104 : Operation 1424 [3/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1424 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.97>
ST_105 : Operation 1425 [2/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1425 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.97>
ST_106 : Operation 1426 [1/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1426 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.97>
ST_107 : Operation 1427 [5/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1427 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.97>
ST_108 : Operation 1428 [4/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1428 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.97>
ST_109 : Operation 1429 [3/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1429 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.97>
ST_110 : Operation 1430 [2/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1430 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.97>
ST_111 : Operation 1431 [1/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1431 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.97>
ST_112 : Operation 1432 [5/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1432 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.97>
ST_113 : Operation 1433 [4/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1433 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.97>
ST_114 : Operation 1434 [3/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1434 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.97>
ST_115 : Operation 1435 [2/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1435 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.97>
ST_116 : Operation 1436 [1/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1436 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.97>
ST_117 : Operation 1437 [5/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1437 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.97>
ST_118 : Operation 1438 [4/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1438 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.97>
ST_119 : Operation 1439 [3/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1439 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.97>
ST_120 : Operation 1440 [2/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1440 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.97>
ST_121 : Operation 1441 [1/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1441 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.97>
ST_122 : Operation 1442 [5/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1442 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.97>
ST_123 : Operation 1443 [4/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1443 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.97>
ST_124 : Operation 1444 [3/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1444 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.97>
ST_125 : Operation 1445 [2/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1445 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.97>
ST_126 : Operation 1446 [1/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1446 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.97>
ST_127 : Operation 1447 [5/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1447 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.97>
ST_128 : Operation 1448 [4/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1448 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.97>
ST_129 : Operation 1449 [3/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1449 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.97>
ST_130 : Operation 1450 [2/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1450 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 2.97>
ST_131 : Operation 1451 [1/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1451 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 2.97>
ST_132 : Operation 1452 [5/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1452 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.97>
ST_133 : Operation 1453 [4/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1453 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.97>
ST_134 : Operation 1454 [3/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1454 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.97>
ST_135 : Operation 1455 [2/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1455 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 2.97>
ST_136 : Operation 1456 [1/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1456 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 2.97>
ST_137 : Operation 1457 [5/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1457 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.97>
ST_138 : Operation 1458 [4/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1458 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.97>
ST_139 : Operation 1459 [3/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1459 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 2.97>
ST_140 : Operation 1460 [2/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1460 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 2.97>
ST_141 : Operation 1461 [1/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1461 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 2.97>
ST_142 : Operation 1462 [5/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1462 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.97>
ST_143 : Operation 1463 [4/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1463 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 2.97>
ST_144 : Operation 1464 [3/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1464 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 2.97>
ST_145 : Operation 1465 [2/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1465 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 2.97>
ST_146 : Operation 1466 [1/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1466 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 2.97>
ST_147 : Operation 1467 [5/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1467 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 2.97>
ST_148 : Operation 1468 [4/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1468 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.97>
ST_149 : Operation 1469 [3/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1469 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 2.97>
ST_150 : Operation 1470 [2/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1470 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 2.97>
ST_151 : Operation 1471 [1/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1471 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 2.97>
ST_152 : Operation 1472 [5/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1472 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 2.97>
ST_153 : Operation 1473 [4/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1473 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 2.97>
ST_154 : Operation 1474 [3/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1474 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 2.97>
ST_155 : Operation 1475 [2/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1475 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.97>
ST_156 : Operation 1476 [1/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1476 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 2.97>
ST_157 : Operation 1477 [5/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1477 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 2.97>
ST_158 : Operation 1478 [4/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1478 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 2.97>
ST_159 : Operation 1479 [3/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1479 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 2.97>
ST_160 : Operation 1480 [2/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1480 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 2.97>
ST_161 : Operation 1481 [1/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1481 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 2.97>
ST_162 : Operation 1482 [5/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1482 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 2.97>
ST_163 : Operation 1483 [4/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1483 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 2.97>
ST_164 : Operation 1484 [3/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1484 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 2.97>
ST_165 : Operation 1485 [2/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1485 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 2.97>
ST_166 : Operation 1486 [1/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1486 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 2.97>
ST_167 : Operation 1487 [5/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1487 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 2.97>
ST_168 : Operation 1488 [4/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1488 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 2.97>
ST_169 : Operation 1489 [3/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1489 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.97>
ST_170 : Operation 1490 [2/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1490 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 2.97>
ST_171 : Operation 1491 [1/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1491 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 2.97>
ST_172 : Operation 1492 [5/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1492 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 2.97>
ST_173 : Operation 1493 [4/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1493 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 2.97>
ST_174 : Operation 1494 [3/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1494 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 2.97>
ST_175 : Operation 1495 [2/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1495 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 2.97>
ST_176 : Operation 1496 [1/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1496 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 2.97>
ST_177 : Operation 1497 [5/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1497 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 2.97>
ST_178 : Operation 1498 [4/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1498 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 2.97>
ST_179 : Operation 1499 [3/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1499 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 2.97>
ST_180 : Operation 1500 [2/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1500 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 2.97>
ST_181 : Operation 1501 [1/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1501 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 2.97>
ST_182 : Operation 1502 [5/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1502 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 2.97>
ST_183 : Operation 1503 [4/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1503 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 2.97>
ST_184 : Operation 1504 [3/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1504 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 2.97>
ST_185 : Operation 1505 [2/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1505 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 2.97>
ST_186 : Operation 1506 [1/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1506 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 2.97>
ST_187 : Operation 1507 [5/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1507 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 2.97>
ST_188 : Operation 1508 [4/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1508 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 2.97>
ST_189 : Operation 1509 [3/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1509 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 2.97>
ST_190 : Operation 1510 [2/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1510 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 2.97>
ST_191 : Operation 1511 [1/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1511 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 2.97>
ST_192 : Operation 1512 [5/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1512 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 2.97>
ST_193 : Operation 1513 [4/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1513 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 2.97>
ST_194 : Operation 1514 [3/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1514 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 2.97>
ST_195 : Operation 1515 [2/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1515 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 2.97>
ST_196 : Operation 1516 [1/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1516 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 2.97>
ST_197 : Operation 1517 [5/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1517 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 2.97>
ST_198 : Operation 1518 [4/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1518 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 2.97>
ST_199 : Operation 1519 [3/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1519 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 2.97>
ST_200 : Operation 1520 [2/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1520 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 2.97>
ST_201 : Operation 1521 [1/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1521 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 2.97>
ST_202 : Operation 1522 [5/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1522 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 2.97>
ST_203 : Operation 1523 [4/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1523 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 2.97>
ST_204 : Operation 1524 [3/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1524 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 2.97>
ST_205 : Operation 1525 [2/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1525 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 2.97>
ST_206 : Operation 1526 [1/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1526 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 2.97>
ST_207 : Operation 1527 [5/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1527 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 2.97>
ST_208 : Operation 1528 [4/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1528 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 2.97>
ST_209 : Operation 1529 [3/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1529 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 2.97>
ST_210 : Operation 1530 [2/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1530 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 2.97>
ST_211 : Operation 1531 [1/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1531 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 2.97>
ST_212 : Operation 1532 [5/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1532 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 2.97>
ST_213 : Operation 1533 [4/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1533 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 2.97>
ST_214 : Operation 1534 [3/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1534 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 2.97>
ST_215 : Operation 1535 [2/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1535 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 2.97>
ST_216 : Operation 1536 [1/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1536 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 2.97>
ST_217 : Operation 1537 [5/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1537 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 2.97>
ST_218 : Operation 1538 [4/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1538 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 2.97>
ST_219 : Operation 1539 [3/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1539 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 2.97>
ST_220 : Operation 1540 [2/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1540 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 2.97>
ST_221 : Operation 1541 [1/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1541 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 2.97>
ST_222 : Operation 1542 [5/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1542 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 2.97>
ST_223 : Operation 1543 [4/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1543 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 2.97>
ST_224 : Operation 1544 [3/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1544 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 2.97>
ST_225 : Operation 1545 [2/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1545 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 2.97>
ST_226 : Operation 1546 [1/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1546 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 2.97>
ST_227 : Operation 1547 [5/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1547 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 2.97>
ST_228 : Operation 1548 [4/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1548 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 2.97>
ST_229 : Operation 1549 [3/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1549 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 2.97>
ST_230 : Operation 1550 [2/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1550 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 2.97>
ST_231 : Operation 1551 [1/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1551 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 2.97>
ST_232 : Operation 1552 [5/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1552 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 2.97>
ST_233 : Operation 1553 [4/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1553 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 2.97>
ST_234 : Operation 1554 [3/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1554 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 2.97>
ST_235 : Operation 1555 [2/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1555 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 2.97>
ST_236 : Operation 1556 [1/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1556 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 2.97>
ST_237 : Operation 1557 [5/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1557 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 2.97>
ST_238 : Operation 1558 [4/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1558 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 2.97>
ST_239 : Operation 1559 [3/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1559 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 2.97>
ST_240 : Operation 1560 [2/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1560 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 2.97>
ST_241 : Operation 1561 [1/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1561 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 2.97>
ST_242 : Operation 1562 [5/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1562 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 2.97>
ST_243 : Operation 1563 [4/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1563 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 2.97>
ST_244 : Operation 1564 [3/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1564 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 2.97>
ST_245 : Operation 1565 [2/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1565 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 2.97>
ST_246 : Operation 1566 [1/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1566 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 2.97>
ST_247 : Operation 1567 [5/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1567 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 2.97>
ST_248 : Operation 1568 [4/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1568 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 2.97>
ST_249 : Operation 1569 [3/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1569 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 2.97>
ST_250 : Operation 1570 [2/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1570 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 2.97>
ST_251 : Operation 1571 [1/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1571 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 2.97>
ST_252 : Operation 1572 [5/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1572 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 2.97>
ST_253 : Operation 1573 [4/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1573 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 2.97>
ST_254 : Operation 1574 [3/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1574 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 2.97>
ST_255 : Operation 1575 [2/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1575 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 2.97>
ST_256 : Operation 1576 [1/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1576 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 2.97>
ST_257 : Operation 1577 [5/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1577 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 2.97>
ST_258 : Operation 1578 [4/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1578 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 2.97>
ST_259 : Operation 1579 [3/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1579 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 2.97>
ST_260 : Operation 1580 [2/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1580 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 2.97>
ST_261 : Operation 1581 [1/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1581 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 2.97>
ST_262 : Operation 1582 [5/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1582 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 2.97>
ST_263 : Operation 1583 [4/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1583 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 2.97>
ST_264 : Operation 1584 [3/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1584 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 2.97>
ST_265 : Operation 1585 [2/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1585 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 2.97>
ST_266 : Operation 1586 [1/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1586 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 2.97>
ST_267 : Operation 1587 [5/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1587 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 2.97>
ST_268 : Operation 1588 [4/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1588 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 2.97>
ST_269 : Operation 1589 [3/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1589 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 2.97>
ST_270 : Operation 1590 [2/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1590 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 2.97>
ST_271 : Operation 1591 [1/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1591 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 2.97>
ST_272 : Operation 1592 [5/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1592 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 2.97>
ST_273 : Operation 1593 [4/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1593 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 2.97>
ST_274 : Operation 1594 [3/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1594 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 2.97>
ST_275 : Operation 1595 [2/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1595 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 2.97>
ST_276 : Operation 1596 [1/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1596 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 2.97>
ST_277 : Operation 1597 [5/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1597 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 2.97>
ST_278 : Operation 1598 [4/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1598 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 2.97>
ST_279 : Operation 1599 [3/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1599 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 2.97>
ST_280 : Operation 1600 [2/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1600 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 2.97>
ST_281 : Operation 1601 [1/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1601 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 2.97>
ST_282 : Operation 1602 [5/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1602 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 2.97>
ST_283 : Operation 1603 [4/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1603 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 2.97>
ST_284 : Operation 1604 [3/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1604 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 2.97>
ST_285 : Operation 1605 [2/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1605 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 2.97>
ST_286 : Operation 1606 [1/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1606 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 2.97>
ST_287 : Operation 1607 [5/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1607 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 2.97>
ST_288 : Operation 1608 [4/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1608 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 2.97>
ST_289 : Operation 1609 [3/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1609 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 2.97>
ST_290 : Operation 1610 [2/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1610 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 2.97>
ST_291 : Operation 1611 [1/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1611 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 2.97>
ST_292 : Operation 1612 [5/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1612 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 2.97>
ST_293 : Operation 1613 [4/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1613 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 2.97>
ST_294 : Operation 1614 [3/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1614 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 2.97>
ST_295 : Operation 1615 [2/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1615 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 2.97>
ST_296 : Operation 1616 [1/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1616 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 2.97>
ST_297 : Operation 1617 [5/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1617 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 2.97>
ST_298 : Operation 1618 [4/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1618 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 2.97>
ST_299 : Operation 1619 [3/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1619 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 2.97>
ST_300 : Operation 1620 [2/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1620 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 2.97>
ST_301 : Operation 1621 [1/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1621 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 2.97>
ST_302 : Operation 1622 [5/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1622 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 2.97>
ST_303 : Operation 1623 [4/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1623 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 2.97>
ST_304 : Operation 1624 [3/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1624 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 2.97>
ST_305 : Operation 1625 [2/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1625 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 2.97>
ST_306 : Operation 1626 [1/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1626 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 2.97>
ST_307 : Operation 1627 [5/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1627 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 2.97>
ST_308 : Operation 1628 [4/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1628 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 2.97>
ST_309 : Operation 1629 [3/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1629 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 2.97>
ST_310 : Operation 1630 [2/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1630 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 2.97>
ST_311 : Operation 1631 [1/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1631 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 2.97>
ST_312 : Operation 1632 [5/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1632 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 2.97>
ST_313 : Operation 1633 [4/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1633 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 2.97>
ST_314 : Operation 1634 [3/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1634 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 2.97>
ST_315 : Operation 1635 [2/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1635 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 2.97>
ST_316 : Operation 1636 [1/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1636 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 2.97>
ST_317 : Operation 1637 [5/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1637 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 2.97>
ST_318 : Operation 1638 [4/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1638 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 2.97>
ST_319 : Operation 1639 [3/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1639 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 2.97>
ST_320 : Operation 1640 [2/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1640 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 2.97>
ST_321 : Operation 1641 [1/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1641 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 2.97>
ST_322 : Operation 1642 [5/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1642 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 2.97>
ST_323 : Operation 1643 [4/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1643 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 1653 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1653 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 324 <SV = 323> <Delay = 2.97>
ST_324 : Operation 1644 [3/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1644 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 2.97>
ST_325 : Operation 1645 [2/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1645 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 2.97>
ST_326 : Operation 1646 [1/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1646 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 1.64>
ST_327 : Operation 1647 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp4_lp5_str"   --->   Operation 1647 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1648 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1648 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1649 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1649 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1650 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10]   --->   Operation 1650 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1651 [1/1] (1.64ns)   --->   "%store_ln43 = store i32 %add1_62, i12 %tmp2_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43]   --->   Operation 1651 'store' 'store_ln43' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_327 : Operation 1652 [1/1] (0.00ns)   --->   "%br_ln41 = br void %lp6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:41]   --->   Operation 1652 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40) [22]  (0.706 ns)
	'select' operation ('select_ln40_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40) [29]  (0.308 ns)
	'add' operation ('empty_141', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40) [549]  (0.745 ns)
	'getelementptr' operation ('tmp2_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40) [551]  (0 ns)
	'load' operation ('arrayidx1008_promoted', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) on array 'tmp2' [553]  (1.65 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln43_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [449]  (0.745 ns)
	'getelementptr' operation ('buff_D_addr_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [451]  (0 ns)
	'load' operation ('buff_D_load_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) on array 'buff_D' [647]  (1.65 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln43_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [455]  (0.745 ns)
	'getelementptr' operation ('buff_D_addr_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [457]  (0 ns)
	'load' operation ('buff_D_load_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) on array 'buff_D' [653]  (1.65 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [555]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [555]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [555]  (2.32 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [556]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [556]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [556]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [556]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [556]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [559]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [559]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [559]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [559]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [559]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [562]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [562]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [562]  (2.98 ns)

 <State 20>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [562]  (2.98 ns)

 <State 21>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [562]  (2.98 ns)

 <State 22>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [565]  (2.98 ns)

 <State 23>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [565]  (2.98 ns)

 <State 24>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [565]  (2.98 ns)

 <State 25>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [565]  (2.98 ns)

 <State 26>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [565]  (2.98 ns)

 <State 27>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [568]  (2.98 ns)

 <State 28>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [568]  (2.98 ns)

 <State 29>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [568]  (2.98 ns)

 <State 30>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [568]  (2.98 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [568]  (2.98 ns)

 <State 32>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [571]  (2.98 ns)

 <State 33>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [571]  (2.98 ns)

 <State 34>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [571]  (2.98 ns)

 <State 35>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [571]  (2.98 ns)

 <State 36>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [571]  (2.98 ns)

 <State 37>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [574]  (2.98 ns)

 <State 38>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [574]  (2.98 ns)

 <State 39>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [574]  (2.98 ns)

 <State 40>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [574]  (2.98 ns)

 <State 41>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [574]  (2.98 ns)

 <State 42>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [577]  (2.98 ns)

 <State 43>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [577]  (2.98 ns)

 <State 44>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [577]  (2.98 ns)

 <State 45>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [577]  (2.98 ns)

 <State 46>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [577]  (2.98 ns)

 <State 47>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [580]  (2.98 ns)

 <State 48>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [580]  (2.98 ns)

 <State 49>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [580]  (2.98 ns)

 <State 50>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [580]  (2.98 ns)

 <State 51>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [580]  (2.98 ns)

 <State 52>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [583]  (2.98 ns)

 <State 53>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [583]  (2.98 ns)

 <State 54>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [583]  (2.98 ns)

 <State 55>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [583]  (2.98 ns)

 <State 56>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [583]  (2.98 ns)

 <State 57>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [586]  (2.98 ns)

 <State 58>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [586]  (2.98 ns)

 <State 59>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [586]  (2.98 ns)

 <State 60>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [586]  (2.98 ns)

 <State 61>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [586]  (2.98 ns)

 <State 62>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [589]  (2.98 ns)

 <State 63>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [589]  (2.98 ns)

 <State 64>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [589]  (2.98 ns)

 <State 65>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [589]  (2.98 ns)

 <State 66>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [589]  (2.98 ns)

 <State 67>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [592]  (2.98 ns)

 <State 68>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [592]  (2.98 ns)

 <State 69>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [592]  (2.98 ns)

 <State 70>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [592]  (2.98 ns)

 <State 71>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [592]  (2.98 ns)

 <State 72>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [595]  (2.98 ns)

 <State 73>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [595]  (2.98 ns)

 <State 74>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [595]  (2.98 ns)

 <State 75>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [595]  (2.98 ns)

 <State 76>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [595]  (2.98 ns)

 <State 77>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [598]  (2.98 ns)

 <State 78>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [598]  (2.98 ns)

 <State 79>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [598]  (2.98 ns)

 <State 80>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [598]  (2.98 ns)

 <State 81>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [598]  (2.98 ns)

 <State 82>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [601]  (2.98 ns)

 <State 83>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [601]  (2.98 ns)

 <State 84>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [601]  (2.98 ns)

 <State 85>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [601]  (2.98 ns)

 <State 86>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [601]  (2.98 ns)

 <State 87>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [604]  (2.98 ns)

 <State 88>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [604]  (2.98 ns)

 <State 89>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [604]  (2.98 ns)

 <State 90>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [604]  (2.98 ns)

 <State 91>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [604]  (2.98 ns)

 <State 92>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [607]  (2.98 ns)

 <State 93>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [607]  (2.98 ns)

 <State 94>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [607]  (2.98 ns)

 <State 95>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [607]  (2.98 ns)

 <State 96>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [607]  (2.98 ns)

 <State 97>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [610]  (2.98 ns)

 <State 98>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [610]  (2.98 ns)

 <State 99>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [610]  (2.98 ns)

 <State 100>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [610]  (2.98 ns)

 <State 101>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [610]  (2.98 ns)

 <State 102>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [613]  (2.98 ns)

 <State 103>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [613]  (2.98 ns)

 <State 104>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [613]  (2.98 ns)

 <State 105>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [613]  (2.98 ns)

 <State 106>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [613]  (2.98 ns)

 <State 107>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [616]  (2.98 ns)

 <State 108>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [616]  (2.98 ns)

 <State 109>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [616]  (2.98 ns)

 <State 110>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [616]  (2.98 ns)

 <State 111>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [616]  (2.98 ns)

 <State 112>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [619]  (2.98 ns)

 <State 113>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [619]  (2.98 ns)

 <State 114>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [619]  (2.98 ns)

 <State 115>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [619]  (2.98 ns)

 <State 116>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [619]  (2.98 ns)

 <State 117>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [622]  (2.98 ns)

 <State 118>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [622]  (2.98 ns)

 <State 119>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [622]  (2.98 ns)

 <State 120>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [622]  (2.98 ns)

 <State 121>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [622]  (2.98 ns)

 <State 122>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [625]  (2.98 ns)

 <State 123>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [625]  (2.98 ns)

 <State 124>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [625]  (2.98 ns)

 <State 125>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [625]  (2.98 ns)

 <State 126>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [625]  (2.98 ns)

 <State 127>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [628]  (2.98 ns)

 <State 128>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [628]  (2.98 ns)

 <State 129>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [628]  (2.98 ns)

 <State 130>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [628]  (2.98 ns)

 <State 131>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [628]  (2.98 ns)

 <State 132>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [631]  (2.98 ns)

 <State 133>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [631]  (2.98 ns)

 <State 134>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [631]  (2.98 ns)

 <State 135>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [631]  (2.98 ns)

 <State 136>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [631]  (2.98 ns)

 <State 137>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [634]  (2.98 ns)

 <State 138>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [634]  (2.98 ns)

 <State 139>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [634]  (2.98 ns)

 <State 140>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [634]  (2.98 ns)

 <State 141>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [634]  (2.98 ns)

 <State 142>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [637]  (2.98 ns)

 <State 143>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [637]  (2.98 ns)

 <State 144>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [637]  (2.98 ns)

 <State 145>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [637]  (2.98 ns)

 <State 146>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [637]  (2.98 ns)

 <State 147>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [640]  (2.98 ns)

 <State 148>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [640]  (2.98 ns)

 <State 149>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [640]  (2.98 ns)

 <State 150>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [640]  (2.98 ns)

 <State 151>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [640]  (2.98 ns)

 <State 152>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [643]  (2.98 ns)

 <State 153>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [643]  (2.98 ns)

 <State 154>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [643]  (2.98 ns)

 <State 155>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [643]  (2.98 ns)

 <State 156>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [643]  (2.98 ns)

 <State 157>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [646]  (2.98 ns)

 <State 158>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [646]  (2.98 ns)

 <State 159>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [646]  (2.98 ns)

 <State 160>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [646]  (2.98 ns)

 <State 161>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [646]  (2.98 ns)

 <State 162>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [649]  (2.98 ns)

 <State 163>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [649]  (2.98 ns)

 <State 164>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [649]  (2.98 ns)

 <State 165>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [649]  (2.98 ns)

 <State 166>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [649]  (2.98 ns)

 <State 167>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [652]  (2.98 ns)

 <State 168>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [652]  (2.98 ns)

 <State 169>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [652]  (2.98 ns)

 <State 170>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [652]  (2.98 ns)

 <State 171>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [652]  (2.98 ns)

 <State 172>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [655]  (2.98 ns)

 <State 173>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [655]  (2.98 ns)

 <State 174>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [655]  (2.98 ns)

 <State 175>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [655]  (2.98 ns)

 <State 176>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [655]  (2.98 ns)

 <State 177>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [658]  (2.98 ns)

 <State 178>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [658]  (2.98 ns)

 <State 179>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [658]  (2.98 ns)

 <State 180>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [658]  (2.98 ns)

 <State 181>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [658]  (2.98 ns)

 <State 182>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [661]  (2.98 ns)

 <State 183>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [661]  (2.98 ns)

 <State 184>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [661]  (2.98 ns)

 <State 185>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [661]  (2.98 ns)

 <State 186>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [661]  (2.98 ns)

 <State 187>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [664]  (2.98 ns)

 <State 188>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [664]  (2.98 ns)

 <State 189>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [664]  (2.98 ns)

 <State 190>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [664]  (2.98 ns)

 <State 191>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [664]  (2.98 ns)

 <State 192>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [667]  (2.98 ns)

 <State 193>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [667]  (2.98 ns)

 <State 194>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [667]  (2.98 ns)

 <State 195>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [667]  (2.98 ns)

 <State 196>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [667]  (2.98 ns)

 <State 197>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [670]  (2.98 ns)

 <State 198>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [670]  (2.98 ns)

 <State 199>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [670]  (2.98 ns)

 <State 200>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [670]  (2.98 ns)

 <State 201>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [670]  (2.98 ns)

 <State 202>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [673]  (2.98 ns)

 <State 203>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [673]  (2.98 ns)

 <State 204>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [673]  (2.98 ns)

 <State 205>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [673]  (2.98 ns)

 <State 206>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [673]  (2.98 ns)

 <State 207>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [676]  (2.98 ns)

 <State 208>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [676]  (2.98 ns)

 <State 209>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [676]  (2.98 ns)

 <State 210>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [676]  (2.98 ns)

 <State 211>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [676]  (2.98 ns)

 <State 212>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [679]  (2.98 ns)

 <State 213>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [679]  (2.98 ns)

 <State 214>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [679]  (2.98 ns)

 <State 215>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [679]  (2.98 ns)

 <State 216>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [679]  (2.98 ns)

 <State 217>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [682]  (2.98 ns)

 <State 218>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [682]  (2.98 ns)

 <State 219>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [682]  (2.98 ns)

 <State 220>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [682]  (2.98 ns)

 <State 221>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [682]  (2.98 ns)

 <State 222>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [685]  (2.98 ns)

 <State 223>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [685]  (2.98 ns)

 <State 224>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [685]  (2.98 ns)

 <State 225>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [685]  (2.98 ns)

 <State 226>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [685]  (2.98 ns)

 <State 227>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [688]  (2.98 ns)

 <State 228>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [688]  (2.98 ns)

 <State 229>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [688]  (2.98 ns)

 <State 230>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [688]  (2.98 ns)

 <State 231>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [688]  (2.98 ns)

 <State 232>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [691]  (2.98 ns)

 <State 233>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [691]  (2.98 ns)

 <State 234>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [691]  (2.98 ns)

 <State 235>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [691]  (2.98 ns)

 <State 236>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [691]  (2.98 ns)

 <State 237>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [694]  (2.98 ns)

 <State 238>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [694]  (2.98 ns)

 <State 239>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [694]  (2.98 ns)

 <State 240>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [694]  (2.98 ns)

 <State 241>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [694]  (2.98 ns)

 <State 242>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [697]  (2.98 ns)

 <State 243>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [697]  (2.98 ns)

 <State 244>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [697]  (2.98 ns)

 <State 245>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [697]  (2.98 ns)

 <State 246>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [697]  (2.98 ns)

 <State 247>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [700]  (2.98 ns)

 <State 248>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [700]  (2.98 ns)

 <State 249>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [700]  (2.98 ns)

 <State 250>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [700]  (2.98 ns)

 <State 251>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [700]  (2.98 ns)

 <State 252>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [703]  (2.98 ns)

 <State 253>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [703]  (2.98 ns)

 <State 254>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [703]  (2.98 ns)

 <State 255>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [703]  (2.98 ns)

 <State 256>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [703]  (2.98 ns)

 <State 257>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [706]  (2.98 ns)

 <State 258>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [706]  (2.98 ns)

 <State 259>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [706]  (2.98 ns)

 <State 260>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [706]  (2.98 ns)

 <State 261>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [706]  (2.98 ns)

 <State 262>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [709]  (2.98 ns)

 <State 263>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [709]  (2.98 ns)

 <State 264>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [709]  (2.98 ns)

 <State 265>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [709]  (2.98 ns)

 <State 266>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [709]  (2.98 ns)

 <State 267>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [712]  (2.98 ns)

 <State 268>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [712]  (2.98 ns)

 <State 269>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [712]  (2.98 ns)

 <State 270>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [712]  (2.98 ns)

 <State 271>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [712]  (2.98 ns)

 <State 272>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [715]  (2.98 ns)

 <State 273>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [715]  (2.98 ns)

 <State 274>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [715]  (2.98 ns)

 <State 275>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [715]  (2.98 ns)

 <State 276>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [715]  (2.98 ns)

 <State 277>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [718]  (2.98 ns)

 <State 278>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [718]  (2.98 ns)

 <State 279>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [718]  (2.98 ns)

 <State 280>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [718]  (2.98 ns)

 <State 281>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [718]  (2.98 ns)

 <State 282>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [721]  (2.98 ns)

 <State 283>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [721]  (2.98 ns)

 <State 284>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [721]  (2.98 ns)

 <State 285>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [721]  (2.98 ns)

 <State 286>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [721]  (2.98 ns)

 <State 287>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [724]  (2.98 ns)

 <State 288>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [724]  (2.98 ns)

 <State 289>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [724]  (2.98 ns)

 <State 290>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [724]  (2.98 ns)

 <State 291>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [724]  (2.98 ns)

 <State 292>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [727]  (2.98 ns)

 <State 293>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [727]  (2.98 ns)

 <State 294>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [727]  (2.98 ns)

 <State 295>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [727]  (2.98 ns)

 <State 296>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [727]  (2.98 ns)

 <State 297>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [730]  (2.98 ns)

 <State 298>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [730]  (2.98 ns)

 <State 299>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [730]  (2.98 ns)

 <State 300>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [730]  (2.98 ns)

 <State 301>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [730]  (2.98 ns)

 <State 302>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [733]  (2.98 ns)

 <State 303>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [733]  (2.98 ns)

 <State 304>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [733]  (2.98 ns)

 <State 305>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [733]  (2.98 ns)

 <State 306>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [733]  (2.98 ns)

 <State 307>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [736]  (2.98 ns)

 <State 308>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [736]  (2.98 ns)

 <State 309>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [736]  (2.98 ns)

 <State 310>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [736]  (2.98 ns)

 <State 311>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [736]  (2.98 ns)

 <State 312>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [739]  (2.98 ns)

 <State 313>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [739]  (2.98 ns)

 <State 314>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [739]  (2.98 ns)

 <State 315>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [739]  (2.98 ns)

 <State 316>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [739]  (2.98 ns)

 <State 317>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [742]  (2.98 ns)

 <State 318>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [742]  (2.98 ns)

 <State 319>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [742]  (2.98 ns)

 <State 320>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [742]  (2.98 ns)

 <State 321>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [742]  (2.98 ns)

 <State 322>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [745]  (2.98 ns)

 <State 323>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [745]  (2.98 ns)

 <State 324>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [745]  (2.98 ns)

 <State 325>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [745]  (2.98 ns)

 <State 326>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) [745]  (2.98 ns)

 <State 327>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43) of variable 'add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43 on array 'tmp2' [746]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
