$date
	Sat Oct 22 23:11:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#770492
b1010 !
1"
#770494
b1010 &
b1010 %
1$
#770495
0"
#770498
b101 &
b101 %
#770502
b10000 &
b10000 %
#770506
b1000 &
b1000 %
#770510
b100 &
b100 %
#770514
b10 &
b10 %
#770518
b1 &
1#
b1 %
#770522
b0 &
b0 %
0#
0$
#1727955
b10010 !
1"
#1727958
b10010 &
b10010 %
1$
#1727959
0"
#1727962
b1001 &
b1001 %
#1727966
b11100 &
b11100 %
#1727970
b1110 &
b1110 %
#1727974
b111 &
b111 %
#1727978
b10110 &
b10110 %
#1727982
b1011 &
b1011 %
#1727986
b100010 &
b100010 %
#1727990
b10001 &
b10001 %
#1727994
b110100 &
b110100 %
#1727998
b11010 &
b11010 %
#1728002
b1101 &
b1101 %
#1728006
b101000 &
b101000 %
#1728010
b10100 &
b10100 %
#1728014
b1010 &
b1010 %
#1728018
b101 &
b101 %
#1728022
b10000 &
b10000 %
#1728026
b1000 &
b1000 %
#1728030
b100 &
b100 %
#1728034
b10 &
b10 %
#1728038
b1 &
1#
b1 %
#1728042
b0 &
b0 %
0#
0$
#2783977
b1010 !
1"
#2783978
b1010 &
b1010 %
1$
#2783979
0"
#2783982
b101 &
b101 %
#2783986
b10000 &
b10000 %
#2783990
b1000 &
b1000 %
#2783994
b100 &
b100 %
#2783998
b10 &
b10 %
#2784002
b1 &
b1 %
1#
#2784006
b0 &
0#
b0 %
0$
#4500012
