0.7
2020.2
Jun 10 2021
20:04:57
D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/beta2_clockdriven_ledmatrix/beta2_clockdriven_ledmatrix.sim/sim_1/synth/timing/xsim/top_time_synth.v,1643120320,verilog,,,,glbl;seven_segment_display_VHDL;top,,,,,,,,
