<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FD32M0P Microcontroller SDK: TIMER_TIMG_NUM_INPUT2_RW_API.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FD32M0P Microcontroller SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_w___a_p_i_8h.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">TIMER_TIMG_NUM_INPUT2_RW_API.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html">TIMER_TIMG_NUM_INPUT2_REGS.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for TIMER_TIMG_NUM_INPUT2_RW_API.h:</div>
<div class="dyncontent">
<div class="center"><img src="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_w___a_p_i_8h__incl.png" border="0" usemap="#a_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_w___a_p_i_8h" loading="lazy" alt=""/></div>
<map name="a_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_w___a_p_i_8h" id="a_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_w___a_p_i_8h">
<area shape="rect" title=" " alt="" coords="5,5,202,48"/>
<area shape="rect" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html" title=" " alt="" coords="5,96,202,139"/>
<area shape="poly" title=" " alt="" coords="106,48,106,81,101,81,101,48"/>
<area shape="rect" title=" " alt="" coords="71,187,136,213"/>
<area shape="poly" title=" " alt="" coords="106,139,106,171,101,171,101,139"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-func-members" class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a05ec7e8b0d084bad48e04a07a2b7ab64" id="r_a05ec7e8b0d084bad48e04a07a2b7ab64"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05ec7e8b0d084bad48e04a07a2b7ab64">TIMER_TIMG_NUM_INPUT2_DESC_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t module_type, uint32_t modue_subtype, uint32_t major_rev, uint32_t minor_rev)</td></tr>
<tr class="memitem:ab8a37eabe728eab0005d50eface9b0aa" id="r_ab8a37eabe728eab0005d50eface9b0aa"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8a37eabe728eab0005d50eface9b0aa">TIMER_TIMG_NUM_INPUT2_PWR_EN_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t pwr_en, uint32_t pwr_en_key)</td></tr>
<tr class="memitem:aaac22e5085c477ee1e2fe27bbf0d5240" id="r_aaac22e5085c477ee1e2fe27bbf0d5240"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaac22e5085c477ee1e2fe27bbf0d5240">TIMER_TIMG_NUM_INPUT2_RST_CTRL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t rst, uint32_t rst_sts_clr, uint32_t rst_key)</td></tr>
<tr class="memitem:ae54e76c8710503632bd637258092547a" id="r_ae54e76c8710503632bd637258092547a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae54e76c8710503632bd637258092547a">TIMER_TIMG_NUM_INPUT2_RST_STS_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t rst_sts)</td></tr>
<tr class="memitem:addea81b4c39fbe4f185552a35dce7267" id="r_addea81b4c39fbe4f185552a35dce7267"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#addea81b4c39fbe4f185552a35dce7267">TIMER_TIMG_NUM_INPUT2_CLK_CTRL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t clk_en)</td></tr>
<tr class="memitem:a05a2196493179478a246b8f6f734b6fe" id="r_a05a2196493179478a246b8f6f734b6fe"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05a2196493179478a246b8f6f734b6fe">TIMER_TIMG_NUM_INPUT2_INTR_STS_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t intr_first)</td></tr>
<tr class="memitem:aa3edf2916f87d3f99879691e37e56e97" id="r_aa3edf2916f87d3f99879691e37e56e97"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3edf2916f87d3f99879691e37e56e97">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t ctr_zero, uint32_t ctr_load, uint32_t ccd_0, uint32_t ccu_0, uint32_t ccd_1, uint32_t ccu_1, uint32_t ccd_2, uint32_t ccu_2, uint32_t ccd_3, uint32_t ccu_3, uint32_t ccd_4, uint32_t ccu_4, uint32_t ccd_5, uint32_t ccu_5, uint32_t fault, uint32_t trig_ov, uint32_t rctr_zero, uint32_t qei_ctr_dc, uint32_t qei_err)</td></tr>
<tr class="memitem:a3770c0981147d3cd10c5815adad862d4" id="r_a3770c0981147d3cd10c5815adad862d4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3770c0981147d3cd10c5815adad862d4">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t ctr_zero_en, uint32_t ctr_load_en, uint32_t ccd_0_en, uint32_t ccu_0_en, uint32_t ccd_1_en, uint32_t ccu_1_en, uint32_t ccd_2_en, uint32_t ccu_2_en, uint32_t ccd_3_en, uint32_t ccu_3_en, uint32_t ccd_4_en, uint32_t ccu_4_en, uint32_t ccd_5_en, uint32_t ccu_5_en, uint32_t fault_en, uint32_t trig_ov_en)</td></tr>
<tr class="memitem:a2839c7066b8bc0b5710ad195dcebdf1d" id="r_a2839c7066b8bc0b5710ad195dcebdf1d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2839c7066b8bc0b5710ad195dcebdf1d">TIMER_TIMG_NUM_INPUT2_INTR_EN_1_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t rctr_zero_en, uint32_t qei_ctr_dc_en, uint32_t qei_err_en)</td></tr>
<tr class="memitem:a53c5018ebeb971be524002d9f496e08b" id="r_a53c5018ebeb971be524002d9f496e08b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53c5018ebeb971be524002d9f496e08b">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t ctr_zero_nmi_en, uint32_t ctr_load_nmi_en, uint32_t ccd_0_nmi_en, uint32_t ccu_0_nmi_en, uint32_t ccd_1_nmi_en, uint32_t ccu_1_nmi_en, uint32_t ccd_2_nmi_en, uint32_t ccu_2_nmi_en, uint32_t ccd_3_nmi_en, uint32_t ccu_3_nmi_en, uint32_t ccd_4_nmi_en, uint32_t ccu_4_nmi_en, uint32_t ccd_5_nmi_en, uint32_t ccu_5_nmi_en, uint32_t fault_nmi_en, uint32_t trig_ov_nmi_en)</td></tr>
<tr class="memitem:a5f00e580b56ad969b86009c0582f592a" id="r_a5f00e580b56ad969b86009c0582f592a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f00e580b56ad969b86009c0582f592a">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t rctr_zero_nmi_en, uint32_t qei_ctr_dc_nmi_en, uint32_t qei_err_nmi_en)</td></tr>
<tr class="memitem:a2c50167439b682185e2b90e52f0c88a0" id="r_a2c50167439b682185e2b90e52f0c88a0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c50167439b682185e2b90e52f0c88a0">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t ctr_zero_event_en_0, uint32_t ctr_load_event_en_0, uint32_t ccd_0_event_en_0, uint32_t ccu_0_event_en_0, uint32_t ccd_1_event_en_0, uint32_t ccu_1_event_en_0, uint32_t ccd_2_event_en_0, uint32_t ccu_2_event_en_0, uint32_t ccd_3_event_en_0, uint32_t ccu_3_event_en_0, uint32_t ccd_4_event_en_0, uint32_t ccu_4_event_en_0, uint32_t ccd_5_event_en_0, uint32_t ccu_5_event_en_0, uint32_t fault_event_en_0, uint32_t trig_ov_event_en_0)</td></tr>
<tr class="memitem:ad40eb209e9596e23e8ef4ae14c3a8e03" id="r_ad40eb209e9596e23e8ef4ae14c3a8e03"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad40eb209e9596e23e8ef4ae14c3a8e03">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t rctr_zero_event_en_0, uint32_t qei_ctr_dc_event_en_0, uint32_t qei_err_event_en_0)</td></tr>
<tr class="memitem:afdda79343ad95d39bf65aef560df482e" id="r_afdda79343ad95d39bf65aef560df482e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdda79343ad95d39bf65aef560df482e">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t ctr_zero_event_en_1, uint32_t ctr_load_event_en_1, uint32_t ccd_0_event_en_1, uint32_t ccu_0_event_en_1, uint32_t ccd_1_event_en_1, uint32_t ccu_1_event_en_1, uint32_t ccd_2_event_en_1, uint32_t ccu_2_event_en_1, uint32_t ccd_3_event_en_1, uint32_t ccu_3_event_en_1, uint32_t ccd_4_event_en_1, uint32_t ccu_4_event_en_1, uint32_t ccd_5_event_en_1, uint32_t ccu_5_event_en_1, uint32_t fault_event_en_1, uint32_t trig_ov_event_en_1)</td></tr>
<tr class="memitem:ad1a3d70e3251f06ae1a9dcb035f0a1c4" id="r_ad1a3d70e3251f06ae1a9dcb035f0a1c4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1a3d70e3251f06ae1a9dcb035f0a1c4">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t rctr_zero_event_en_1, uint32_t qei_ctr_dc_event_en_1, uint32_t qei_err_event_en_1)</td></tr>
<tr class="memitem:a52bf8163d5075afb10b7328c8cfffc82" id="r_a52bf8163d5075afb10b7328c8cfffc82"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52bf8163d5075afb10b7328c8cfffc82">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t ctr_zero_sw_set, uint32_t ctr_load_sw_set, uint32_t ccd_0_sw_set, uint32_t ccu_0_sw_set, uint32_t ccd_1_sw_set, uint32_t ccu_1_sw_set, uint32_t ccd_2_sw_set, uint32_t ccu_2_sw_set, uint32_t ccd_3_sw_set, uint32_t ccu_3_sw_set, uint32_t ccd_4_sw_set, uint32_t ccu_4_sw_set, uint32_t ccd_5_sw_set, uint32_t ccu_5_sw_set, uint32_t fault_sw_set, uint32_t trig_ov_sw_set, uint32_t rctr_zero_sw_set, uint32_t qei_ctr_dc_sw_set, uint32_t qei_err_sw_set)</td></tr>
<tr class="memitem:ae6234d0d1cb802b25967f15db75cc844" id="r_ae6234d0d1cb802b25967f15db75cc844"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6234d0d1cb802b25967f15db75cc844">TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t clk_sel, uint32_t clk_div)</td></tr>
<tr class="memitem:a9a3f29e8f8dd9d4a4f43ddf0f366f966" id="r_a9a3f29e8f8dd9d4a4f43ddf0f366f966"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a3f29e8f8dd9d4a4f43ddf0f366f966">TIMER_TIMG_NUM_INPUT2_TRIG_IN_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t trig_en, uint32_t trig_sel)</td></tr>
<tr class="memitem:ae8fbb90e0a8b17b36bfb99db7a70e0c3" id="r_ae8fbb90e0a8b17b36bfb99db7a70e0c3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8fbb90e0a8b17b36bfb99db7a70e0c3">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t trig_out_en, uint32_t trig_sw_en, uint32_t trig_hw_en, uint32_t trig_hw_sel)</td></tr>
<tr class="memitem:a9b8fce5d35f45d1233df2813e8ebe24b" id="r_a9b8fce5d35f45d1233df2813e8ebe24b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b8fce5d35f45d1233df2813e8ebe24b">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t filter_en_0, uint32_t is_consecutive_prd_0, uint32_t filter_period_0)</td></tr>
<tr class="memitem:af69fe25d6ddd4f58a122d9717af8eefd" id="r_af69fe25d6ddd4f58a122d9717af8eefd"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af69fe25d6ddd4f58a122d9717af8eefd">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t filter_en_1, uint32_t is_consecutive_prd_1, uint32_t filter_period_1)</td></tr>
<tr class="memitem:a51d9cb608488c3b49115a7fbffbba69d" id="r_a51d9cb608488c3b49115a7fbffbba69d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51d9cb608488c3b49115a7fbffbba69d">TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t input_sel_0, uint32_t input_inv_0)</td></tr>
<tr class="memitem:a1219576c2e5353b65351cffe82dc34ae" id="r_a1219576c2e5353b65351cffe82dc34ae"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1219576c2e5353b65351cffe82dc34ae">TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t input_sel_1, uint32_t input_inv_1)</td></tr>
<tr class="memitem:a33ea6703d94ab812e2777be0e0e1aada" id="r_a33ea6703d94ab812e2777be0e0e1aada"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33ea6703d94ab812e2777be0e0e1aada">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t is_capture_0, uint32_t cc2d_sel_0, uint32_t cc2u_sel_0, uint32_t suppress_coc_event_gen_0)</td></tr>
<tr class="memitem:aec7b642ab49181c04ce73f022976a31d" id="r_aec7b642ab49181c04ce73f022976a31d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec7b642ab49181c04ce73f022976a31d">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t is_capture_1, uint32_t cc2d_sel_1, uint32_t cc2u_sel_1, uint32_t suppress_coc_event_gen_1)</td></tr>
<tr class="memitem:a2c3366e197e47f6c1ec623fb3e17b53a" id="r_a2c3366e197e47f6c1ec623fb3e17b53a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c3366e197e47f6c1ec623fb3e17b53a">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t cap_cond_0, uint32_t load_cond_0, uint32_t zero_cond_0, uint32_t adv_cond_0, uint32_t cap_val_0)</td></tr>
<tr class="memitem:a6eaf03108446c25b24baa46406036e85" id="r_a6eaf03108446c25b24baa46406036e85"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6eaf03108446c25b24baa46406036e85">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t cap_cond_1, uint32_t load_cond_1, uint32_t zero_cond_1, uint32_t adv_cond_1, uint32_t cap_val_1)</td></tr>
<tr class="memitem:a9636731963fc4945e7e57341c3bf46bc" id="r_a9636731963fc4945e7e57341c3bf46bc"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9636731963fc4945e7e57341c3bf46bc">TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t comp_val_0, uint32_t comp_val_update_method_0, uint32_t ccact_update_method_0)</td></tr>
<tr class="memitem:af21c8e6c23cbb933d682669a32528790" id="r_af21c8e6c23cbb933d682669a32528790"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af21c8e6c23cbb933d682669a32528790">TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t comp_val_1, uint32_t comp_val_update_method_1, uint32_t ccact_update_method_1)</td></tr>
<tr class="memitem:a35d3eecf4d419030da16798e7cbbf0ff" id="r_a35d3eecf4d419030da16798e7cbbf0ff"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35d3eecf4d419030da16798e7cbbf0ff">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t cc_out_cc2d_0, uint32_t cc_out_cc2u_0, uint32_t cc_out_ccd_0, uint32_t cc_out_ccu_0, uint32_t cc_out_load_0, uint32_t cc_out_zero_0)</td></tr>
<tr class="memitem:aa62ed063eed5aae51ddf1ff55e965e14" id="r_aa62ed063eed5aae51ddf1ff55e965e14"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa62ed063eed5aae51ddf1ff55e965e14">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t cc_out_cc2d_1, uint32_t cc_out_cc2u_1, uint32_t cc_out_ccd_1, uint32_t cc_out_ccu_1, uint32_t cc_out_load_1, uint32_t cc_out_zero_1)</td></tr>
<tr class="memitem:a289de79a8eeac7c9defaa89b3fadb456" id="r_a289de79a8eeac7c9defaa89b3fadb456"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a289de79a8eeac7c9defaa89b3fadb456">TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t cc_out_sel_0, uint32_t cc_out_inv_0, uint32_t cc_out_val_init_0)</td></tr>
<tr class="memitem:a750551dd72bbd9ed85cd53aa972e9efd" id="r_a750551dd72bbd9ed85cd53aa972e9efd"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a750551dd72bbd9ed85cd53aa972e9efd">TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t cc_out_sel_1, uint32_t cc_out_inv_1, uint32_t cc_out_val_init_1)</td></tr>
<tr class="memitem:aa9bffc574c8ea6588720eb1ec28e9cb8" id="r_aa9bffc574c8ea6588720eb1ec28e9cb8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9bffc574c8ea6588720eb1ec28e9cb8">TIMER_TIMG_NUM_INPUT2_CC0_SW_FORCE_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t cc_out_sw_force_0)</td></tr>
<tr class="memitem:a6cb7b2784596aa63c385b13bdfb66947" id="r_a6cb7b2784596aa63c385b13bdfb66947"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cb7b2784596aa63c385b13bdfb66947">TIMER_TIMG_NUM_INPUT2_CC1_SW_FORCE_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t cc_out_sw_force_1)</td></tr>
<tr class="memitem:a3d3cbf507f628898696305ff01042cfe" id="r_a3d3cbf507f628898696305ff01042cfe"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d3cbf507f628898696305ff01042cfe">TIMER_TIMG_NUM_INPUT2_CTR_CTL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t ctr_en, uint32_t repeat_mode, uint32_t count_mode, uint32_t ctr_zero_ctrl, uint32_t ctr_load_ctrl, uint32_t ctr_adv_ctrl, uint32_t suppress_ctr_event_gen)</td></tr>
<tr class="memitem:ad7748cec1659878f73849aa39a6cdca8" id="r_ad7748cec1659878f73849aa39a6cdca8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7748cec1659878f73849aa39a6cdca8">TIMER_TIMG_NUM_INPUT2_CTR_VAL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t ctr_val)</td></tr>
<tr class="memitem:a0a8555d404051051129f4348611f0bf4" id="r_a0a8555d404051051129f4348611f0bf4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a8555d404051051129f4348611f0bf4">TIMER_TIMG_NUM_INPUT2_CTR_LOAD_VAL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t ctr_load_val)</td></tr>
<tr class="memitem:a38f81e30188066ee301b8b28fe5e3cf0" id="r_a38f81e30188066ee301b8b28fe5e3cf0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38f81e30188066ee301b8b28fe5e3cf0">TIMER_TIMG_NUM_INPUT2_DEBUG_CTRL_WRITE</a> (<a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *registers, uint32_t run_in_halt_mode)</td></tr>
</table>
<a name="doc-func-members" id="doc-func-members"></a><h2 id="header-doc-func-members" class="groupheader">Function Documentation</h2>
<a id="a05ec7e8b0d084bad48e04a07a2b7ab64" name="a05ec7e8b0d084bad48e04a07a2b7ab64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ec7e8b0d084bad48e04a07a2b7ab64">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_DESC_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_DESC_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>module_type</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>modue_subtype</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>major_rev</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>minor_rev</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab27599f6a359aa45254eb404ff08cd2f">TIMER_TIMG_NUM_INPUT2_REGS_s::DESC</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abfe80ec9d7e3449759bc7555c7a05fe1">TIMER_TIMG_NUM_INPUT2_DESC_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2ed8faa84d0a382dcf49d8dfaa98931b">TIMER_TIMG_NUM_INPUT2_DESC_major_rev_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa46a31deff4346cf83e1803d2e25052f">TIMER_TIMG_NUM_INPUT2_DESC_major_rev_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a76f2bf99f9826ce26ec516524a9c359e">TIMER_TIMG_NUM_INPUT2_DESC_minor_rev_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7fb856535f387018fd8ec98d0b630465">TIMER_TIMG_NUM_INPUT2_DESC_minor_rev_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4f3eda6389acb02234dd44654f0eed6f">TIMER_TIMG_NUM_INPUT2_DESC_modue_subtype_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a05331d7ccbd2a2a462fd64a0224e213f">TIMER_TIMG_NUM_INPUT2_DESC_modue_subtype_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6e5ef1fcfc807caf921d85d3995d9183">TIMER_TIMG_NUM_INPUT2_DESC_module_type_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab3de4c8b15f5ebf386c6f3c143371daa">TIMER_TIMG_NUM_INPUT2_DESC_module_type_OFS</a>.</p>

</div>
</div>
<a id="ab8a37eabe728eab0005d50eface9b0aa" name="ab8a37eabe728eab0005d50eface9b0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a37eabe728eab0005d50eface9b0aa">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_PWR_EN_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_PWR_EN_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>pwr_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>pwr_en_key</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0f999758ea7700a6ddd27c31072bf095">TIMER_TIMG_NUM_INPUT2_PWR_EN_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abd81de973a32d837216742d2d90d2d08">TIMER_TIMG_NUM_INPUT2_REGS_s::PWR_EN</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a958f8014b6b363d72898535387c956fa">TIMER_TIMG_NUM_INPUT2_PWR_EN_pwr_en_key_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a62ab46534ea8605f56ad916af0551232">TIMER_TIMG_NUM_INPUT2_PWR_EN_pwr_en_key_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad80e888c73858a02e2622120c793a0ea">TIMER_TIMG_NUM_INPUT2_PWR_EN_pwr_en_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afefdf36e60aa497f541e1ffce3fbc4fa">TIMER_TIMG_NUM_INPUT2_PWR_EN_pwr_en_OFS</a>.</p>

</div>
</div>
<a id="aaac22e5085c477ee1e2fe27bbf0d5240" name="aaac22e5085c477ee1e2fe27bbf0d5240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac22e5085c477ee1e2fe27bbf0d5240">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_RST_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_RST_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rst</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rst_sts_clr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rst_key</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac479437a013f06f3a29cadd7018eac82">TIMER_TIMG_NUM_INPUT2_RST_CTRL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acabd916a70024ef2fd3fcf63b6a909d6">TIMER_TIMG_NUM_INPUT2_REGS_s::RST_CTRL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2f231701ad40d1fef913a0c32d924860">TIMER_TIMG_NUM_INPUT2_RST_CTRL_rst_key_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0948bfe671ba561fca59c2e055ff6096">TIMER_TIMG_NUM_INPUT2_RST_CTRL_rst_key_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aafe9c074a31149dca389ee4b1c749dd2">TIMER_TIMG_NUM_INPUT2_RST_CTRL_rst_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa91711376efe411732a45cbd96df95e2">TIMER_TIMG_NUM_INPUT2_RST_CTRL_rst_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a41909079909def7850a1d474b3d3b5f0">TIMER_TIMG_NUM_INPUT2_RST_CTRL_rst_sts_clr_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6e9d9166fe17933cc996edf2b8719376">TIMER_TIMG_NUM_INPUT2_RST_CTRL_rst_sts_clr_OFS</a>.</p>

</div>
</div>
<a id="ae54e76c8710503632bd637258092547a" name="ae54e76c8710503632bd637258092547a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54e76c8710503632bd637258092547a">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_RST_STS_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_RST_STS_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rst_sts</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a47cb59ada47d682015fe5356bf7e724a">TIMER_TIMG_NUM_INPUT2_RST_STS_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aea5dec6dbe01ef28721dcd8d3bb12c9b">TIMER_TIMG_NUM_INPUT2_REGS_s::RST_STS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7190b32029d6d707bd16a3b5f02ae1b8">TIMER_TIMG_NUM_INPUT2_RST_STS_rst_sts_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a44f387e3a2d6dd6966f9229293c9dd62">TIMER_TIMG_NUM_INPUT2_RST_STS_rst_sts_OFS</a>.</p>

</div>
</div>
<a id="addea81b4c39fbe4f185552a35dce7267" name="addea81b4c39fbe4f185552a35dce7267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addea81b4c39fbe4f185552a35dce7267">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CLK_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CLK_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>clk_en</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7d2b0605f68ae19795d36c7c070e470b">TIMER_TIMG_NUM_INPUT2_REGS_s::CLK_CTRL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abb19f1afcd5979d27f8203c9f0bb0aca">TIMER_TIMG_NUM_INPUT2_CLK_CTRL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af845a2fd09373a494508f41d71661424">TIMER_TIMG_NUM_INPUT2_CLK_CTRL_clk_en_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2714d00cb79d38822e069f86ba400efd">TIMER_TIMG_NUM_INPUT2_CLK_CTRL_clk_en_OFS</a>.</p>

</div>
</div>
<a id="a05a2196493179478a246b8f6f734b6fe" name="a05a2196493179478a246b8f6f734b6fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a2196493179478a246b8f6f734b6fe">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INTR_STS_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INTR_STS_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>intr_first</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acbec2b121b4a28e13eeea6b9ed1b99e3">TIMER_TIMG_NUM_INPUT2_REGS_s::INTR_STS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac797f0a321c8bff51a09f632de722013">TIMER_TIMG_NUM_INPUT2_INTR_STS_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1546c2bf5ab02d5bc94ea2ce2a7ff996">TIMER_TIMG_NUM_INPUT2_INTR_STS_intr_first_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acde8f8bc313a69433f244c2e23a86854">TIMER_TIMG_NUM_INPUT2_INTR_STS_intr_first_OFS</a>.</p>

</div>
</div>
<a id="aa3edf2916f87d3f99879691e37e56e97" name="aa3edf2916f87d3f99879691e37e56e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3edf2916f87d3f99879691e37e56e97">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INTR_EVENT_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INTR_EVENT_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_zero</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_load</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_3</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_3</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_4</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_4</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_5</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_5</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>fault</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_ov</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rctr_zero</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_ctr_dc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_err</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afac20f9579d3445de0eaef2125d34915">TIMER_TIMG_NUM_INPUT2_REGS_s::INTR_EVENT</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab85fdab89ac4b0121296113451610b09">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3ece9199b74f0c4b9a2f62d6793752b5">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a782c68c88e7de1ff348de527a9a0b988">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a32e9db82dbaeb34c9132b4276dfda393">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9ad2c769e8f1f01958a47821bad3930d">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aabfdc676245453a4be08d72351deb504">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_2_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9acafec288342f8c323f8b0f873eaa92">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_2_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acd06841e5535d84f7237cd8305dce4f2">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_3_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acc6d5657fbab0575fd950832f8f720c8">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_3_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adb87a4d8d40e39093a2221e17889e09e">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_4_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae08bc6aae4aa094a91bce3bce23ffd00">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_4_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a08e823962770f40302734ff6b1c0cc19">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_5_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a794197a188d9b4ccbd147c6aba5d1817">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccd_5_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6dd0b497589f9657899ae3ad18b3876f">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0ed6e2df44f992027a88205d2d82b863">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aababe6024bca05c2ca215c1a2592a46d">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3c843302fe281f22df5f377240c7fb42">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9804642b5881893dfd280fd574377ee8">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_2_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6af95bdffd6fc43cced52ccce6c9c891">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_2_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adb84c0facb5ba1a895a4063403bb4551">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_3_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a96e00e61d44532d6ab9b8ec9769cfc9e">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_3_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a71d8697d7fe70675b69c7566304ae365">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_4_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5e1e81e582e5ab8071f608d37b096999">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_4_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ade2994375398b992698d493ee2e9ce11">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_5_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0ae9723c942e2086dfa690607bbda7be">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ccu_5_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa2d65f7d7cdeb9128871d82f35603af1">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ctr_load_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae9fcb77dc91eb63c3153d24f8441db88">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ctr_load_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6d2f0364105ca84725ee7af9c1397432">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ctr_zero_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0b7ed89e7a578ec9b21bcc7fb39c20fe">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_ctr_zero_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a34a96f21383ed072f2642d3578f4c8d3">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_fault_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3752ce43902a00e535b05ab5ec5dd79a">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_fault_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a897c6ba9b0c7821e08db8fb0c059f15a">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_qei_ctr_dc_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a475920315e1a47d8e98881f53b0b0144">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_qei_ctr_dc_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af4556495910d9c6f2b36f6290038843f">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_qei_err_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acf4d1f042dc2be407536cd484bc6f3ec">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_qei_err_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a32be51bc427a83ae6a96f7dada12a5da">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_rctr_zero_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4a6afd66a684c95dea14b64ead442808">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_rctr_zero_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae44a487b88c5417acdce965f370460bf">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_trig_ov_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa0c60659246af3cb7ee6704fa7773b93">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_trig_ov_OFS</a>.</p>

</div>
</div>
<a id="a3770c0981147d3cd10c5815adad862d4" name="a3770c0981147d3cd10c5815adad862d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3770c0981147d3cd10c5815adad862d4">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INTR_EN_0_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INTR_EN_0_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_zero_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_load_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_0_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_0_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_1_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_1_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_2_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_2_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_3_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_3_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_4_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_4_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_5_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_5_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>fault_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_ov_en</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8d91fa2cdab3798dcd9fcadd29253d86">TIMER_TIMG_NUM_INPUT2_REGS_s::INTR_EN_0</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a95687c7ad27b7b4cc48ad782d05a5980">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac12106f333dcd180ca106cd2b80c3e9f">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_0_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8b86dc836ae7fabbe1e514ba17309bea">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_0_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af599383f80c9bc3549ce09cbe0cfc742">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_1_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7ecad77de700a8b51a3de1eede8c5766">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_1_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac1659e02b32cca4ac2bd2aaab03ccf91">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_2_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a487001d6140457f4bf81edda09fee301">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_2_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad11d627c6aed2468561511babcc04014">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_3_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9981b0676a4dce3431bd672467a20870">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_3_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a25e197a4030f23070a09ac9d82697905">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_4_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aea98ffdec8d13e363928e23cf7df8ced">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_4_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad0eeb7c45d6113beb8128f41693ae8a4">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_5_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a945f78cb4df4ba27650be4e030983c19">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccd_5_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a73d2866ae0011b8e9c73813510bc60ae">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_0_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a36360f2e44db10737299127fabebf452">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_0_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac2366c7f65e82d3ec7432fcd49164d3f">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_1_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a08ad1074f18302bf15ebe77ff37a9265">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_1_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a919bbaa27e32d49a87487abdf35091f8">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_2_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a33135d915fa6445fc2d48d38c566a664">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_2_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a861f0ee2037859577d6e38df45deb369">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_3_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aea75f12b6e7937771fb5e812a423b195">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_3_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a463e0a3548184727978e03c42d151c97">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_4_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adbc8207a34474348a4058f922943aa67">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_4_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a49bc3374799efb716f8a6691e0a96463">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_5_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2a0830b0ce3a17bcf1836c8c53e039af">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ccu_5_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1cafbaa27c09341437ed9e8b83c3881d">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ctr_load_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4401e119fa82daf554f853c2e83431a3">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ctr_load_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3460ae67b9ca0bb94a46625af6aa79ad">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ctr_zero_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0bedf6ed01279e4a619047c82f9133f1">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_ctr_zero_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aca8b1a211b17f1cc4f3cf77002fd47c9">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_fault_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2d068e58949262b7e897295bf399ab16">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_fault_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afef222a7de63ae26e1b8b3be7b3fc918">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_trig_ov_en_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a49134e1987e21b899913d86923e57aa0">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_trig_ov_en_OFS</a>.</p>

</div>
</div>
<a id="a2839c7066b8bc0b5710ad195dcebdf1d" name="a2839c7066b8bc0b5710ad195dcebdf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2839c7066b8bc0b5710ad195dcebdf1d">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INTR_EN_1_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INTR_EN_1_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rctr_zero_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_ctr_dc_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_err_en</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a857581de7205fcd32c882ea90c2fc98f">TIMER_TIMG_NUM_INPUT2_REGS_s::INTR_EN_1</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1de2d94b5fdac513d3ff513360f996bb">TIMER_TIMG_NUM_INPUT2_INTR_EN_1_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a109e54dc8e9e1ec31607fcf556aef29c">TIMER_TIMG_NUM_INPUT2_INTR_EN_1_qei_ctr_dc_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6e3ac18d58736313337c18c260c8dd42">TIMER_TIMG_NUM_INPUT2_INTR_EN_1_qei_ctr_dc_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a40b9ed0fdc304a171ae26c178589f2cb">TIMER_TIMG_NUM_INPUT2_INTR_EN_1_qei_err_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad1fe724bd119071de461b7fe6ed136c1">TIMER_TIMG_NUM_INPUT2_INTR_EN_1_qei_err_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a486f794d4680465a398822d190441384">TIMER_TIMG_NUM_INPUT2_INTR_EN_1_rctr_zero_en_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4c835dbc0605025e225d5f06cd8b30b8">TIMER_TIMG_NUM_INPUT2_INTR_EN_1_rctr_zero_en_OFS</a>.</p>

</div>
</div>
<a id="a53c5018ebeb971be524002d9f496e08b" name="a53c5018ebeb971be524002d9f496e08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c5018ebeb971be524002d9f496e08b">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_zero_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_load_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_0_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_0_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_1_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_1_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_2_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_2_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_3_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_3_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_4_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_4_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_5_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_5_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>fault_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_ov_nmi_en</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3c264d5605cb325b9cdd22b51883ec9a">TIMER_TIMG_NUM_INPUT2_REGS_s::INTR_NMI_EN_0</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a28e829ae69fe29e87d3fdf2d2aca9aa7">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7eaaca9ee0b79c7e08471b11c38219c5">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_0_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a470e94b3d52fd9d2d2c1b48846e55f0f">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_0_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a04b1cbe8ec050158cef3564857f25022">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_1_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7f5228cbd3f9218c5750ab6f4588d9f1">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_1_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae00b2cb71b0ee11ee601466f6c546fe3">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_2_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aca3c9063a4e2f3fcc40dc090db8b2eb4">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_2_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8b688e359bde7e4d4ef2a13dec54a60d">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_3_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a75aee98064ebce92240105dea7cb7505">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_3_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa66ac0e7b966c389972ac4a5b6f25fba">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_4_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5adbc70b284309c9efc41ac14cb34ef9">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_4_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a72c3aa9f18c5a58cd4d35dbd58b8a993">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_5_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4c86982b8f346a637d7d98dc396db7c5">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccd_5_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4fde1bff838f0d7636a6eb6c1b883093">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_0_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae9d2b1eea4dccd1ee585d891bf580182">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_0_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3e47afebe545c847d5a96fdfb559bea3">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_1_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abd452b8bc8b57f9db3a3a8a4e86f0dab">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_1_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a52ccc9d34969a37a0e5bf40f847ddb3e">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_2_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a35944bc412de99966a60fb19f24b2cf2">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_2_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a84ccbbce7d7069c9e053f9f5c936ebf0">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_3_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acc394b9c8a6cf7b7a60e592c27fa90b0">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_3_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae25e2989247a1a2ff839bd622f4a6460">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_4_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a390380afdd055f224c63e7d09ab23589">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_4_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aab1466813664cbf41ea937ec4ba5c750">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_5_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abe2233ab03099c31bc7074a9a9266a4c">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ccu_5_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae76c74d5faf26351c4b339b2bb765946">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ctr_load_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a00066a146fba6c99ba27e8c7120a5fbf">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ctr_load_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abc0e979d602223099e54d2a289bf58be">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ctr_zero_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad5abc9da56bf2a6fb06008c70b2ba2ca">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_ctr_zero_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5ea676467fd514a2c2455c9dfc2e98c8">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_fault_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a13b2d7f5d89b61c51fa683d8317aaf5f">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_fault_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad6f9a059e9af85f40f408be49e97c721">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_trig_ov_nmi_en_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a48fb7b4fffd9a0a3ea4eb2bea52133be">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_trig_ov_nmi_en_OFS</a>.</p>

</div>
</div>
<a id="a5f00e580b56ad969b86009c0582f592a" name="a5f00e580b56ad969b86009c0582f592a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f00e580b56ad969b86009c0582f592a">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rctr_zero_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_ctr_dc_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_err_nmi_en</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af9191fee5f5a2ce5b2fb1b47e7449e55">TIMER_TIMG_NUM_INPUT2_REGS_s::INTR_NMI_EN_1</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2d796ec35ae3cd82cd63859fbb5b4e61">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aea7131ebfc4a18260866988338d80e4f">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_qei_ctr_dc_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa9f4caf20c7a1c90f2be0b0a4643092b">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_qei_ctr_dc_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a45483f87d47340e3e660658c2361b135">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_qei_err_nmi_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab59081f8d016a77ceee07f9db3240387">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_qei_err_nmi_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a91b5de14baf3e4ac7d2d0e7391edd62a">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_rctr_zero_nmi_en_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a38d182d068e33def89394718cedbd7e5">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_rctr_zero_nmi_en_OFS</a>.</p>

</div>
</div>
<a id="a2c50167439b682185e2b90e52f0c88a0" name="a2c50167439b682185e2b90e52f0c88a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c50167439b682185e2b90e52f0c88a0">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_zero_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_load_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_0_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_0_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_1_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_1_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_2_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_2_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_3_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_3_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_4_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_4_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_5_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_5_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>fault_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_ov_event_en_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aaafd025647bc316cf56568e3a956841c">TIMER_TIMG_NUM_INPUT2_REGS_s::EVENT_EN_0_0</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0d14b35726b67a473ecb3baac333a014">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0e6f3cf03ea1190d822527060a4f5df6">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_0_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac6396b7f436e2b6ca42369a24d08a621">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_0_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a75c80c1de752b5e9cb046fdd4f19fd4d">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_1_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a12b518c360d1ccd25e87936d00e581e3">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_1_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a376b734ef890f3ac09c5fddbe0f4444f">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_2_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adad988d1a27d38890b34391957274a41">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_2_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abd4b94710fa03613ed01c5c67784db16">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_3_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afa534e05c5f6bc4b8fba032b675d2973">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_3_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a54ac5c116204ae35dcb80e6274ea5635">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_4_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8db679a016cf6be69193422fd9542d13">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_4_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab0a78d1aad150ef554bde1c4af074e6a">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_5_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afc8a388ce1d8257028a1c247e063c0ed">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccd_5_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a727fd057af0320eb54ccf055e93e0d5b">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_0_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa4698085d42bd08aa4aee919218c6184">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_0_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2b3bba0c1778d7c081285fc396e165bd">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_1_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2b39feb16aa3c47555b7715fe5e90d29">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_1_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1ecc4ed2641c6a28859788d13a74a774">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_2_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a617a346f86b4ef506655456c02724124">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_2_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3acaf61bb235e391acf26447ff0292f4">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_3_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad1c4df450f0e2ba30d831378ed457380">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_3_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5efaa8b81d409e439f24e2b8317274c9">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_4_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a48cee836befbb7e46ff8d8b661fbb1d1">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_4_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a461ec5b1bde011cedc3ce8eeb157a472">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_5_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4ca3f14d09952fb12769a881146ffe29">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ccu_5_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8bceecacdabc431631d23d80be8ae9b4">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ctr_load_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2805e08686c1e35f7a9e4a1ee926a4b7">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ctr_load_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a70f4dde8f1e275d8162c3a3245bd2484">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ctr_zero_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a47c7fe6d26e0f2bbb06783ded96b8735">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_ctr_zero_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a91946aafdbc94567fc615c0af6de401b">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_fault_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a821f310d15c0f1048ea940ac36d05276">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_fault_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9ff528f89a525a759d99629d3d2ed8d6">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_trig_ov_event_en_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae04ccfe9f699eea0c016cc9da119326a">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_trig_ov_event_en_0_OFS</a>.</p>

</div>
</div>
<a id="ad40eb209e9596e23e8ef4ae14c3a8e03" name="ad40eb209e9596e23e8ef4ae14c3a8e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad40eb209e9596e23e8ef4ae14c3a8e03">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rctr_zero_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_ctr_dc_event_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_err_event_en_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adebee81d96fea5b36db54c2a6fb3d2e0">TIMER_TIMG_NUM_INPUT2_REGS_s::EVENT_EN_0_1</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa9035e9df6d351f7ca94394444768d00">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae08e4553e60bd33bc1e842d23dc93ce7">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_qei_ctr_dc_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad1da542d08fd3e5689e05ffe36a8177f">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_qei_ctr_dc_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a966c5d3d0da13426c8d470b05978998c">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_qei_err_event_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4832ed15dc226edaa5401ba9825b9dba">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_qei_err_event_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1f6ed8982969892e86dc7a838e7cdca9">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_rctr_zero_event_en_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5e3a057a689c21b090ebfd28bb7601a8">TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_rctr_zero_event_en_0_OFS</a>.</p>

</div>
</div>
<a id="afdda79343ad95d39bf65aef560df482e" name="afdda79343ad95d39bf65aef560df482e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdda79343ad95d39bf65aef560df482e">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_zero_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_load_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_0_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_0_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_1_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_1_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_2_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_2_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_3_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_3_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_4_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_4_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_5_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_5_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>fault_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_ov_event_en_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8adb6e8cfb7f387a537ba3b4d69c04de">TIMER_TIMG_NUM_INPUT2_REGS_s::EVENT_EN_1_0</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7f6ea0a845798c8aebe726564c00fae6">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aaad0317d1982c989b001e172f69233bd">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_0_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9eb921fd8d31a5fb0b15b3f554c0ce09">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_0_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4ddfdf1f0cdeb41a268d2b551db15076">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_1_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af4de64f88895b4e201c0bf656a6b5022">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_1_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab5b802378f6e1319c8c914fc84f48475">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_2_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acc7f53791556a67caa3fa347464988c7">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_2_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#addb26c208aa5cbdadbcfb0f370034ace">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_3_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8005b17a12eedd1ada43fc7e8881e692">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_3_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a083a64514f3f53e3b1c5dd3fea636c49">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_4_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7ee316224153abb06673163022db9fda">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_4_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a019f6bbec83118e73da81d253d27c79f">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_5_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae7055e0a4f9b16dd42d7c14bc92454ca">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccd_5_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0311bfabd4ffdea9b3dbe4c1e23495fa">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_0_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a16bdccc5521b63a18363151721b28b00">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_0_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9339b9f36195e3c89105a3845ba99777">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_1_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a42f0756a9c5248d9b498975fbb6b9457">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_1_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a339729cc3e049b28abd34718cb80dec6">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_2_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a318da6a1d91e37349f90940efc8f3074">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_2_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab53ebce4153437f3e324f71f64a28b2a">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_3_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae235369e52d3edc54e33a4d1149c8a91">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_3_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8acee02ed4b05c49b764eb6c30fa6fdd">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_4_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abf1132a0ea0239994380f2e9f328089d">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_4_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a13d7a92ae842b545a76f9cd61bb6eed4">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_5_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9ea0713e322a2e37c1a9ab795d10c6ac">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ccu_5_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a28c355175eb23ef0461aa688d3578792">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ctr_load_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2cb751e7d289da6bd793c8cc56d54868">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ctr_load_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a59c804482c6de7ad79e208d8daf31c93">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ctr_zero_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aab28ed4a0738528b4f2923d047e5ccda">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_ctr_zero_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a73cc12b6885730e952d61795e71f5214">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_fault_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aeb4a34428056e8c9e2b24e689b353a4a">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_fault_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8c9f0698d05dd470603cdbc326b1ac2c">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_trig_ov_event_en_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0d40ee87c77df21664ac8a6656f7e892">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_trig_ov_event_en_1_OFS</a>.</p>

</div>
</div>
<a id="ad1a3d70e3251f06ae1a9dcb035f0a1c4" name="ad1a3d70e3251f06ae1a9dcb035f0a1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a3d70e3251f06ae1a9dcb035f0a1c4">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rctr_zero_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_ctr_dc_event_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_err_event_en_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a356dd80d4f7e69e1e98660bf3c8bfcd7">TIMER_TIMG_NUM_INPUT2_REGS_s::EVENT_EN_1_1</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac3bc77cc6fd3c7b1f04eee42cb5ca6dd">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1a1b554be660bb181b9cbcf5547ab0d1">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_qei_ctr_dc_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad6bf2b39a2ea69feb9d8272c75d8ea88">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_qei_ctr_dc_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a026df5b0c3cbf43d685e09d2588b583c">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_qei_err_event_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a79d1bfdcc27d9b0f2070b55cab94c02c">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_qei_err_event_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8b977c3f18e60b8dab9b27d3e4783201">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_rctr_zero_event_en_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2a932139165d0a0b1a4bbb357a04c077">TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_rctr_zero_event_en_1_OFS</a>.</p>

</div>
</div>
<a id="a52bf8163d5075afb10b7328c8cfffc82" name="a52bf8163d5075afb10b7328c8cfffc82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52bf8163d5075afb10b7328c8cfffc82">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_zero_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_load_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_0_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_0_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_1_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_1_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_2_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_2_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_3_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_3_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_4_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_4_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccd_5_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccu_5_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>fault_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_ov_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rctr_zero_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_ctr_dc_sw_set</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qei_err_sw_set</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a00df8c78ea8d35f681b12a095c21d354">TIMER_TIMG_NUM_INPUT2_REGS_s::INTR_SW_SET</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a13a88c5dbe038c8a66573c803b68c21b">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aaa3dcf0067309e0be6d82dbe9d43ef8f">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_0_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8bbfa4164822d640397ab2f37dfed148">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_0_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1af3f211ed74bedce18dae6a073727c0">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_1_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adcab4459a0a366b1752188ac5ac97c1e">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_1_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a055e501dce2f2e32e02d913870d76003">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_2_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6b945dd2d765f4e708382b2108e83f84">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_2_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa86dead4b4f4906fbf5d5942622a8534">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_3_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0b2926258afc1776b3451ca5ca90f830">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_3_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a43097f56c67105a8291ddc9bb62e096e">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_4_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af4093b408178e585a2f4359908034280">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_4_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad4701deb6ece7f8149b1d59869a748e0">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_5_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afac7bba451e54fe01c6f3c8d18072847">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccd_5_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8f76b63756b1f94888a40ec930e77128">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_0_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a350d55a4ec6234ac00c04c7a3c5c05b0">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_0_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3edfe91241dbf4ac8d13dcade43fc0b5">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_1_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab5942c960bc33925038e01ad547c8344">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_1_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4a3b11f483020b12822c9eddaec3081b">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_2_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab6697b9b6813d711d9daecd35a2e43a6">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_2_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a46a68240c5e94c30a92168a55ef30f3d">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_3_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0f11e584501bd767efc3d6ba0c577c84">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_3_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aee1a2fd542f8a60e86c20878a33e2661">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_4_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adba1ed2e69d7f62108663baa978b1297">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_4_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6cb843dc3a59eafb5263f9cdfef15a4c">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_5_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af43ced5147e1021d79294e1677d03209">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ccu_5_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6cf5e9035b36ebb9f8818a78309e8e62">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ctr_load_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8c7ca0b9ad777294799e0c6422931573">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ctr_load_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6912f0063b558e0e69f443a719af083e">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ctr_zero_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4453808674ec7b61800b440ef13905d8">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_ctr_zero_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a83b1bf91c4c96ffb90705696f3892434">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_fault_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a048ab1c2852e041596e1deea52883ddc">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_fault_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a35affe6bc300e6a9cd78e71b8897e872">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_qei_ctr_dc_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afebc0742ee16efe6cbda4c6f197e21f1">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_qei_ctr_dc_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5f0a40f3e295050614d9da5404834c17">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_qei_err_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2289977df4bae866a141c2342950386a">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_qei_err_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a58ce542fd758bc73c5436e5e8ae6a0be">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_rctr_zero_sw_set_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af1394a961fddccdf7c3b81c17629ed9a">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_rctr_zero_sw_set_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a22f1489651bdbb75131e65fd06145393">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_trig_ov_sw_set_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a44629b235303fcc208fa909a5235e4ec">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_trig_ov_sw_set_OFS</a>.</p>

</div>
</div>
<a id="ae6234d0d1cb802b25967f15db75cc844" name="ae6234d0d1cb802b25967f15db75cc844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6234d0d1cb802b25967f15db75cc844">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>clk_sel</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>clk_div</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a904aae3bc3c98adaba15377e85f8a584">TIMER_TIMG_NUM_INPUT2_REGS_s::CLK_CONFIG</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6b3bb5e321b0a6e5861b92194b85f03c">TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac724e3b823edd6e6504d67d303931f21">TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_clk_div_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4888736b9b2942a2f8fbf40ca209ca0e">TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_clk_div_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3bec648857012f1e03c597da7c9c280e">TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_clk_sel_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6f4c2d8c7810061633959d938b47911b">TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_clk_sel_OFS</a>.</p>

</div>
</div>
<a id="a9a3f29e8f8dd9d4a4f43ddf0f366f966" name="a9a3f29e8f8dd9d4a4f43ddf0f366f966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a3f29e8f8dd9d4a4f43ddf0f366f966">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_TRIG_IN_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_TRIG_IN_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_sel</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2395bb0f928491ceb6d2e2fc1be29d0b">TIMER_TIMG_NUM_INPUT2_TRIG_IN_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a40e5e99785021772cc6346fe8e1c3a60">TIMER_TIMG_NUM_INPUT2_TRIG_IN_trig_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a886b10bc5e8158513930467b93a1cd51">TIMER_TIMG_NUM_INPUT2_TRIG_IN_trig_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a04ec6e19638ec2b97806539d6dfd9abb">TIMER_TIMG_NUM_INPUT2_TRIG_IN_trig_sel_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa1bb0987c431321c47949e7f3428aebb">TIMER_TIMG_NUM_INPUT2_TRIG_IN_trig_sel_OFS</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2ea0bb9608a9ead51fc13035d3221dc1">TIMER_TIMG_NUM_INPUT2_REGS_s::TRIG_IN</a>.</p>

</div>
</div>
<a id="ae8fbb90e0a8b17b36bfb99db7a70e0c3" name="ae8fbb90e0a8b17b36bfb99db7a70e0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8fbb90e0a8b17b36bfb99db7a70e0c3">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_TRIG_OUT_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_TRIG_OUT_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_out_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_sw_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_hw_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>trig_hw_sel</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aff45dd720f96235570879eff86ebba86">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7944c53e8518a619da175e3c78e01c5d">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_trig_hw_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a916aeb67c44c9445c4aee4f7555741e0">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_trig_hw_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6b2b817e638fe7886e2d2e6db9353479">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_trig_hw_sel_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1eae1b4533e3421fff857e9e09ed3d9e">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_trig_hw_sel_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5689e6f993d714505a8afd19fe6c5d83">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_trig_out_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9cc1a55bf8d2bc21f3a7ad1e36ddcc90">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_trig_out_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae97d3e07a1b76f00af14b49a26ec2994">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_trig_sw_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3f584ef7f08995e18b23fa9faa2f7808">TIMER_TIMG_NUM_INPUT2_TRIG_OUT_trig_sw_en_OFS</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad087d99a58a9a234f02c44a5b1b66351">TIMER_TIMG_NUM_INPUT2_REGS_s::TRIG_OUT</a>.</p>

</div>
</div>
<a id="a9b8fce5d35f45d1233df2813e8ebe24b" name="a9b8fce5d35f45d1233df2813e8ebe24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8fce5d35f45d1233df2813e8ebe24b">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>filter_en_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>is_consecutive_prd_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>filter_period_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a78697a6d3aec8dd321fc2ebac38c7854">TIMER_TIMG_NUM_INPUT2_REGS_s::INPUT_FILTER_CC_0</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6648c56c376ad293ed9f42661f831e43">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a391c5c47fc267f6ab78a8848bcbc5d35">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_filter_en_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1930bc341ab5bb063e209abeb9dc2537">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_filter_en_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7804fdf56467540bcd441bacbf67fa64">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_filter_period_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad77ae2d30572d207c6f5954116f31bf0">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_filter_period_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad551108d698f9c996c33fb5860c8f8ee">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_is_consecutive_prd_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a85b07344ee8e63b2e8c866bfbc5f6c9d">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_is_consecutive_prd_0_OFS</a>.</p>

</div>
</div>
<a id="af69fe25d6ddd4f58a122d9717af8eefd" name="af69fe25d6ddd4f58a122d9717af8eefd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af69fe25d6ddd4f58a122d9717af8eefd">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>filter_en_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>is_consecutive_prd_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>filter_period_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af4ce43d56e5934a469b9f989d85d47e6">TIMER_TIMG_NUM_INPUT2_REGS_s::INPUT_FILTER_CC_1</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a70661e7966b2a7d4c6a76670cfcaa4c0">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a848cc4c46368557f63a77fbb7d3cbcda">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_filter_en_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4d41e7f182ed254306df48584075bd20">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_filter_en_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adce755dccf77e3bf97ff56d3fb525dbb">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_filter_period_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#accb47532bc35472c6dc6d5ee7d54d61a">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_filter_period_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aabca996187e9f4e6cb6b33b5819223de">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_is_consecutive_prd_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3504f4b8ea59064c37e47b7201bab7a8">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_is_consecutive_prd_1_OFS</a>.</p>

</div>
</div>
<a id="a51d9cb608488c3b49115a7fbffbba69d" name="a51d9cb608488c3b49115a7fbffbba69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d9cb608488c3b49115a7fbffbba69d">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>input_sel_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>input_inv_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2bf4b135aeacde42646a800899574eed">TIMER_TIMG_NUM_INPUT2_REGS_s::INPUT_CC_0</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abfa2f3d17bbf3cb7ac4a44c7c6ece9fc">TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa4932c704be99a315aa8fba8a1e5a316">TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_input_inv_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3c5979b11be5a06e2e5f59efe56678df">TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_input_inv_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aeb4e1014960a70b3b46cf07faac9dd30">TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_input_sel_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a157fdd1bc2fa80403d1c56d3408ed9bb">TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_input_sel_0_OFS</a>.</p>

</div>
</div>
<a id="a1219576c2e5353b65351cffe82dc34ae" name="a1219576c2e5353b65351cffe82dc34ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1219576c2e5353b65351cffe82dc34ae">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>input_sel_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>input_inv_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a213dbdb3c0bac418f2477cc5d1fdbfb6">TIMER_TIMG_NUM_INPUT2_REGS_s::INPUT_CC_1</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac3e32e9c6108d9b03f30a47be38da709">TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a018349741cba18c484340bcb0f17fbf7">TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_input_inv_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9abbf9abe0c6b1566de776f928466cde">TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_input_inv_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#abcccfde6bf6eed057ad111fdc57c3f18">TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_input_sel_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6f4953e1bca9f2bc881d37b8e91651df">TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_input_sel_1_OFS</a>.</p>

</div>
</div>
<a id="a33ea6703d94ab812e2777be0e0e1aada" name="a33ea6703d94ab812e2777be0e0e1aada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ea6703d94ab812e2777be0e0e1aada">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>is_capture_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc2d_sel_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc2u_sel_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>suppress_coc_event_gen_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4608ceac60e89063bc26355c5e23738a">TIMER_TIMG_NUM_INPUT2_REGS_s::CC0_CMN_CTRL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6d473b6a59452ea98c43dab6bea13856">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9f69990aaf6cab818f951d79520eaaaf">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_cc2d_sel_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab2c93376c95dfa08fcd3fe49435299c9">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_cc2d_sel_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af212fbc86d912acaac780efd47a4fdac">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_cc2u_sel_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a742e33a035d2444c72d1a1747c20baad">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_cc2u_sel_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa329dac101e3a3f86fda516caf0e99ce">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_is_capture_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8b3dadfbd8558882b46d5afb71137f22">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_is_capture_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0fca6f7ff71a527b09a96131b27f40e4">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_suppress_coc_event_gen_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aaa9f4468b4308ff2b1b90375bcd364c9">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_suppress_coc_event_gen_0_OFS</a>.</p>

</div>
</div>
<a id="aec7b642ab49181c04ce73f022976a31d" name="aec7b642ab49181c04ce73f022976a31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7b642ab49181c04ce73f022976a31d">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>is_capture_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc2d_sel_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc2u_sel_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>suppress_coc_event_gen_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a61db78008ba03e44cb9c17b107283fc5">TIMER_TIMG_NUM_INPUT2_REGS_s::CC1_CMN_CTRL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a960a729d8321ba6861a458c521fac85d">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae0711c463296ae9f95f4ddb9885244b3">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_cc2d_sel_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5ca3769033bed6214dc6c20457b4122a">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_cc2d_sel_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa616b3fb7d6ae67b3f73485279920d8d">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_cc2u_sel_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a228315c5e9e2720904e647ef1b8f628b">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_cc2u_sel_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af6cb43156a4c59334672f8eb6ba8b4f7">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_is_capture_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0a683e812effa339fd11e820ea94a60d">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_is_capture_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3cac8a9b25c0f84d980dacfbf4a21287">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_suppress_coc_event_gen_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad4584d71a643d259ca193a9ba465fd8b">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_suppress_coc_event_gen_1_OFS</a>.</p>

</div>
</div>
<a id="a2c3366e197e47f6c1ec623fb3e17b53a" name="a2c3366e197e47f6c1ec623fb3e17b53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3366e197e47f6c1ec623fb3e17b53a">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cap_cond_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>load_cond_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>zero_cond_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>adv_cond_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cap_val_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afa25b0afb6317332f0c540dc6108311a">TIMER_TIMG_NUM_INPUT2_REGS_s::CC0_CAPTURE_CTRL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a30aaca1ecca30483a791e16ede69f10f">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a75ff8bda321ff41c618e8edf695b3e24">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_adv_cond_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4cd76442e63367ac4dfe3855191e6c1d">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_adv_cond_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab23a19710434287736f1be93e35b5f8d">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_cap_cond_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adcf79c44b09df5528ffe0dbddf4760cd">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_cap_cond_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adac8c88777d2c069fbfbd0b54f17a440">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_cap_val_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adc14e940b45a0e36ec916100b4281628">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_cap_val_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5ecaf541feefb024a33d5311a0f842b5">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_load_cond_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a05e78e474c5f1e90254220c402486544">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_load_cond_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a90e691dcd2fc2182baaf3de49f14de20">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_zero_cond_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0033b6e5ffff9a5ae1b89b2f06a19a20">TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_zero_cond_0_OFS</a>.</p>

</div>
</div>
<a id="a6eaf03108446c25b24baa46406036e85" name="a6eaf03108446c25b24baa46406036e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eaf03108446c25b24baa46406036e85">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cap_cond_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>load_cond_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>zero_cond_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>adv_cond_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cap_val_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a52c1b91cf316755313bd1fd87b9f361b">TIMER_TIMG_NUM_INPUT2_REGS_s::CC1_CAPTURE_CTRL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2eb10832f8e7005d16f6abe6b5d58ad5">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0d7e4bc12bd1e898900507e1044d8751">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_adv_cond_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9966d1ffe5ce22d0fb5f55b79987f5cc">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_adv_cond_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae1dc1b7f5ed299806486a4e25160191f">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_cap_cond_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aafc679cde930467402db4554887984fd">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_cap_cond_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aeb616a52103730130bfa3409f3dfefae">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_cap_val_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aaa72fff2be1e72befe4fed92cfdc9561">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_cap_val_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af609f9e824a95d55575b802425384a99">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_load_cond_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0903bc772b3fd07bd4ff6726142236d2">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_load_cond_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab9437034da6cb990e22d7e406cec886b">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_zero_cond_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac3452bbe5a49f1e6b6a16eff86b9443c">TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_zero_cond_1_OFS</a>.</p>

</div>
</div>
<a id="a9636731963fc4945e7e57341c3bf46bc" name="a9636731963fc4945e7e57341c3bf46bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9636731963fc4945e7e57341c3bf46bc">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>comp_val_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>comp_val_update_method_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccact_update_method_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aaba9d74d6d709e696aeceda49b7bfc7e">TIMER_TIMG_NUM_INPUT2_REGS_s::CC0_COMPARE_CTRL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aac9f21225e8af07b3fa47d70569b7c43">TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac528ebff7abe0664daeac24f974308b9">TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_ccact_update_method_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8bd97594c651e5206db3f871c61b99c4">TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_ccact_update_method_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad75a7e5ea7e22ea7b6a0b389137f1302">TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_comp_val_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa66abd29af913c46a2b959bd58cc421a">TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_comp_val_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5c9066ed31e7afe267d78251f617493c">TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_comp_val_update_method_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4fe8fb505510608944c32a83762fe9df">TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_comp_val_update_method_0_OFS</a>.</p>

</div>
</div>
<a id="af21c8e6c23cbb933d682669a32528790" name="af21c8e6c23cbb933d682669a32528790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21c8e6c23cbb933d682669a32528790">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>comp_val_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>comp_val_update_method_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ccact_update_method_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a50dc38792ecf88504de6f05bdbe60661">TIMER_TIMG_NUM_INPUT2_REGS_s::CC1_COMPARE_CTRL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0ce33917b776908c41a690fad2f53976">TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4ae0995894bc569adffd30089654eddd">TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_ccact_update_method_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a45e61d92f945169da17305ad3fc04754">TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_ccact_update_method_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac756301bb1a8654c26e13988d8cb4986">TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_comp_val_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab494bc5c22f746b9e703285e1887cf50">TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_comp_val_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa3662cb2cfe7d67ff5ea99e21da94427">TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_comp_val_update_method_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac6acd158e0f94ca62e51c312386fca05">TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_comp_val_update_method_1_OFS</a>.</p>

</div>
</div>
<a id="a35d3eecf4d419030da16798e7cbbf0ff" name="a35d3eecf4d419030da16798e7cbbf0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d3eecf4d419030da16798e7cbbf0ff">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_cc2d_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_cc2u_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_ccd_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_ccu_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_load_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_zero_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a99dccde441972e120806e827bf669c28">TIMER_TIMG_NUM_INPUT2_REGS_s::CC0_CC_PWM_CFG</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a51872d4da7afc5916de14d13e1acd294">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac0e5ad8bcfe84ef1e4636e5461cd6055">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_cc2d_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad8865cb77906402b88dcde4321d84524">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_cc2d_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae3765b9282ad6f8217b11e72ee77d11c">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_cc2u_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acc53514089e171a121435db723403f31">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_cc2u_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac6d558e2436fe9066dd803f77ff9f3ca">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_ccd_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab7825a4c22a9fdcdf573533f4ae546a5">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_ccd_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a010b32eea800890f050741c9e1595793">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_ccu_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a69777393bc05376408214ca42e176729">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_ccu_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a07d03f49bc6eca2c6174544db933abf1">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_load_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aefcd48a857e69c2b06e4c66f28a93b0e">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_load_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac807f246ea58e7841ec847fd8a6dad6b">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_zero_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a58376334f2c75a1e60d28eb7da82a395">TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_cc_out_zero_0_OFS</a>.</p>

</div>
</div>
<a id="aa62ed063eed5aae51ddf1ff55e965e14" name="aa62ed063eed5aae51ddf1ff55e965e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62ed063eed5aae51ddf1ff55e965e14">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_cc2d_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_cc2u_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_ccd_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_ccu_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_load_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_zero_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a390ffba9c1173fc5ccc04b3ccd9b3b62">TIMER_TIMG_NUM_INPUT2_REGS_s::CC1_CC_PWM_CFG</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7a2f38559f37e4f3a638805fe1256271">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a17e5cd324b1cdac4bf69eaeee3f7cf6f">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_cc2d_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a44e6a07cfb3384713bdc6a57332c03cc">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_cc2d_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a100c4e0b86d7f5efff55fcdafe2ea3c5">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_cc2u_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a15be200fab1b11035f7225e766dfcc07">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_cc2u_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad7868ff12b7f7a77235b794ce5bd59f8">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_ccd_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0f30d642e8da99bba97fd96c3c37cca3">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_ccd_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a60c87cf029134836a8f899f04b3c1d5c">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_ccu_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab5e490b23c7aa3922e4c9429328554f0">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_ccu_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aab3f643023f4560af1ab154d7ed0ac19">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_load_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a254349a4e8f50cea77a4882384e1a2a9">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_load_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a611b7b13c469718a018a420524412507">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_zero_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5ecd10a03dc93f88aa125635d1088246">TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_cc_out_zero_1_OFS</a>.</p>

</div>
</div>
<a id="a289de79a8eeac7c9defaa89b3fadb456" name="a289de79a8eeac7c9defaa89b3fadb456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289de79a8eeac7c9defaa89b3fadb456">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_sel_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_inv_0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_val_init_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a70bf4b98359822604d92dbff4e80daa1">TIMER_TIMG_NUM_INPUT2_REGS_s::CC0_OUTPUT_CTL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a4e8420eca3a81ad720e33f618f9f562d">TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9e90cb55cc2b66c14079c7af6483159e">TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_cc_out_inv_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afd3d17da32a81a163589c02b9209ea36">TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_cc_out_inv_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8c4c0fea9e655ac6aac458df15348b7a">TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_cc_out_sel_0_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab36c517c3de3805c4748ab2b472775af">TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_cc_out_sel_0_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a85da8699514123b79116e4c805573a9a">TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_cc_out_val_init_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a15ab7e29b193c589b6bdbbbc3da2f9d3">TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_cc_out_val_init_0_OFS</a>.</p>

</div>
</div>
<a id="a750551dd72bbd9ed85cd53aa972e9efd" name="a750551dd72bbd9ed85cd53aa972e9efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750551dd72bbd9ed85cd53aa972e9efd">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_sel_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_inv_1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_val_init_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa36b76a477c264c809e7e2bdf179a80b">TIMER_TIMG_NUM_INPUT2_REGS_s::CC1_OUTPUT_CTL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#adcb5a880bd8a473c291c314612c43b32">TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa5f044c1258415d18008b3b8eff42d7b">TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_cc_out_inv_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad37296d0a0d5b7e3d6e795550dfa5633">TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_cc_out_inv_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab6afbb14fa1b19d2e301e17eedadcbca">TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_cc_out_sel_1_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a14ded59740a47e76fd47bccd78ce02dd">TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_cc_out_sel_1_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac738d69923dea78e8bcf70532f7a4b6c">TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_cc_out_val_init_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2ab645f7830fa866997a38cbd41d6383">TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_cc_out_val_init_1_OFS</a>.</p>

</div>
</div>
<a id="aa9bffc574c8ea6588720eb1ec28e9cb8" name="aa9bffc574c8ea6588720eb1ec28e9cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9bffc574c8ea6588720eb1ec28e9cb8">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC0_SW_FORCE_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC0_SW_FORCE_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_sw_force_0</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a12a53acabde486b83157a0d919852b42">TIMER_TIMG_NUM_INPUT2_REGS_s::CC0_SW_FORCE</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5d272af00411510b381ec61fffec312d">TIMER_TIMG_NUM_INPUT2_CC0_SW_FORCE_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac3ec8009e4b8b244e0b7d201a9b27ac0">TIMER_TIMG_NUM_INPUT2_CC0_SW_FORCE_cc_out_sw_force_0_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af02ad24cd83ee7fe589a470b268d1ff0">TIMER_TIMG_NUM_INPUT2_CC0_SW_FORCE_cc_out_sw_force_0_OFS</a>.</p>

</div>
</div>
<a id="a6cb7b2784596aa63c385b13bdfb66947" name="a6cb7b2784596aa63c385b13bdfb66947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb7b2784596aa63c385b13bdfb66947">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CC1_SW_FORCE_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CC1_SW_FORCE_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cc_out_sw_force_1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#addbe075a49a0cd746d05f493a9594bbc">TIMER_TIMG_NUM_INPUT2_REGS_s::CC1_SW_FORCE</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a560ef51028f63af4ac771d86e2bb034f">TIMER_TIMG_NUM_INPUT2_CC1_SW_FORCE_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af281044dd892cb8551f28998fbb28858">TIMER_TIMG_NUM_INPUT2_CC1_SW_FORCE_cc_out_sw_force_1_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aaefbd30efda60bbe664211ad707d3063">TIMER_TIMG_NUM_INPUT2_CC1_SW_FORCE_cc_out_sw_force_1_OFS</a>.</p>

</div>
</div>
<a id="a3d3cbf507f628898696305ff01042cfe" name="a3d3cbf507f628898696305ff01042cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d3cbf507f628898696305ff01042cfe">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CTR_CTL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CTR_CTL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>repeat_mode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>count_mode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_zero_ctrl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_load_ctrl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_adv_ctrl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>suppress_ctr_event_gen</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ae55fdc9c584c50ada9bb27cd97857d54">TIMER_TIMG_NUM_INPUT2_REGS_s::CTR_CTL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3b499e12f3b2cd2a9e7f4bbbcc067a6a">TIMER_TIMG_NUM_INPUT2_CTR_CTL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a215bdb5d22c41507215ed4f91d149530">TIMER_TIMG_NUM_INPUT2_CTR_CTL_count_mode_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa3487ee4b260ad881debe0a158ee8e39">TIMER_TIMG_NUM_INPUT2_CTR_CTL_count_mode_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ac9f0e9b78e9baf48cbdf01eac1b70ee1">TIMER_TIMG_NUM_INPUT2_CTR_CTL_ctr_adv_ctrl_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5219dfd580302ea3ac8f9ea4a4339516">TIMER_TIMG_NUM_INPUT2_CTR_CTL_ctr_adv_ctrl_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aacd9d7207bf3a7a011be6871b70eabd8">TIMER_TIMG_NUM_INPUT2_CTR_CTL_ctr_en_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a72a9cc5d6f571ca692feedba4e679b2c">TIMER_TIMG_NUM_INPUT2_CTR_CTL_ctr_en_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab5e0fb81d416cd9e9141af012348c3dc">TIMER_TIMG_NUM_INPUT2_CTR_CTL_ctr_load_ctrl_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1f2f17ce7d0b5954a10df82610da22a0">TIMER_TIMG_NUM_INPUT2_CTR_CTL_ctr_load_ctrl_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8bab34c0a29789d6ea29b859fab15a7b">TIMER_TIMG_NUM_INPUT2_CTR_CTL_ctr_zero_ctrl_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0322f781d2ccb31bcf49dc22c9334323">TIMER_TIMG_NUM_INPUT2_CTR_CTL_ctr_zero_ctrl_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2e4833574493ea9c26dfc4fb703d4912">TIMER_TIMG_NUM_INPUT2_CTR_CTL_repeat_mode_MASK</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7bac5af294dd79a32ef1b5e2a8b25f1e">TIMER_TIMG_NUM_INPUT2_CTR_CTL_repeat_mode_OFS</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7eb80a49c0b4331019371c30046f1cb1">TIMER_TIMG_NUM_INPUT2_CTR_CTL_suppress_ctr_event_gen_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aa6ef6747249085de77857f801b650e7a">TIMER_TIMG_NUM_INPUT2_CTR_CTL_suppress_ctr_event_gen_OFS</a>.</p>

</div>
</div>
<a id="ad7748cec1659878f73849aa39a6cdca8" name="ad7748cec1659878f73849aa39a6cdca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7748cec1659878f73849aa39a6cdca8">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CTR_VAL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CTR_VAL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_val</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afd3ba371b781c67564507bb5d74fad36">TIMER_TIMG_NUM_INPUT2_REGS_s::CTR_VAL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5f70aa2093254fe767b66527205200e0">TIMER_TIMG_NUM_INPUT2_CTR_VAL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9e30412d1d73eb2707f977be5c7d1684">TIMER_TIMG_NUM_INPUT2_CTR_VAL_ctr_val_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af0ded5e618ba1201f99512b89ecde34e">TIMER_TIMG_NUM_INPUT2_CTR_VAL_ctr_val_OFS</a>.</p>

</div>
</div>
<a id="a0a8555d404051051129f4348611f0bf4" name="a0a8555d404051051129f4348611f0bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8555d404051051129f4348611f0bf4">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_CTR_LOAD_VAL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_CTR_LOAD_VAL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ctr_load_val</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ad7067f56caa5ab0adcd78fd07134b864">TIMER_TIMG_NUM_INPUT2_REGS_s::CTR_LOAD_VAL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a081cae62e799a8690dc22495eecd0fb1">TIMER_TIMG_NUM_INPUT2_CTR_LOAD_VAL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acd68d5fced768dd39c53223e6e3a22f1">TIMER_TIMG_NUM_INPUT2_CTR_LOAD_VAL_ctr_load_val_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ace615d393d08cebc881cb89e4414a1c2">TIMER_TIMG_NUM_INPUT2_CTR_LOAD_VAL_ctr_load_val_OFS</a>.</p>

</div>
</div>
<a id="a38f81e30188066ee301b8b28fe5e3cf0" name="a38f81e30188066ee301b8b28fe5e3cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38f81e30188066ee301b8b28fe5e3cf0">&#9670;&#160;</a></span>TIMER_TIMG_NUM_INPUT2_DEBUG_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TIMER_TIMG_NUM_INPUT2_DEBUG_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s">TIMER_TIMG_NUM_INPUT2_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>run_in_halt_mode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a5cc5b9e71165ae0ce4acf30c24552b53">TIMER_TIMG_NUM_INPUT2_REGS_s::DEBUG_CTRL</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afdb6ca8a87faf218d0864e85cce46743">TIMER_TIMG_NUM_INPUT2_DEBUG_CTRL_u::packed_w</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a118159d926b39f483adaae3effbd35b0">TIMER_TIMG_NUM_INPUT2_DEBUG_CTRL_run_in_halt_mode_MASK</a>, and <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab994ad25f229d8a32f07354dccdfd55d">TIMER_TIMG_NUM_INPUT2_DEBUG_CTRL_run_in_halt_mode_OFS</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_3a103a4d62f2ac73110df01ecb0d3336.html">c_headers</a></li><li class="navelem"><a href="dir_9c6af36e25682e3744f51fdff28bcd90.html">timer_timg_num_input2</a></li><li class="navelem"><a href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_w___a_p_i_8h.html">TIMER_TIMG_NUM_INPUT2_RW_API.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
