

# HPS PCIe Root Port System Example Design for the Agilexâ„¢ 5 E-Series Premium  Development Kit

<span style="color: red;"> **NOTE:** This page is not available in this release. The latest release in which HPS PCIe Root Port System Example Design is supported corresponds to 25.1. Please refer to the following page to access the latest documentation: [HPS PCIe Root Port System Example Design](https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/pcie_rp/ug-pcie_rp-agx5e-premium/). </span>

