// Seed: 3878217647
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  module_0 modCall_1 ();
  supply1 id_4 = 1;
endmodule
module module_2 (
    output tri id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    output logic id_7,
    input tri id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13,
    input wor id_14,
    input tri0 id_15,
    input wand id_16,
    output wire id_17
    , id_19
);
  always  @  (  -1  or  1  or  -1  ==  id_16  or  posedge  id_15  or  posedge  -1  ==  id_12  or  negedge  id_6  or  -1  or  posedge  -1  or  posedge  1  )  begin :LABEL_0
    id_7 <= #1 -1 - id_12;
    assume (id_14);
  end
  module_0 modCall_1 ();
endmodule
