<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Lecture 3: Understanding Performance - Lectures on Computer Architecture</title>
    <link rel="stylesheet" href="../../assets/css/style.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
</head>
<body>
    <header class="lecture-header">
        <div class="container">
            <a href="../../index.html" class="back-link">
                <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
                    <line x1="19" y1="12" x2="5" y2="12"></line>
                    <polyline points="12 19 5 12 12 5"></polyline>
                </svg>
                Back to All Lectures
            </a>
            <h1 class="lecture-title">Lecture 3: Understanding Performance</h1>
            <p class="lecture-meta">Lectures on Computer Architecture</p>
        </div>
    </header>

    <main class="lecture-content-area container">
        <div class="content-body">
            <!-- Video Section -->
            <div class="video-container">
                <div class="video-thumbnail">
                    <a href="#video-lecture-03" target="_blank" class="video-play-overlay">
                        <img src="https://img.youtube.com/vi/VIDEO_ID_03/maxresdefault.jpg" 
                             alt="Lecture 3 Video Thumbnail"
                             onerror="this.src='https://img.youtube.com/vi/VIDEO_ID_03/hqdefault.jpg'">
                        <div class="play-button">
                            <svg width="68" height="48" viewBox="0 0 68 48" fill="none">
                                <path d="M66.52 7.74c-.78-2.93-2.49-5.41-5.42-6.19C55.79.13 34 0 34 0S12.21.13 6.9 1.55c-2.93.78-4.63 3.26-5.42 6.19C.06 13.05 0 24 0 24s.06 10.95 1.48 16.26c.78 2.93 2.49 5.41 5.42 6.19C12.21 47.87 34 48 34 48s21.79-.13 27.1-1.55c2.93-.78 4.64-3.26 5.42-6.19C67.94 34.95 68 24 68 24s-.06-10.95-1.48-16.26z" fill="red"/>
                                <path d="M45 24L27 14v20" fill="white"/>
                            </svg>
                        </div>
                    </a>
                </div>
                <div class="video-info">
                    <p class="video-notice">
                        <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2">
                            <circle cx="12" cy="12" r="10"></circle>
                            <line x1="12" y1="16" x2="12" y2="12"></line>
                            <line x1="12" y1="8" x2="12.01" y2="8"></line>
                        </svg>
                        Click the thumbnail above to watch the video lecture on YouTube
                    </p>
                </div>
            </div>

            <h1>Lecture 3: Understanding Performance</h1>

<h2>Introduction</h2>

<p>Understanding computer performance is fundamental to computer architecture and system design. This lecture explores how performance is measured, the factors that influence it, and the principles that guide performance optimization. We examine the metrics used to evaluate systems, the mathematical relationships between performance factors, and Amdahl's Law—a critical principle for understanding the limits of performance improvements.</p>

<p>---</p>

<h2>1. Defining and Measuring Performance</h2>

<h3>1.1 Response Time vs. Throughput</h3>

<strong>Response Time (Execution Time)</strong>

<ul>
<li>Time to complete a single task</li>
<li>Includes all overhead and waiting time</li>
<li>User-perceived performance metric</li>
<li>Example: Time for a program to run from start to finish</li>
</ul>

<strong>Throughput (Bandwidth)</strong>

<ul>
<li>Number of tasks completed per unit time</li>
<li>Measures system capacity</li>
<li>Important for servers and data centers</li>
<li>Example: Number of transactions processed per second</li>
</ul>

<strong>Relationship Between Metrics</strong>

<ul>
<li>Improving response time often improves throughput</li>
<li>Improving throughput doesn't always improve response time</li>
<li>Different optimization strategies for each metric</li>
<li>System design must balance both considerations</li>
</ul>

<h3>1.2 Performance Definition</h3>

<strong>Mathematical Definition</strong>

``<code>
<p>Performance = 1 / Execution Time</p>
</code>`<code>

<strong>Performance Comparison</strong>

<ul>
<li>If System A is faster than System B:</li>
</ul>
<p>- Execution Time<em>A < Execution Time</em>B</p>
<p>- Performance<em>A > Performance</em>B</p>

<strong>Relative Performance</strong>

</code>`<code>
<p>Performance<em>A / Performance</em>B = Execution Time<em>B / Execution Time</em>A</p>
</code>`<code>

<p>Example: If System A is 2× faster than System B:</p>

<ul>
<li>Performance<em>A / Performance</em>B = 2</li>
<li>Execution Time<em>B / Execution Time</em>A = 2</li>
<li>System A takes half the time of System B</li>
</ul>

<h2>2. CPU Time and Performance Factors</h2>

<h3>2.1 Components of Execution Time</h3>

<strong>Total Execution Time</strong>

<ul>
<li>CPU time: Time CPU spends computing the task</li>
<li>I/O time: Time waiting for input/output operations</li>
<li>Other system activities: OS overhead, other programs</li>
</ul>

<strong>CPU Time Focus</strong>

<ul>
<li>Primary metric for processor performance</li>
<li>Excludes I/O and system effects</li>
<li>Directly reflects processor and memory system performance</li>
<li>Most relevant for comparing processor architectures</li>
</ul>

<h3>2.2 The CPU Time Equation</h3>

<strong>Basic Formula</strong>

</code>`<code>
<p>CPU Time = Clock Cycles × Clock Period</p>
</code>`<code>

<p>Or equivalently:</p>

</code>`<code>
<p>CPU Time = Clock Cycles / Clock Rate</p>
</code>`<code>

<strong>Key Relationships</strong>

<ul>
<li>Clock Period = 1 / Clock Rate</li>
<li>Clock Rate measured in Hz (cycles/second)</li>
<li>Clock Cycles = total cycles to execute program</li>
<li>Higher clock rate → shorter clock period → faster execution</li>
</ul>

<strong>Example Calculation</strong>

</code>`<code>
<p>Program requires 10 billion cycles</p>
<p>Processor runs at 4 GHz (4 × 10^9 Hz)</p>

<p>CPU Time = 10 × 10^9 cycles / (4 × 10^9 cycles/sec)</p>
<p>= 2.5 seconds</p>
</code>`<code>

<h3>2.3 Instruction Count and CPI</h3>

<strong>Cycles Per Instruction (CPI)</strong>

<ul>
<li>Average number of clock cycles per instruction</li>
<li>Varies by instruction type and implementation</li>
<li>Key microarchitecture metric</li>
</ul>

<strong>Extended CPU Time Equation</strong>

</code>`<code>
<p>CPU Time = Instruction Count × CPI × Clock Period</p>
</code>`<code>

<p>Or:</p>

</code>`<code>
<p>CPU Time = (Instruction Count × CPI) / Clock Rate</p>
</code>`<code>

<strong>Three Performance Factors</strong>

<p>1. <strong>Instruction Count</strong>: Number of instructions executed</p>
<p>2. <strong>CPI</strong>: Average cycles per instruction</p>
<p>3. <strong>Clock Rate</strong>: Speed of the processor clock</p>

<strong>Factor Dependencies</strong>

<ul>
<li>Instruction Count: Determined by algorithm, compiler, ISA</li>
<li>CPI: Determined by processor implementation (microarchitecture)</li>
<li>Clock Rate: Determined by hardware technology and organization</li>
</ul>

<h2>3. Understanding CPI in Detail</h2>

<h3>3.1 CPI Variability</h3>

<strong>Different Instructions, Different CPIs</strong>

<ul>
<li>Simple operations: May complete in 1 cycle (ADD, AND)</li>
<li>Memory operations: May take multiple cycles (LOAD, STORE)</li>
<li>Branch instructions: Variable cycles (depends on prediction)</li>
<li>Multiply/Divide: Often take many cycles</li>
</ul>

<strong>Calculating Average CPI</strong>

</code>`<code>
<p>Average CPI = Σ (CPI<em>i × Instruction Count</em>i) / Total Instruction Count</p>
</code>`<code>

<p>Where:</p>

<ul>
<li>CPI_i = cycles per instruction for instruction type i</li>
<li>Instruction Count_i = number of times instruction i executed</li>
</ul>

<h3>3.2 CPI Example Calculation</h3>

<strong>Given:</strong>

<ul>
<li>Program executes 100,000 instructions</li>
<li>50,000 ALU operations (CPI = 1)</li>
<li>30,000 load instructions (CPI = 3)</li>
<li>20,000 branch instructions (CPI = 2)</li>
</ul>

<strong>Calculation:</strong>

</code>`<code>
<p>Total Cycles = (50,000 × 1) + (30,000 × 3) + (20,000 × 2)</p>
<p>= 50,000 + 90,000 + 40,000</p>
<p>= 180,000 cycles</p>

<p>Average CPI = 180,000 / 100,000 = 1.8</p>
</code>`<code>

<h3>3.3 Instruction Classes</h3>

<strong>Common Instruction Categories</strong>

<p>1. <strong>Integer arithmetic</strong>: ADD, SUB, AND, OR</p>
<p>2. <strong>Data transfer</strong>: LOAD, STORE</p>
<p>3. <strong>Control flow</strong>: BRANCH, JUMP, CALL</p>
<p>4. <strong>Floating-point</strong>: FADD, FMUL, FDIV</p>

<strong>CPI Characteristics by Class</strong>

<ul>
<li>Integer arithmetic: Usually 1 cycle</li>
<li>Data transfer: 1-3 cycles (cache hit) or more (cache miss)</li>
<li>Control flow: 1-2 cycles (correct prediction) or more (misprediction)</li>
<li>Floating-point: 2-20+ cycles depending on operation</li>
</ul>

<h2>4. Performance Optimization Principles</h2>

<h3>4.1 Make the Common Case Fast</h3>

<strong>Core Principle</strong>

<ul>
<li>Optimize frequent operations rather than rare ones</li>
<li>Greater impact on overall performance</li>
<li>Focus resources where they matter most</li>
</ul>

<strong>Examples</strong>

<ul>
<li>Optimize ALU operations (common) over division (rare)</li>
<li>Fast cache for recent data (commonly accessed)</li>
<li>Branch prediction for likely paths</li>
<li>Simple instructions execute quickly</li>
</ul>

<strong>Application in Design</strong>

<ul>
<li>Identify common operations through profiling</li>
<li>Allocate hardware resources accordingly</li>
<li>Accept slower performance for rare cases</li>
<li>Trade-offs guided by usage patterns</li>
</ul>

<h3>4.2 Amdahl's Law</h3>

<strong>The Fundamental Principle</strong>
<p>The speedup that can be achieved by improving a particular part of a system is limited by the fraction of time that part is used.</p>

<strong>Mathematical Formula</strong>

</code>`<code>
<p>Speedup_overall = 1 / [(1 - P) + (P / S)]</p>
</code>`<code>

<p>Where:</p>

<ul>
<li>P = Proportion of execution time that can be improved</li>
<li>S = Speedup of the improved portion</li>
<li>(1 - P) = Proportion that cannot be improved</li>
</ul>

<strong>Alternative Formulation</strong>

</code>`<code>
<p>Execution Time<em>new = Execution Time</em>old × [(1 - P) + (P / S)]</p>
</code>`<code>

<h3>4.3 Amdahl's Law Examples</h3>

<strong>Example 1: Multiply Operation Speedup</strong>

<p>Given:</p>

<ul>
<li>Multiply operations take 80% of execution time</li>
<li>New hardware makes multiplies 10× faster</li>
</ul>

<p>Calculation:</p>

</code>`<code>
<p>P = 0.80 (80% can be improved)</p>
<p>S = 10 (10× speedup)</p>

<p>Speedup_overall = 1 / [(1 - 0.80) + (0.80 / 10)]</p>
<p>= 1 / [0.20 + 0.08]</p>
<p>= 1 / 0.28</p>
<p>= 3.57×</p>
</code>`<code>

<strong>Key Insight:</strong> Despite 10× improvement in multiplies, overall speedup is only 3.57× because 20% of time is unaffected.

<strong>Example 2: Limited Improvement Fraction</strong>

<p>Given:</p>

<ul>
<li>Only 30% of execution can be improved</li>
<li>Improvement is 100× faster</li>
</ul>

<p>Calculation:</p>

</code>`<code>
<p>P = 0.30</p>
<p>S = 100</p>

<p>Speedup_overall = 1 / [(1 - 0.30) + (0.30 / 100)]</p>
<p>= 1 / [0.70 + 0.003]</p>
<p>= 1 / 0.703</p>
<p>= 1.42×</p>
</code>`<code>

<strong>Key Insight:</strong> Even with 100× improvement, overall speedup is only 1.42× because only 30% of execution benefits.

<h3>4.4 Implications of Amdahl's Law</h3>

<strong>Limitations of Parallelization</strong>

<ul>
<li>Serial portions limit parallel speedup</li>
<li>As parallelism increases, serial portion dominates</li>
<li>Cannot achieve infinite speedup regardless of cores</li>
</ul>

<strong>Optimization Strategy</strong>

<ul>
<li>Focus on largest contributors to execution time</li>
<li>Consider what fraction can realistically be improved</li>
<li>Multiple small improvements may beat one large improvement</li>
<li>Balance improvements across components</li>
</ul>

<strong>Example: Multicore Scaling</strong>

</code>`<code>
<p>If 90% of program parallelizes perfectly:</p>
<p>2 cores:  Speedup = 1.82×</p>
<p>4 cores:  Speedup = 3.08×</p>
<p>8 cores:  Speedup = 4.71×</p>
<p>16 cores: Speedup = 6.40×</p>
<p>∞ cores:  Speedup = 10.00× (maximum possible)</p>
</code>`<code>

<p>The 10% serial portion ultimately limits speedup to 10×.</p>

<h2>5. Complete Performance Analysis</h2>

<h3>5.1 The Complete Performance Equation</h3>

<strong>Bringing It All Together</strong>

</code>`<code>
<p>CPU Time = (Instruction Count × CPI × Clock Period)</p>
</code>`<code>

<p>Expanded:</p>

</code>`<code>
<p>CPU Time = (Instructions) × (Cycles/Instruction) × (Seconds/Cycle)</p>
</code>`<code>

<strong>What Affects Each Factor</strong>

<strong>Instruction Count:</strong>

<ul>
<li>Algorithm: Efficient algorithms execute fewer instructions</li>
<li>Programming language: High-level vs low-level</li>
<li>Compiler: Optimization quality</li>
<li>ISA: Instruction complexity and capabilities</li>
</ul>

<strong>CPI:</strong>

<ul>
<li>ISA: Instruction complexity</li>
<li>Microarchitecture: Pipeline depth, branch prediction</li>
<li>Cache performance: Hit rates affect memory access CPI</li>
<li>Instruction mix: Distribution of instruction types</li>
</ul>

<strong>Clock Period (or Clock Rate):</strong>

<ul>
<li>Technology: Transistor speed (nm process)</li>
<li>Organization: Pipeline depth, critical path length</li>
<li>Power constraints: Higher frequency requires more power</li>
<li>Cooling limitations: Heat dissipation capacity</li>
</ul>

<h3>5.2 Performance Comparison Example</h3>

<strong>Scenario:</strong>
<p>Compare two implementations of the same ISA</p>

<ul>
<li>System A: Clock Rate = 2 GHz, CPI = 2.0</li>
<li>System B: Clock Rate = 3 GHz, CPI = 3.0</li>
<li>Same program with 1 million instructions</li>
</ul>

<strong>System A:</strong>

</code>`<code>
<p>CPU Time_A = (1 × 10^6 instructions) × (2.0 cycles/instruction) / (2 × 10^9 cycles/sec)</p>
<p>= 2 × 10^6 cycles / (2 × 10^9 cycles/sec)</p>
<p>= 0.001 seconds = 1 millisecond</p>
</code>`<code>

<strong>System B:</strong>

</code>`<code>
<p>CPU Time_B = (1 × 10^6 instructions) × (3.0 cycles/instruction) / (3 × 10^9 cycles/sec)</p>
<p>= 3 × 10^6 cycles / (3 × 10^9 cycles/sec)</p>
<p>= 0.001 seconds = 1 millisecond</p>
</code>`<code>

<strong>Result:</strong> Both systems have identical performance despite different clock rates and CPIs.

<h3>5.3 Trade-offs in Design</h3>

<strong>Clock Rate vs. CPI Trade-off</strong>

<ul>
<li>Higher clock rate may require deeper pipeline</li>
<li>Deeper pipeline often increases CPI (more stalls)</li>
<li>Must balance frequency gains against CPI losses</li>
</ul>

<strong>Instruction Count vs. CPI Trade-off</strong>

<ul>
<li>Complex instructions reduce instruction count</li>
<li>But complex instructions may increase CPI</li>
<li>CISC vs RISC architecture debate</li>
</ul>

<strong>Power vs. Performance</strong>

<ul>
<li>Higher clock rate increases power consumption</li>
<li>Power = Capacitance × Voltage² × Frequency</li>
<li>Mobile systems prioritize power over peak performance</li>
</ul>

<h2>6. Practical Performance Considerations</h2>

<h3>6.1 Benchmarking</h3>

<strong>Purpose of Benchmarks</strong>

<ul>
<li>Measure real-world performance</li>
<li>Compare different systems objectively</li>
<li>Standard workloads for reproducibility</li>
</ul>

<strong>Types of Benchmarks</strong>

<ul>
<li>Synthetic: Artificial programs (e.g., Dhrystone, Whetstone)</li>
<li>Application: Real programs (e.g., SPEC CPU, databases)</li>
<li>Workload: Representative task mixes</li>
</ul>

<strong>Benchmark Pitfalls</strong>

<ul>
<li>May not represent your workload</li>
<li>Can be optimized for unfairly</li>
<li>Need multiple benchmarks for complete picture</li>
</ul>

<h3>6.2 Performance Metrics in Practice</h3>

<strong>MIPS (Million Instructions Per Second)</strong>

</code>`<code>
<p>MIPS = Instruction Count / (Execution Time × 10^6)</p>
<p>= Clock Rate / (CPI × 10^6)</p>
</code>`<code>

<strong>Limitations of MIPS:</strong>

<ul>
<li>Doesn't account for instruction complexity</li>
<li>Different ISAs have different instruction capabilities</li>
<li>Higher MIPS doesn't guarantee better performance</li>
<li>"Meaningless Indication of Processor Speed"</li>
</ul>

<strong>Better Metrics:</strong>

<ul>
<li>Execution time for specific workloads</li>
<li>Throughput for server applications</li>
<li>Energy efficiency (performance per watt)</li>
<li>Performance per dollar</li>
</ul>

<h3>6.3 Power and Energy Considerations</h3>

<strong>Power Wall</strong>

<ul>
<li>Cannot increase clock rate indefinitely</li>
<li>Power consumption limits frequency scaling</li>
<li>Led to multi-core era</li>
</ul>

<strong>Dynamic Power Equation</strong>

</code>`<code>
<p>Power = Capacitance × Voltage² × Frequency</p>
</code>`<code>

<strong>Energy Equation</strong>

</code>`<code>
<p>Energy = Power × Time</p>
</code>``

<strong>Implications:</strong>

<ul>
<li>Lowering voltage reduces power dramatically (squared effect)</li>
<li>Higher frequency increases power linearly</li>
<li>Faster execution may save energy overall (less time)</li>
<li>Energy efficiency increasingly important metric</li>
</ul>

<h2>Key Takeaways</h2>

<p>1. <strong>Performance is the inverse of execution time</strong> - faster systems have shorter execution times and higher performance values.</p>

2. <strong>Three key factors determine CPU performance:</strong>

<p>- Instruction Count (algorithm, compiler, ISA)</p>
<p>- CPI (microarchitecture, instruction mix)</p>
<p>- Clock Rate (technology, organization)</p>

<p>3. <strong>Amdahl's Law limits speedup</strong> - the potential speedup from improving any part of a system is limited by how much time that part is used.</p>

<p>4. <strong>"Make the common case fast"</strong> - optimize frequently executed operations for maximum impact on overall performance.</p>

<p>5. <strong>CPI varies by instruction type</strong> - average CPI depends on the mix of instructions and their individual costs.</p>

<p>6. <strong>Trade-offs are fundamental</strong> - improvements in one area (e.g., clock rate) may harm another (e.g., CPI or power consumption).</p>

<p>7. <strong>Benchmarking is essential</strong> - real workloads provide the most meaningful performance measurements.</p>

<p>8. <strong>Power is a critical constraint</strong> - modern performance optimization must consider power and energy efficiency, not just speed.</p>

<p>9. <strong>Multiple factors must be optimized together</strong> - focusing on only one aspect (like clock rate) can be counterproductive.</p>

<p>10. <strong>Understanding performance equations</strong> enables rational design decisions and accurate performance predictions.</p>

<h2>Summary</h2>

<p>Performance analysis is central to computer architecture, providing the foundation for making informed design decisions. By understanding the relationship between instruction count, CPI, and clock rate, architects can identify optimization opportunities and predict the impact of changes. Amdahl's Law reminds us that the benefit of any improvement is constrained by what fraction of execution time it affects, emphasizing the importance of focusing on the common case. As we design systems, we must balance competing factors—clock rate, CPI, power consumption, and cost—to achieve the best overall performance for target applications. The principles covered in this lecture provide the analytical framework for evaluating processor designs and optimization strategies throughout the study of computer architecture.</p>

            
            <div class="lecture-nav">
                <a href="lecture-02.html" class="nav-btn">← Previous Lecture</a>
                <a href="lecture-04.html" class="nav-btn">Next Lecture →</a>
            </div>
        </div>
    </main>

    <footer>
        <div class="container">
            <p>&copy; 2025 CO224 Computer Architecture Lecture Series. All rights reserved.</p>
            <p>Department of Computer Engineering, University of Peradeniya</p>
        </div>
    </footer>
</body>
</html>
