$date
	Fri May 28 22:46:27 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! cy $end
$var wire 1 " s $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module DUT $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ! cy $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
1!
0"
0%
0(
1$
1'
1#
1&
#10
0!
1"
1%
1(
0$
0'
0#
0&
#15
1!
1$
1'
1#
1&
#20
