// Seed: 1507897219
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5
);
  always @(posedge 1) id_7 = id_2;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input wand id_2,
    input logic id_3,
    input wand id_4,
    input tri id_5,
    output tri1 id_6
);
  wire id_8;
  initial begin : LABEL_0
    if (1)
      if (id_0) begin : LABEL_0
        id_1 <= id_3;
      end
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_0,
      id_4
  );
endmodule
