# Verilog-code-and-test-bench-for-Multiplier-using-Repeated-Addition-
I have tried to show the data path , control signal and control path use 
for the basic multiplier. Hope you will find something new. 
Please ping if you have any suggestions or find any errors or redundancy.

Thanks and ,cODE.
