EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A 11000 8500
encoding utf-8
Sheet 1 6
Title "TRS-80 Color Computer 2 (26-3026 & 26-30267)"
Date "2021-02-12"
Rev "0.1"
Comp "Tandy Corporation"
Comment1 "Based on \"Color Computer 2 NTSC Service Manual (26-3026 & 26-3027)\" pp. 57"
Comment2 ""
Comment3 ""
Comment4 "Kicad schematic capture by Rocky Hill"
$EndDescr
$Sheet
S 3550 2100 1200 1600
U 60273794
F0 "cpu" 50
F1 "cpu.sch" 50
F2 "~NMI" I L 3550 2400 50 
F3 "~IRQ" I L 3550 3200 50 
F4 "~FIRQ" I L 3550 3300 50 
F5 "~HALT" I L 3550 2300 50 
F6 "R~W" O R 4750 2400 50 
F7 "~RESET" I L 3550 2150 50 
F8 "E" I L 3550 2550 50 
F9 "Q" I L 3550 2650 50 
F10 "A[0..15]" O R 4750 2200 50 
F11 "D[0..7]" B R 4750 2300 50 
$EndSheet
$Sheet
S 1750 2100 1250 3100
U 602A51A8
F0 "power" 50
F1 "power.sch" 50
F2 "VDGCLK" I L 1750 2150 50 
F3 "Serial_Data_In_RS232" I L 1750 2350 50 
F4 "Carrier_Detect_In_RS232" I L 1750 2450 50 
F5 "Cassette_Data_in" I L 1750 2550 50 
F6 "Cassette_Motor_In_TTL" I L 1750 2650 50 
F7 "Cassette_Motor_Out" O R 3000 2950 50 
F8 "Serial_Data_Out_TTL" O R 3000 3100 50 
F9 "Serial_Data_In" I L 1750 3250 50 
F10 "Cassette_Data_Out_TTL" O R 3000 3450 50 
F11 "Carrier_Detect_Out_TTL" O R 3000 3550 50 
F12 "~RESET" O R 3000 2150 50 
F13 "Serial_Data_Out_RS232" O R 3000 3650 50 
$EndSheet
$Sheet
S 7850 2900 950  800 
U 603E4732
F0 "dram" 50
F1 "dram.sch" 50
F2 "MA[0..7]" I L 7850 3100 50 
F3 "D[0..7]" I L 7850 2950 50 
F4 "~WE" I L 7850 3200 50 
F5 "~RAS" I L 7850 3400 50 
F6 "~CAS" I L 7850 3300 50 
F7 "MD[0..7]" O L 7850 3500 50 
$EndSheet
$Sheet
S 7850 1750 950  800 
U 60308A73
F0 "roms" 50
F1 "roms.sch" 50
F2 "A[0..12]" I L 7850 1800 50 
F3 "D[0..7]" B L 7850 1900 50 
F4 "~CS_BASIC" I L 7850 2150 50 
F5 "~CS_EXTENDED_BASIC" I L 7850 2250 50 
$EndSheet
Wire Bus Line
	6850 2150 7850 2150
Wire Bus Line
	6850 2250 7850 2250
Wire Bus Line
	5350 1900 5350 2300
Wire Bus Line
	5350 2300 5500 2300
Wire Bus Line
	5350 1900 7400 1900
Wire Bus Line
	7850 1800 5250 1800
Wire Bus Line
	5250 1800 5250 2200
Wire Bus Line
	5250 2200 5500 2200
Wire Wire Line
	6850 3200 7850 3200
Wire Wire Line
	6850 3300 7850 3300
Wire Wire Line
	6850 3400 7850 3400
Wire Bus Line
	6850 3100 7850 3100
Wire Bus Line
	7850 2950 7400 2950
Wire Bus Line
	7400 2950 7400 1900
Connection ~ 7400 1900
Wire Bus Line
	7400 1900 7850 1900
Wire Bus Line
	4750 2200 5250 2200
Connection ~ 5250 2200
Wire Bus Line
	5350 2300 4750 2300
Connection ~ 5350 2300
Wire Wire Line
	4750 2400 5500 2400
Wire Wire Line
	3000 2150 3550 2150
Wire Bus Line
	7850 3500 6850 3500
$Sheet
S 5500 2100 1350 2450
U 603D345E
F0 "sam" 50
F1 "sam.sch" 50
F2 "MA[0..7]" O R 6850 3100 50 
F3 "~RAS" O R 6850 3400 50 
F4 "~CAS" O R 6850 3300 50 
F5 "~WE" O R 6850 3200 50 
F6 "E" O R 6850 4150 50 
F7 "Q" O R 6850 4250 50 
F8 "VDGCLK" O R 6850 4000 50 
F9 "DA0" I L 5500 4200 50 
F10 "~HS" I L 5500 4300 50 
F11 "R~W" I L 5500 2400 50 
F12 "~SLENB" I L 5500 4400 50 
F13 "~CS_BASIC" O R 6850 2150 50 
F14 "~CS_EXTENDED_BASIC" O R 6850 2250 50 
F15 "~CS_PIA0" O R 6850 3800 50 
F16 "~CS_PIA1" O R 6850 3900 50 
F17 "~CTS" O R 6850 4350 50 
F18 "~SCS" O R 6850 4450 50 
F19 "D[0..7]" B L 5500 2300 50 
F20 "MD[0..7]" I R 6850 3500 50 
F21 "DD[0..]" O R 6850 4100 50 
F22 "A[0..15]" I L 5500 2200 50 
$EndSheet
Wire Wire Line
	1750 2150 1400 2150
Wire Wire Line
	1400 2150 1400 1350
Wire Wire Line
	1400 1350 9150 1350
Wire Wire Line
	9150 1350 9150 4000
Wire Wire Line
	9150 4000 6850 4000
$EndSCHEMATC
