Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 21 17:03:53 2017
| Host         : DESKTOP-PN6N5ON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 46 register/latch pins with no clock driven by root clock pin: operation (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: adder_substraction_comp/special_cases_component/zeroResult_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: debounce_exec_btn/Q1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: debounce_exec_btn/Q2_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: debounce_exec_btn/Q3_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[10]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[11]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[12]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[13]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[14]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[15]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[16]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[17]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[18]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[19]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[20]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[21]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[22]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[23]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[24]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[25]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[26]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[27]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[28]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[29]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[30]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[31]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[7]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[8]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberA_reg[9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[10]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[11]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[12]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[13]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[14]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[15]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[16]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[17]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[18]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[19]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[20]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[21]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[22]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[23]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[24]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[25]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[26]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[27]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[28]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[29]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[30]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[31]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[7]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[8]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: numberB_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.801        0.000                      0                  382        0.194        0.000                      0                  382        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.801        0.000                      0                  286        0.194        0.000                      0                  286        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.581        0.000                      0                   96        0.565        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 3.732ns (42.704%)  route 5.007ns (57.296%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.661    12.219    numberB[31]_i_6_n_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I0_O)        0.119    12.338 r  numberB[23]_i_3/O
                         net (fo=6, routed)           1.053    13.391    keypad_component/digit_number_reg[0]_4
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.358    13.749 r  keypad_component/numberB[21]_i_1/O
                         net (fo=2, routed)           0.492    14.241    numberA04_out[21]
    SLICE_X11Y43         FDCE                                         r  numberA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X11Y43         FDCE                                         r  numberA_reg[21]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)       -0.305    15.042    numberA_reg[21]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 3.732ns (43.165%)  route 4.914ns (56.835%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.661    12.219    numberB[31]_i_6_n_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I0_O)        0.119    12.338 r  numberB[23]_i_3/O
                         net (fo=6, routed)           1.053    13.391    keypad_component/digit_number_reg[0]_4
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.358    13.749 r  keypad_component/numberB[21]_i_1/O
                         net (fo=2, routed)           0.399    14.148    numberA04_out[21]
    SLICE_X11Y44         FDCE                                         r  numberB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  numberB_reg[21]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y44         FDCE (Setup_fdce_C_D)       -0.305    15.042    numberB_reg[21]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 3.725ns (43.357%)  route 4.867ns (56.643%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.657    12.215    numberB[31]_i_6_n_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I1_O)        0.118    12.333 r  numberB[31]_i_3/O
                         net (fo=6, routed)           0.777    13.109    keypad_component/digit_number_reg[0]_6
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.352    13.461 r  keypad_component/numberB[29]_i_1/O
                         net (fo=2, routed)           0.632    14.093    numberA04_out[29]
    SLICE_X11Y46         FDCE                                         r  numberB_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  numberB_reg[29]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y46         FDCE (Setup_fdce_C_D)       -0.285    15.062    numberB_reg[29]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 3.712ns (43.087%)  route 4.903ns (56.913%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.684    12.241    numberB[31]_i_6_n_0
    SLICE_X8Y47          LUT4 (Prop_lut4_I1_O)        0.117    12.358 r  numberB[11]_i_3/O
                         net (fo=6, routed)           0.899    13.257    keypad_component/digit_number_reg[0]_1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.340    13.597 r  keypad_component/numberB[11]_i_2/O
                         net (fo=2, routed)           0.520    14.117    numberA04_out[11]
    SLICE_X8Y42          FDCE                                         r  numberB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.691    15.113    Clk_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  numberB_reg[11]/C
                         clock pessimism              0.267    15.381    
                         clock uncertainty           -0.035    15.345    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)       -0.249    15.096    numberB_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 3.700ns (43.032%)  route 4.898ns (56.968%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.661    12.219    numberB[31]_i_6_n_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I0_O)        0.119    12.338 r  numberB[23]_i_3/O
                         net (fo=6, routed)           0.795    13.133    keypad_component/digit_number_reg[0]_4
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.326    13.459 r  keypad_component/numberB[23]_i_2/O
                         net (fo=2, routed)           0.641    14.100    numberA04_out[23]
    SLICE_X11Y44         FDCE                                         r  numberB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  numberB_reg[23]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y44         FDCE (Setup_fdce_C_D)       -0.260    15.087    numberB_reg[23]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 3.725ns (43.367%)  route 4.865ns (56.633%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.657    12.215    numberB[31]_i_6_n_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I1_O)        0.118    12.333 r  numberB[31]_i_3/O
                         net (fo=6, routed)           0.777    13.109    keypad_component/digit_number_reg[0]_6
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.352    13.461 r  keypad_component/numberB[29]_i_1/O
                         net (fo=2, routed)           0.630    14.091    numberA04_out[29]
    SLICE_X10Y46         FDCE                                         r  numberA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X10Y46         FDCE                                         r  numberA_reg[29]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)       -0.249    15.098    numberA_reg[29]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 3.529ns (41.440%)  route 4.987ns (58.560%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.684    12.241    numberB[31]_i_6_n_0
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.124    12.365 r  numberB[7]_i_3/O
                         net (fo=6, routed)           0.887    13.252    keypad_component/digit_number_reg[0]_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.150    13.402 r  keypad_component/numberB[7]_i_2/O
                         net (fo=2, routed)           0.616    14.018    numberA04_out[7]
    SLICE_X9Y43          FDCE                                         r  numberB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.692    15.114    Clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  numberB_reg[7]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)       -0.260    15.086    numberB_reg[7]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 3.531ns (41.888%)  route 4.899ns (58.112%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.661    12.219    numberB[31]_i_6_n_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I1_O)        0.124    12.343 r  numberB[27]_i_3/O
                         net (fo=6, routed)           0.833    13.176    keypad_component/digit_number_reg[0]_5
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.152    13.328 r  keypad_component/numberB[25]_i_1/O
                         net (fo=2, routed)           0.604    13.931    numberA04_out[25]
    SLICE_X9Y46          FDCE                                         r  numberA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.692    15.114    Clk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  numberA_reg[25]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)       -0.305    15.041    numberA_reg[25]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 3.720ns (42.834%)  route 4.965ns (57.166%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.684    12.241    numberB[31]_i_6_n_0
    SLICE_X8Y47          LUT4 (Prop_lut4_I1_O)        0.117    12.358 r  numberB[11]_i_3/O
                         net (fo=6, routed)           0.899    13.257    keypad_component/digit_number_reg[0]_1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.348    13.605 r  keypad_component/numberB[8]_i_1/O
                         net (fo=2, routed)           0.581    14.186    numberA04_out[8]
    SLICE_X8Y42          FDCE                                         r  numberB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.691    15.113    Clk_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  numberB_reg[8]/C
                         clock pessimism              0.267    15.381    
                         clock uncertainty           -0.035    15.345    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)       -0.028    15.317    numberB_reg[8]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 digit_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 3.712ns (43.957%)  route 4.733ns (56.043%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.899     5.502    Clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  digit_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.419     5.921 r  digit_number_reg[3]/Q
                         net (fo=3, routed)           0.584     6.504    vector_OBUF[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.201 r  digit_number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.202    digit_number_reg[4]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 f  digit_number_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.440     7.955    digit_number_reg[8]_i_2_n_4
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.306     8.261 r  numberB[31]_i_43/O
                         net (fo=1, routed)           0.000     8.261    numberB[31]_i_43_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.794 r  numberB_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.794    numberB_reg[31]_i_19_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.911 r  numberB_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.911    numberB_reg[31]_i_18_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.226 f  numberB_reg[31]_i_28/O[3]
                         net (fo=1, routed)           0.642     9.868    numberA1[20]
    SLICE_X7Y53          LUT4 (Prop_lut4_I2_O)        0.307    10.175 r  numberB[31]_i_17/O
                         net (fo=1, routed)           0.433    10.608    numberB[31]_i_17_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124    10.732 r  numberB[31]_i_11/O
                         net (fo=1, routed)           0.701    11.433    numberB[31]_i_11_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  numberB[31]_i_6/O
                         net (fo=8, routed)           0.684    12.241    numberB[31]_i_6_n_0
    SLICE_X8Y47          LUT4 (Prop_lut4_I1_O)        0.117    12.358 r  numberB[11]_i_3/O
                         net (fo=6, routed)           0.899    13.257    keypad_component/digit_number_reg[0]_1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.340    13.597 r  keypad_component/numberB[11]_i_2/O
                         net (fo=2, routed)           0.349    13.946    numberA04_out[11]
    SLICE_X8Y44          FDCE                                         r  numberA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.692    15.114    Clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  numberA_reg[11]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)       -0.249    15.097    numberA_reg[11]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  1.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_hit_btn/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.325%)  route 0.151ns (44.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.151     1.854    debounce_clear/Q2_1
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.046     1.900 r  debounce_clear/Q3_i_1/O
                         net (fo=1, routed)           0.000     1.900    debounce_hit_btn/Q2_reg_1
    SLICE_X8Y49          FDRE                                         r  debounce_hit_btn/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.917     2.082    debounce_hit_btn/Clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  debounce_hit_btn/Q3_reg/C
                         clock pessimism             -0.507     1.575    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.131     1.706    debounce_hit_btn/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_hit_btn/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.151     1.854    debounce_clear/Q2_1
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.045     1.899 r  debounce_clear/Q2_i_1/O
                         net (fo=1, routed)           0.000     1.899    debounce_hit_btn/Q1_reg_0
    SLICE_X8Y49          FDRE                                         r  debounce_hit_btn/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.917     2.082    debounce_hit_btn/Clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  debounce_hit_btn/Q2_reg/C
                         clock pessimism             -0.507     1.575    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.120     1.695    debounce_hit_btn/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 debounce_exec_btn/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_exec_btn/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.569     1.488    debounce_exec_btn/Clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  debounce_exec_btn/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  debounce_exec_btn/Q2_reg/Q
                         net (fo=2, routed)           0.076     1.692    debounce_exec_btn/Q2
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.099     1.791 r  debounce_exec_btn/Q3_i_1__0/O
                         net (fo=1, routed)           0.000     1.791    debounce_exec_btn/Q3_i_1__0_n_0
    SLICE_X36Y91         FDRE                                         r  debounce_exec_btn/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.840     2.005    debounce_exec_btn/Clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  debounce_exec_btn/Q3_reg/C
                         clock pessimism             -0.516     1.488    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.091     1.579    debounce_exec_btn/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 numberA_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_to_show_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.490%)  route 0.214ns (53.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.641     1.561    Clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  numberA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.702 r  numberA_reg[17]/Q
                         net (fo=19, routed)          0.214     1.916    numberA[17]
    SLICE_X14Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.961 r  number_to_show[17]_i_1/O
                         net (fo=1, routed)           0.000     1.961    number_to_show[17]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  number_to_show_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.916     2.081    Clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  number_to_show_reg[17]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.121     1.719    number_to_show_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 numberA_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_to_show_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.355%)  route 0.191ns (50.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.641     1.561    Clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  numberA_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.702 r  numberA_reg[18]/Q
                         net (fo=18, routed)          0.191     1.893    numberA[18]
    SLICE_X13Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.938 r  number_to_show[18]_i_1/O
                         net (fo=1, routed)           0.000     1.938    number_to_show[18]_i_1_n_0
    SLICE_X13Y45         FDRE                                         r  number_to_show_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.916     2.081    Clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  number_to_show_reg[18]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.091     1.689    number_to_show_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 numberB_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_to_show_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.773%)  route 0.195ns (51.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.641     1.561    Clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  numberB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141     1.702 r  numberB_reg[5]/Q
                         net (fo=20, routed)          0.195     1.897    numberB[5]
    SLICE_X15Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.942 r  number_to_show[5]_i_1/O
                         net (fo=1, routed)           0.000     1.942    number_to_show[5]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  number_to_show_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.916     2.081    Clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  number_to_show_reg[5]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X15Y43         FDRE (Hold_fdre_C_D)         0.092     1.690    number_to_show_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 numberA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_to_show_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.737%)  route 0.196ns (51.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.640     1.560    Clk_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  numberA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.701 r  numberA_reg[6]/Q
                         net (fo=18, routed)          0.196     1.897    numberA[6]
    SLICE_X13Y41         LUT5 (Prop_lut5_I2_O)        0.045     1.942 r  number_to_show[6]_i_1/O
                         net (fo=1, routed)           0.000     1.942    number_to_show[6]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  number_to_show_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.915     2.080    Clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  number_to_show_reg[6]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.091     1.688    number_to_show_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 numberA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_to_show_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.908%)  route 0.179ns (46.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.641     1.561    Clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  numberA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  numberA_reg[3]/Q
                         net (fo=21, routed)          0.179     1.904    numberA[3]
    SLICE_X19Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.949 r  number_to_show[3]_i_1/O
                         net (fo=1, routed)           0.000     1.949    number_to_show[3]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  number_to_show_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.915     2.080    Clk_IBUF_BUFG
    SLICE_X19Y42         FDRE                                         r  number_to_show_reg[3]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.092     1.689    number_to_show_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 numberA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_to_show_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.982%)  route 0.158ns (43.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.641     1.561    Clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  numberA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  numberA_reg[2]/Q
                         net (fo=18, routed)          0.158     1.883    numberA[2]
    SLICE_X13Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.928 r  number_to_show[2]_i_1/O
                         net (fo=1, routed)           0.000     1.928    number_to_show[2]_i_1_n_0
    SLICE_X13Y42         FDRE                                         r  number_to_show_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.915     2.080    Clk_IBUF_BUFG
    SLICE_X13Y42         FDRE                                         r  number_to_show_reg[2]/C
                         clock pessimism             -0.504     1.576    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.092     1.668    number_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 seven_segment/Num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment/Num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.604     1.523    seven_segment/Clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  seven_segment/Num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seven_segment/Num_reg[16]/Q
                         net (fo=2, routed)           0.118     1.782    seven_segment/Num_reg_n_0_[16]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  seven_segment/Num0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.890    seven_segment/data0[16]
    SLICE_X1Y55          FDRE                                         r  seven_segment/Num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.877     2.042    seven_segment/Clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  seven_segment/Num_reg[16]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.105     1.628    seven_segment/Num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y53     digit_number_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y52     digit_number_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y52     digit_number_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y53     digit_number_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y53     digit_number_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y53     digit_number_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y53     digit_number_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y49     digit_number_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y52     digit_number_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     digit_number_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     digit_number_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53     digit_number_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     digit_number_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53     digit_number_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     digit_number_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     digit_number_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53     seven_segment/Num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y54     seven_segment/Num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y54     seven_segment/Num_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42    numberB_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42     numberB_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42     numberB_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y42     numberA_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y42     numberA_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y42     numberA_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y91    debounce_exec_btn/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y91    debounce_exec_btn/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y91    debounce_exec_btn/Q3_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y42     numberA_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.741%)  route 2.358ns (80.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.627     8.362    clear
    SLICE_X11Y44         FDCE                                         f  numberB_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  numberB_reg[20]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.942    numberB_reg[20]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.741%)  route 2.358ns (80.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.627     8.362    clear
    SLICE_X11Y44         FDCE                                         f  numberB_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  numberB_reg[21]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.942    numberB_reg[21]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.741%)  route 2.358ns (80.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.627     8.362    clear
    SLICE_X11Y44         FDCE                                         f  numberB_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  numberB_reg[22]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.942    numberB_reg[22]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.741%)  route 2.358ns (80.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.627     8.362    clear
    SLICE_X11Y44         FDCE                                         f  numberB_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  numberB_reg[23]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.942    numberB_reg[23]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.741%)  route 2.358ns (80.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.627     8.362    clear
    SLICE_X10Y44         FDCE                                         f  numberB_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  numberB_reg[16]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.319    15.028    numberB_reg[16]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.741%)  route 2.358ns (80.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.627     8.362    clear
    SLICE_X10Y44         FDCE                                         f  numberB_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  numberB_reg[17]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.319    15.028    numberB_reg[17]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.741%)  route 2.358ns (80.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.627     8.362    clear
    SLICE_X10Y44         FDCE                                         f  numberB_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  numberB_reg[18]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.319    15.028    numberB_reg[18]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.741%)  route 2.358ns (80.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.627     8.362    clear
    SLICE_X10Y44         FDCE                                         f  numberB_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.693    15.115    Clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  numberB_reg[19]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.319    15.028    numberB_reg[19]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.580ns (21.977%)  route 2.059ns (78.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.328     8.063    clear
    SLICE_X4Y53          FDCE                                         f  digit_number_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    15.026    Clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  digit_number_reg[12]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.405    14.772    digit_number_reg[12]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 debounce_clear/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.580ns (21.977%)  route 2.059ns (78.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.821     5.424    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     5.880 f  debounce_clear/Q2_reg/Q
                         net (fo=5, routed)           0.731     6.610    debounce_clear/Q2_1
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.734 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          1.328     8.063    clear
    SLICE_X4Y53          FDCE                                         f  digit_number_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    15.026    Clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  digit_number_reg[13]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.405    14.772    digit_number_reg[13]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  6.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.542%)  route 0.515ns (73.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.412     2.263    clear
    SLICE_X5Y51          FDCE                                         f  digit_number_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.875     2.040    Clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  digit_number_reg[0]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.697    digit_number_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.378%)  route 0.519ns (73.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.416     2.267    clear
    SLICE_X4Y51          FDCE                                         f  digit_number_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.875     2.040    Clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  digit_number_reg[11]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.697    digit_number_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.378%)  route 0.519ns (73.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.416     2.267    clear
    SLICE_X4Y51          FDCE                                         f  digit_number_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.875     2.040    Clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  digit_number_reg[25]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.697    digit_number_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.378%)  route 0.519ns (73.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.416     2.267    clear
    SLICE_X4Y51          FDCE                                         f  digit_number_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.875     2.040    Clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  digit_number_reg[26]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.697    digit_number_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.378%)  route 0.519ns (73.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.416     2.267    clear
    SLICE_X4Y51          FDCE                                         f  digit_number_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.875     2.040    Clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  digit_number_reg[27]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.697    digit_number_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.378%)  route 0.519ns (73.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.416     2.267    clear
    SLICE_X4Y51          FDCE                                         f  digit_number_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.875     2.040    Clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  digit_number_reg[30]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.697    digit_number_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.378%)  route 0.519ns (73.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.416     2.267    clear
    SLICE_X4Y51          FDCE                                         f  digit_number_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.875     2.040    Clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  digit_number_reg[4]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.697    digit_number_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.378%)  route 0.519ns (73.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.416     2.267    clear
    SLICE_X4Y51          FDCE                                         f  digit_number_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.875     2.040    Clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  digit_number_reg[8]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.697    digit_number_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_number_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.378%)  route 0.519ns (73.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.416     2.267    clear
    SLICE_X4Y51          FDCE                                         f  digit_number_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.875     2.040    Clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  digit_number_reg[9]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.697    digit_number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 debounce_clear/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberB_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.857%)  route 0.363ns (66.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.642     1.562    debounce_clear/Clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debounce_clear/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 f  debounce_clear/Q1_reg/Q
                         net (fo=5, routed)           0.103     1.806    debounce_clear/Q1_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  debounce_clear/Q_out/O
                         net (fo=96, routed)          0.260     2.111    clear
    SLICE_X8Y46          FDCE                                         f  numberB_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.916     2.081    Clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  numberB_reg[24]/C
                         clock pessimism             -0.504     1.577    
    SLICE_X8Y46          FDCE (Remov_fdce_C_CLR)     -0.067     1.510    numberB_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.601    





