#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Dec  8 15:28:57 2016
# Process ID: 18484
# Log file: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.xpr
INFO: [Project 1-313] Project file moved from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/ip'.
update_compile_order -fileset sources_1
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Dec  8 15:36:24 2016. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  8 15:36:24 2016...
open_project /afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/Trackball_Hardware/Trackball_Hardware.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/ip'.
close_project
open_project /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/ip'.
add_files -norecurse /afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:104]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Thu Dec  8 15:55:23 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:104]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Thu Dec  8 16:00:49 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:104]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Thu Dec  8 16:03:19 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:104]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Thu Dec  8 16:06:17 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Thu Dec  8 16:06:33 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Thu Dec  8 16:08:19 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Thu Dec  8 16:10:14 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv" into library work [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Thu Dec  8 16:13:20 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 16:14:59 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 16:16:47 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 16:16:47 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 16:18:28 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 16:18:28 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 10247 ; free virtual = 22156
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 16:38:34 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 16:38:34 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 16:38:58 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 16:38:58 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9453 ; free virtual = 21627
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 16:51:02 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 16:51:02 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 16:51:44 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 16:51:44 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9413 ; free virtual = 21588
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 17:00:39 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 17:02:20 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 17:02:20 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9342 ; free virtual = 21524
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 17:11:42 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 17:11:42 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9369 ; free virtual = 21558
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 17:16:41 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 17:16:41 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9343 ; free virtual = 21532
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9369 ; free virtual = 21561
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9297 ; free virtual = 21490
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 17:41:51 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 17:41:51 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 17:42:28 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 17:42:28 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices -disable_eos_check [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9295 ; free virtual = 21489
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 17:51:16 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 17:51:16 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9333 ; free virtual = 21527
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 18:02:24 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 18:02:24 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9290 ; free virtual = 21485
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  8 18:06:09 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Thu Dec  8 18:06:09 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5995.953 ; gain = 0.000 ; free physical = 9308 ; free virtual = 21504
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-DLC9LP-000010ebe6b201 is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
close_hw
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 13:53:41 2016...
