Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/3120102116/p2/hlz/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to D:/3120102116/p2/hlz/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: lab2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : lab2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : lab2.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lab2.v" in library work
Module <lab2> compiled
Module <display> compiled
Module <pbdebounce> compiled
Module <timer_500ms> compiled
Module <timer_1ms> compiled
No errors in compilation
Analysis of file <"lab2.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab2> in library <work>.

Analyzing hierarchy for module <pbdebounce> in library <work>.

Analyzing hierarchy for module <timer_500ms> in library <work>.

Analyzing hierarchy for module <display> in library <work>.

Analyzing hierarchy for module <timer_1ms> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab2>.
Module <lab2> is correct for synthesis.
 
Analyzing module <pbdebounce> in library <work>.
Module <pbdebounce> is correct for synthesis.
 
Analyzing module <timer_1ms> in library <work>.
Module <timer_1ms> is correct for synthesis.
 
Analyzing module <timer_500ms> in library <work>.
Module <timer_500ms> is correct for synthesis.
 
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <timer_500ms>.
    Related source file is "lab2.v".
    Found 1-bit register for signal <clk_500ms>.
    Found 31-bit up counter for signal <cnt>.
    Found 31-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 194.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer_500ms> synthesized.


Synthesizing Unit <display>.
    Related source file is "lab2.v".
WARNING:Xst:646 - Signal <display> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x7-bit ROM for signal <old_display_4$rom0000>.
    Found 4-bit register for signal <digit_anode>.
    Found 8-bit register for signal <segment>.
    Found 12-bit up counter for signal <cnt>.
    Found 4-bit 4-to-1 multiplexer for signal <digit_anode$mux0000> created at line 95.
    Found 4-bit register for signal <flag>.
    Found 1-bit 4-to-1 multiplexer for signal <segment_7$mux0000> created at line 95.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <display> synthesized.


Synthesizing Unit <timer_1ms>.
    Related source file is "lab2.v".
    Found 1-bit register for signal <clk_1ms>.
    Found 16-bit up counter for signal <cnt>.
    Found 16-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 213.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer_1ms> synthesized.


Synthesizing Unit <pbdebounce>.
    Related source file is "lab2.v".
WARNING:Xst:646 - Signal <pbshift<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.


Synthesizing Unit <lab2>.
    Related source file is "lab2.v".
    Found 4-bit adder for signal <$add0000> created at line 45.
    Found 4-bit adder for signal <$add0001> created at line 50.
    Found 4-bit adder for signal <$add0002> created at line 55.
    Found 4-bit adder for signal <$add0003> created at line 60.
    Found 16-bit register for signal <disp_num>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <lab2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 1
 4-bit adder                                           : 4
# Counters                                             : 6
 12-bit up counter                                     : 1
 16-bit up counter                                     : 4
 31-bit up counter                                     : 1
# Registers                                            : 66
 1-bit register                                        : 65
 4-bit register                                        : 1
# Comparators                                          : 5
 16-bit comparator greatequal                          : 4
 31-bit comparator greatequal                          : 1
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 1
 4-bit adder                                           : 4
# Counters                                             : 6
 12-bit up counter                                     : 1
 16-bit up counter                                     : 4
 31-bit up counter                                     : 1
# Registers                                            : 69
 Flip-Flops                                            : 69
# Comparators                                          : 5
 16-bit comparator greatequal                          : 4
 31-bit comparator greatequal                          : 1
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab2> ...

Optimizing unit <display> ...

Optimizing unit <pbdebounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 176
 Flip-Flops                                            : 176

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab2.ngr
Top Level Output File Name         : lab2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 503
#      GND                         : 1
#      INV                         : 35
#      LUT1                        : 124
#      LUT2                        : 19
#      LUT3                        : 20
#      LUT4                        : 35
#      LUT4_L                      : 4
#      MUXCY                       : 156
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 103
# FlipFlops/Latches                : 176
#      FD                          : 49
#      FDE                         : 9
#      FDR                         : 111
#      FDS                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 12
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      142  out of   1920     7%  
 Number of Slice Flip Flops:            176  out of   3840     4%  
 Number of 4 input LUTs:                237  out of   3840     6%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    173    19%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
I1/pbreg                           | NONE(disp_num_0)       | 4     |
I11/pbreg                          | NONE(disp_num_5)       | 4     |
I1111/pbreg                        | NONE(disp_num_10)      | 4     |
I11111/pbreg                       | NONE(disp_num_14)      | 4     |
clk                                | BUFGP                  | 124   |
I2/clk_500ms                       | NONE(I3/flag_3)        | 4     |
I11111/m0/clk_1ms                  | NONE(I11111/pbshift_6) | 8     |
I1111/m0/clk_1ms                   | NONE(I1111/pbshift_6)  | 8     |
I11/m0/clk_1ms                     | NONE(I11/pbshift_6)    | 8     |
I1/m0/clk_1ms                      | NONE(I1/pbshift_6)     | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.728ns (Maximum Frequency: 114.574MHz)
   Minimum input arrival time before clock: 5.122ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: 7.342ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'I1/pbreg'
  Clock period: 4.556ns (frequency: 219.491MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.556ns (Levels of Logic = 1)
  Source:            disp_num_0 (FF)
  Destination:       disp_num_0 (FF)
  Source Clock:      I1/pbreg rising
  Destination Clock: I1/pbreg rising

  Data Path: disp_num_0 to disp_num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.720   1.342  disp_num_0 (disp_num_0)
     LUT4:I0->O            4   0.551   0.917  disp_num_3_cmp_eq00001 (disp_num_3_cmp_eq0000)
     FDR:R                     1.026          disp_num_0
    ----------------------------------------
    Total                      4.556ns (2.297ns logic, 2.259ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I11/pbreg'
  Clock period: 4.556ns (frequency: 219.491MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.556ns (Levels of Logic = 1)
  Source:            disp_num_4 (FF)
  Destination:       disp_num_5 (FF)
  Source Clock:      I11/pbreg rising
  Destination Clock: I11/pbreg rising

  Data Path: disp_num_4 to disp_num_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.720   1.342  disp_num_4 (disp_num_4)
     LUT4:I0->O            4   0.551   0.917  disp_num_7_cmp_eq00001 (disp_num_7_cmp_eq0000)
     FDR:R                     1.026          disp_num_5
    ----------------------------------------
    Total                      4.556ns (2.297ns logic, 2.259ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I1111/pbreg'
  Clock period: 4.556ns (frequency: 219.491MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.556ns (Levels of Logic = 1)
  Source:            disp_num_8 (FF)
  Destination:       disp_num_10 (FF)
  Source Clock:      I1111/pbreg rising
  Destination Clock: I1111/pbreg rising

  Data Path: disp_num_8 to disp_num_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.720   1.342  disp_num_8 (disp_num_8)
     LUT4:I0->O            4   0.551   0.917  disp_num_11_cmp_eq00001 (disp_num_11_cmp_eq0000)
     FDR:R                     1.026          disp_num_10
    ----------------------------------------
    Total                      4.556ns (2.297ns logic, 2.259ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I11111/pbreg'
  Clock period: 4.556ns (frequency: 219.491MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.556ns (Levels of Logic = 1)
  Source:            disp_num_12 (FF)
  Destination:       disp_num_14 (FF)
  Source Clock:      I11111/pbreg rising
  Destination Clock: I11111/pbreg rising

  Data Path: disp_num_12 to disp_num_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.720   1.342  disp_num_12 (disp_num_12)
     LUT4:I0->O            4   0.551   0.917  disp_num_15_cmp_eq00001 (disp_num_15_cmp_eq0000)
     FDR:R                     1.026          disp_num_14
    ----------------------------------------
    Total                      4.556ns (2.297ns logic, 2.259ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.728ns (frequency: 114.574MHz)
  Total number of paths / destination ports: 3917 / 227
-------------------------------------------------------------------------
Delay:               8.728ns (Levels of Logic = 14)
  Source:            I3/cnt_1 (FF)
  Destination:       I3/segment_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: I3/cnt_1 to I3/segment_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.720   1.216  I3/cnt_1 (I3/cnt_1)
     LUT1:I0->O            1   0.551   0.000  I3/Madd__old_cnt_2_cy<1>_rt (I3/Madd__old_cnt_2_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  I3/Madd__old_cnt_2_cy<1> (I3/Madd__old_cnt_2_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  I3/Madd__old_cnt_2_cy<2> (I3/Madd__old_cnt_2_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  I3/Madd__old_cnt_2_cy<3> (I3/Madd__old_cnt_2_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  I3/Madd__old_cnt_2_cy<4> (I3/Madd__old_cnt_2_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  I3/Madd__old_cnt_2_cy<5> (I3/Madd__old_cnt_2_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  I3/Madd__old_cnt_2_cy<6> (I3/Madd__old_cnt_2_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  I3/Madd__old_cnt_2_cy<7> (I3/Madd__old_cnt_2_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  I3/Madd__old_cnt_2_cy<8> (I3/Madd__old_cnt_2_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  I3/Madd__old_cnt_2_cy<9> (I3/Madd__old_cnt_2_cy<9>)
     XORCY:CI->O          14   0.904   1.255  I3/Madd__old_cnt_2_xor<10> (I3/_old_cnt_2<10>)
     LUT3:I2->O            1   0.551   0.000  I3/Mmux__old_display_4_3 (I3/Mmux__old_display_4_3)
     MUXF5:I1->O           7   0.360   1.405  I3/Mmux__old_display_4_2_f5 (I3/_old_display_4<0>)
     LUT4:I0->O            1   0.551   0.000  I3/Mrom_old_display_4_rom0000111 (I3/Mrom_old_display_4_rom00001)
     FD:D                      0.203          I3/segment_1
    ----------------------------------------
    Total                      8.728ns (4.852ns logic, 3.876ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I2/clk_500ms'
  Clock period: 3.152ns (frequency: 317.259MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               3.152ns (Levels of Logic = 1)
  Source:            I3/flag_3 (FF)
  Destination:       I3/flag_3 (FF)
  Source Clock:      I2/clk_500ms rising
  Destination Clock: I2/clk_500ms rising

  Data Path: I3/flag_3 to I3/flag_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   0.877  I3/flag_3 (I3/flag_3)
     INV:I->O              1   0.551   0.801  I3/digit_anode_mux0001<0>1_INV_0 (I3/digit_anode_mux0001<0>)
     FDE:D                     0.203          I3/flag_3
    ----------------------------------------
    Total                      3.152ns (1.474ns logic, 1.678ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I11111/m0/clk_1ms'
  Clock period: 5.891ns (frequency: 169.750MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               5.891ns (Levels of Logic = 2)
  Source:            I11111/pbshift_3 (FF)
  Destination:       I11111/pbreg (FF)
  Source Clock:      I11111/m0/clk_1ms rising
  Destination Clock: I11111/m0/clk_1ms rising

  Data Path: I11111/pbshift_3 to I11111/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  I11111/pbshift_3 (I11111/pbshift_3)
     LUT4:I0->O            1   0.551   0.996  I11111/pbreg_mux000034 (I11111/pbreg_mux000034)
     LUT2:I1->O            1   0.551   0.801  I11111/pbreg_mux000035 (I11111/pbreg_mux000035)
     FDS:S                     1.026          I11111/pbreg
    ----------------------------------------
    Total                      5.891ns (2.848ns logic, 3.043ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I1111/m0/clk_1ms'
  Clock period: 5.891ns (frequency: 169.750MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               5.891ns (Levels of Logic = 2)
  Source:            I1111/pbshift_3 (FF)
  Destination:       I1111/pbreg (FF)
  Source Clock:      I1111/m0/clk_1ms rising
  Destination Clock: I1111/m0/clk_1ms rising

  Data Path: I1111/pbshift_3 to I1111/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  I1111/pbshift_3 (I1111/pbshift_3)
     LUT4:I0->O            1   0.551   0.996  I1111/pbreg_mux000034 (I1111/pbreg_mux000034)
     LUT2:I1->O            1   0.551   0.801  I1111/pbreg_mux000035 (I1111/pbreg_mux000035)
     FDS:S                     1.026          I1111/pbreg
    ----------------------------------------
    Total                      5.891ns (2.848ns logic, 3.043ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I11/m0/clk_1ms'
  Clock period: 5.891ns (frequency: 169.750MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               5.891ns (Levels of Logic = 2)
  Source:            I11/pbshift_3 (FF)
  Destination:       I11/pbreg (FF)
  Source Clock:      I11/m0/clk_1ms rising
  Destination Clock: I11/m0/clk_1ms rising

  Data Path: I11/pbshift_3 to I11/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  I11/pbshift_3 (I11/pbshift_3)
     LUT4:I0->O            1   0.551   0.996  I11/pbreg_mux000034 (I11/pbreg_mux000034)
     LUT2:I1->O            1   0.551   0.801  I11/pbreg_mux000035 (I11/pbreg_mux000035)
     FDS:S                     1.026          I11/pbreg
    ----------------------------------------
    Total                      5.891ns (2.848ns logic, 3.043ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I1/m0/clk_1ms'
  Clock period: 5.891ns (frequency: 169.750MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               5.891ns (Levels of Logic = 2)
  Source:            I1/pbshift_3 (FF)
  Destination:       I1/pbreg (FF)
  Source Clock:      I1/m0/clk_1ms rising
  Destination Clock: I1/m0/clk_1ms rising

  Data Path: I1/pbshift_3 to I1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  I1/pbshift_3 (I1/pbshift_3)
     LUT4:I0->O            1   0.551   0.996  I1/pbreg_mux000034 (I1/pbreg_mux000034)
     LUT2:I1->O            1   0.551   0.801  I1/pbreg_mux000035 (I1/pbreg_mux000035)
     FDS:S                     1.026          I1/pbreg
    ----------------------------------------
    Total                      5.891ns (2.848ns logic, 3.043ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              3.151ns (Levels of Logic = 3)
  Source:            switch<5> (PAD)
  Destination:       I3/segment_7 (FF)
  Destination Clock: clk rising

  Data Path: switch<5> to I3/segment_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.216  switch_5_IBUF (led_5_OBUF)
     LUT3:I0->O            1   0.551   0.000  I3/Mmux_segment_7_mux0000_4 (I3/Mmux_segment_7_mux0000_4)
     MUXF5:I0->O           1   0.360   0.000  I3/Mmux_segment_7_mux0000_2_f5 (I3/segment_7_mux0000)
     FD:D                      0.203          I3/segment_7
    ----------------------------------------
    Total                      3.151ns (1.935ns logic, 1.216ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/clk_500ms'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.300ns (Levels of Logic = 1)
  Source:            switch<3> (PAD)
  Destination:       I3/flag_3 (FF)
  Destination Clock: I2/clk_500ms rising

  Data Path: switch<3> to I3/flag_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  switch_3_IBUF (led_3_OBUF)
     FDE:CE                    0.602          I3/flag_3
    ----------------------------------------
    Total                      2.300ns (1.423ns logic, 0.877ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I11111/m0/clk_1ms'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.122ns (Levels of Logic = 3)
  Source:            button<3> (PAD)
  Destination:       I11111/pbreg (FF)
  Destination Clock: I11111/m0/clk_1ms rising

  Data Path: button<3> to I11111/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  button_3_IBUF (button_3_IBUF)
     LUT4_L:I3->LO         1   0.551   0.439  I11111/pbreg_mux000029 (I11111/pbreg_mux000029)
     LUT2:I0->O            1   0.551   0.801  I11111/pbreg_mux000035 (I11111/pbreg_mux000035)
     FDS:S                     1.026          I11111/pbreg
    ----------------------------------------
    Total                      5.122ns (2.949ns logic, 2.173ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1111/m0/clk_1ms'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.122ns (Levels of Logic = 3)
  Source:            button<2> (PAD)
  Destination:       I1111/pbreg (FF)
  Destination Clock: I1111/m0/clk_1ms rising

  Data Path: button<2> to I1111/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  button_2_IBUF (button_2_IBUF)
     LUT4_L:I3->LO         1   0.551   0.439  I1111/pbreg_mux000029 (I1111/pbreg_mux000029)
     LUT2:I0->O            1   0.551   0.801  I1111/pbreg_mux000035 (I1111/pbreg_mux000035)
     FDS:S                     1.026          I1111/pbreg
    ----------------------------------------
    Total                      5.122ns (2.949ns logic, 2.173ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I11/m0/clk_1ms'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.122ns (Levels of Logic = 3)
  Source:            button<1> (PAD)
  Destination:       I11/pbreg (FF)
  Destination Clock: I11/m0/clk_1ms rising

  Data Path: button<1> to I11/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  button_1_IBUF (button_1_IBUF)
     LUT4_L:I3->LO         1   0.551   0.439  I11/pbreg_mux000029 (I11/pbreg_mux000029)
     LUT2:I0->O            1   0.551   0.801  I11/pbreg_mux000035 (I11/pbreg_mux000035)
     FDS:S                     1.026          I11/pbreg
    ----------------------------------------
    Total                      5.122ns (2.949ns logic, 2.173ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/m0/clk_1ms'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.122ns (Levels of Logic = 3)
  Source:            button<0> (PAD)
  Destination:       I1/pbreg (FF)
  Destination Clock: I1/m0/clk_1ms rising

  Data Path: button<0> to I1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  button_0_IBUF (button_0_IBUF)
     LUT4_L:I3->LO         1   0.551   0.439  I1/pbreg_mux000029 (I1/pbreg_mux000029)
     LUT2:I0->O            1   0.551   0.801  I1/pbreg_mux000035 (I1/pbreg_mux000035)
     FDS:S                     1.026          I1/pbreg
    ----------------------------------------
    Total                      5.122ns (2.949ns logic, 2.173ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            I3/digit_anode_3 (FF)
  Destination:       digit_anode<3> (PAD)
  Source Clock:      clk rising

  Data Path: I3/digit_anode_3 to digit_anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.801  I3/digit_anode_3 (I3/digit_anode_3)
     OBUF:I->O                 5.644          digit_anode_3_OBUF (digit_anode<3>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.342ns (Levels of Logic = 2)
  Source:            switch<7> (PAD)
  Destination:       led<7> (PAD)

  Data Path: switch<7> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  switch_7_IBUF (led_7_OBUF)
     OBUF:I->O                 5.644          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      7.342ns (6.465ns logic, 0.877ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.19 secs
 
--> 

Total memory usage is 179824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

