Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 17 19:49:52 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_methodology -file DIS_methodology_drc_routed.rpt -pb DIS_methodology_drc_routed.pb -rpx DIS_methodology_drc_routed.rpx
| Design       : DIS
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin c1/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin c1/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell f1/cnt[31]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/cnt_reg[0]/CLR, c1/cnt_reg[1]/CLR, f1/cnt_reg[0]/CLR, f1/cnt_reg[10]/CLR, f1/cnt_reg[11]/CLR, f1/cnt_reg[12]/CLR, f1/cnt_reg[13]/CLR, f1/cnt_reg[14]/CLR, f1/cnt_reg[15]/CLR, f1/cnt_reg[16]/CLR, f1/cnt_reg[17]/CLR, f1/cnt_reg[18]/CLR, f1/cnt_reg[19]/CLR, f1/cnt_reg[1]/CLR, f1/cnt_reg[20]/CLR (the first 15 of 34 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rstn relative to clock(s) sys_clk_pin
Related violations: <none>


