INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/tb/top_module_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module_tb'
