C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1   -part GW1N_4  -package LQFP144  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\synlog\report\seq_det_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.vm   -autoconstraint  -freq 100.000   J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\synwork\seq_det_prem.srd  -sap  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.sap  -otap  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.tap  -omap  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.map  -devicelib  C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v  -ologparam  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\syntmp\seq_det.plg  -osyn  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.srm  -prjdir  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\  -prjname  seq_det  -log  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\synlog\seq_det_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_4 -package LQFP144 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\seq_det_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\seq_det.vm -autoconstraint -freq 100.000 ..\synwork\seq_det_prem.srd -sap ..\seq_det.sap -otap ..\seq_det.tap -omap ..\seq_det.map -devicelib C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v -ologparam seq_det.plg -osyn ..\seq_det.srm -prjdir ..\..\ -prjname seq_det -log ..\synlog\seq_det_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\seq_det.vm|io:o|time:1594352007|size:87550|exec:0|csum:
file:..\synwork\seq_det_prem.srd|io:i|time:1594352002|size:30509|exec:0|csum:76C132DB4271F75C5AB38F22D512DA8B
file:..\seq_det.sap|io:o|time:1594352002|size:2250|exec:0|csum:
file:..\seq_det.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\seq_det.map|io:o|time:1594352008|size:28|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1569433952|size:120208|exec:0|csum:6A30DD570B0F44118E5DE3BFDC7E191D
file:seq_det.plg|io:o|time:1594352008|size:996|exec:0|csum:
file:..\seq_det.srm|io:o|time:1594352006|size:6846|exec:0|csum:
file:..\synlog\seq_det_fpga_mapper.srr|io:o|time:1594352008|size:34345|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1569429982|size:39923200|exec:1|csum:D32AC8F00088465E04798584717DB37D
