[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LongHex/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 131
LIB: work
FILE: ${SURELOG_DIR}/tests/LongHex/dut.sv
n<> u<130> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<130> s<129> l<1:1>
  n<> u<129> t<Source_text> p<130> c<31> l<1:1> el<15:10>
    n<> u<31> t<Description> p<129> c<30> s<98> l<1:1> el<4:11>
      n<> u<30> t<Package_declaration> p<31> c<2> l<1:1> el<4:11>
        n<> u<2> t<PACKAGE> p<30> s<3> l<1:1> el<1:8>
        n<aes_pkg> u<3> t<StringConst> p<30> s<28> l<1:9> el<1:16>
        n<> u<28> t<Package_item> p<30> c<27> s<29> l<2:4> el<3:52>
          n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:4> el<3:52>
            n<> u<26> t<Parameter_declaration> p<27> c<16> l<2:4> el<3:51>
              n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<2:14> el<2:27>
                n<> u<15> t<Data_type> p<16> c<4> l<2:14> el<2:27>
                  n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:14> el<2:19>
                  n<> u<14> t<Packed_dimension> p<15> c<13> l<2:20> el<2:27>
                    n<> u<13> t<Constant_range> p<14> c<8> l<2:21> el<2:26>
                      n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:21> el<2:24>
                        n<> u<7> t<Constant_primary> p<8> c<6> l<2:21> el<2:24>
                          n<> u<6> t<Primary_literal> p<7> c<5> l<2:21> el<2:24>
                            n<159> u<5> t<IntConst> p<6> l<2:21> el<2:24>
                      n<> u<12> t<Constant_expression> p<13> c<11> l<2:25> el<2:26>
                        n<> u<11> t<Constant_primary> p<12> c<10> l<2:25> el<2:26>
                          n<> u<10> t<Primary_literal> p<11> c<9> l<2:25> el<2:26>
                            n<0> u<9> t<IntConst> p<10> l<2:25> el<2:26>
              n<> u<25> t<List_of_param_assignments> p<26> c<24> l<2:28> el<3:51>
                n<> u<24> t<Param_assignment> p<25> c<17> l<2:28> el<3:51>
                  n<RndCnstMaskingLfsrSeedDefault> u<17> t<StringConst> p<24> s<23> l<2:28> el<2:57>
                  n<> u<23> t<Constant_param_expression> p<24> c<22> l<3:7> el<3:51>
                    n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<3:7> el<3:51>
                      n<> u<21> t<Constant_expression> p<22> c<20> l<3:7> el<3:51>
                        n<> u<20> t<Constant_primary> p<21> c<19> l<3:7> el<3:51>
                          n<> u<19> t<Primary_literal> p<20> c<18> l<3:7> el<3:51>
                            n<160'hc132b5723c5a4cf4743b3c7c32d580f74f1713a> u<18> t<IntConst> p<19> l<3:7> el<3:51>
        n<> u<29> t<ENDPACKAGE> p<30> l<4:1> el<4:11>
    n<> u<98> t<Description> p<129> c<97> s<128> l<6:1> el<9:10>
      n<> u<97> t<Module_declaration> p<98> c<38> l<6:1> el<9:10>
        n<> u<38> t<Module_nonansi_header> p<97> c<32> s<67> l<6:1> el<6:45>
          n<module> u<32> t<Module_keyword> p<38> s<33> l<6:1> el<6:7>
          n<aes_cipher_core> u<33> t<StringConst> p<38> s<36> l<6:8> el<6:23>
          n<> u<36> t<Package_import_declaration> p<38> c<35> s<37> l<6:24> el<6:42>
            n<> u<35> t<Package_import_item> p<36> c<34> l<6:31> el<6:41>
              n<aes_pkg> u<34> t<StringConst> p<35> l<6:31> el<6:38>
          n<> u<37> t<List_of_ports> p<38> l<6:42> el<6:44>
        n<> u<67> t<Module_item> p<97> c<66> s<95> l<7:4> el<7:55>
          n<> u<66> t<Non_port_module_item> p<67> c<65> l<7:4> el<7:55>
            n<> u<65> t<Module_or_generate_item> p<66> c<64> l<7:4> el<7:55>
              n<> u<64> t<Module_common_item> p<65> c<63> l<7:4> el<7:55>
                n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<7:4> el<7:55>
                  n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<7:4> el<7:55>
                    n<> u<61> t<Parameter_declaration> p<62> c<51> l<7:4> el<7:54>
                      n<> u<51> t<Data_type_or_implicit> p<61> c<50> s<60> l<7:14> el<7:27>
                        n<> u<50> t<Data_type> p<51> c<39> l<7:14> el<7:27>
                          n<> u<39> t<IntVec_TypeLogic> p<50> s<49> l<7:14> el<7:19>
                          n<> u<49> t<Packed_dimension> p<50> c<48> l<7:20> el<7:27>
                            n<> u<48> t<Constant_range> p<49> c<43> l<7:21> el<7:26>
                              n<> u<43> t<Constant_expression> p<48> c<42> s<47> l<7:21> el<7:24>
                                n<> u<42> t<Constant_primary> p<43> c<41> l<7:21> el<7:24>
                                  n<> u<41> t<Primary_literal> p<42> c<40> l<7:21> el<7:24>
                                    n<159> u<40> t<IntConst> p<41> l<7:21> el<7:24>
                              n<> u<47> t<Constant_expression> p<48> c<46> l<7:25> el<7:26>
                                n<> u<46> t<Constant_primary> p<47> c<45> l<7:25> el<7:26>
                                  n<> u<45> t<Primary_literal> p<46> c<44> l<7:25> el<7:26>
                                    n<0> u<44> t<IntConst> p<45> l<7:25> el<7:26>
                      n<> u<60> t<List_of_param_assignments> p<61> c<59> l<7:28> el<7:54>
                        n<> u<59> t<Param_assignment> p<60> c<52> l<7:28> el<7:54>
                          n<RndCnstMaskingLfsrSeed> u<52> t<StringConst> p<59> s<58> l<7:28> el<7:50>
                          n<> u<58> t<Constant_param_expression> p<59> c<57> l<7:53> el<7:54>
                            n<> u<57> t<Constant_mintypmax_expression> p<58> c<56> l<7:53> el<7:54>
                              n<> u<56> t<Constant_expression> p<57> c<55> l<7:53> el<7:54>
                                n<> u<55> t<Constant_primary> p<56> c<54> l<7:53> el<7:54>
                                  n<> u<54> t<Primary_literal> p<55> c<53> l<7:53> el<7:54>
                                    n<0> u<53> t<IntConst> p<54> l<7:53> el<7:54>
        n<> u<95> t<Module_item> p<97> c<94> s<96> l<8:4> el<8:44>
          n<> u<94> t<Non_port_module_item> p<95> c<93> l<8:4> el<8:44>
            n<> u<93> t<Module_or_generate_item> p<94> c<92> l<8:4> el<8:44>
              n<> u<92> t<Module_common_item> p<93> c<91> l<8:4> el<8:44>
                n<> u<91> t<Continuous_assign> p<92> c<90> l<8:4> el<8:44>
                  n<> u<90> t<List_of_net_assignments> p<91> c<89> l<8:11> el<8:43>
                    n<> u<89> t<Net_assignment> p<90> c<72> l<8:11> el<8:43>
                      n<> u<72> t<Net_lvalue> p<89> c<69> s<88> l<8:11> el<8:12>
                        n<> u<69> t<Ps_or_hierarchical_identifier> p<72> c<68> s<71> l<8:11> el<8:12>
                          n<x> u<68> t<StringConst> p<69> l<8:11> el<8:12>
                        n<> u<71> t<Constant_select> p<72> c<70> l<8:13> el<8:13>
                          n<> u<70> t<Constant_bit_select> p<71> l<8:13> el<8:13>
                      n<> u<88> t<Expression> p<89> c<87> l<8:15> el<8:43>
                        n<> u<87> t<Primary> p<88> c<86> l<8:15> el<8:43>
                          n<> u<86> t<Complex_func_call> p<87> c<73> l<8:15> el<8:43>
                            n<RndCnstMaskingLfsrSeed> u<73> t<StringConst> p<86> s<85> l<8:15> el<8:37>
                            n<> u<85> t<Select> p<86> c<74> l<8:37> el<8:43>
                              n<> u<74> t<Bit_select> p<85> s<84> l<8:37> el<8:37>
                              n<> u<84> t<Part_select_range> p<85> c<83> l<8:38> el<8:42>
                                n<> u<83> t<Constant_range> p<84> c<78> l<8:38> el<8:42>
                                  n<> u<78> t<Constant_expression> p<83> c<77> s<82> l<8:38> el<8:40>
                                    n<> u<77> t<Constant_primary> p<78> c<76> l<8:38> el<8:40>
                                      n<> u<76> t<Primary_literal> p<77> c<75> l<8:38> el<8:40>
                                        n<31> u<75> t<IntConst> p<76> l<8:38> el<8:40>
                                  n<> u<82> t<Constant_expression> p<83> c<81> l<8:41> el<8:42>
                                    n<> u<81> t<Constant_primary> p<82> c<80> l<8:41> el<8:42>
                                      n<> u<80> t<Primary_literal> p<81> c<79> l<8:41> el<8:42>
                                        n<0> u<79> t<IntConst> p<80> l<8:41> el<8:42>
        n<> u<96> t<ENDMODULE> p<97> l<9:1> el<9:10>
    n<> u<128> t<Description> p<129> c<127> l<11:1> el<15:10>
      n<> u<127> t<Module_declaration> p<128> c<105> l<11:1> el<15:10>
        n<> u<105> t<Module_nonansi_header> p<127> c<99> s<125> l<11:1> el<11:38>
          n<module> u<99> t<Module_keyword> p<105> s<100> l<11:1> el<11:7>
          n<aes_core> u<100> t<StringConst> p<105> s<103> l<11:8> el<11:16>
          n<> u<103> t<Package_import_declaration> p<105> c<102> s<104> l<11:17> el<11:35>
            n<> u<102> t<Package_import_item> p<103> c<101> l<11:24> el<11:34>
              n<aes_pkg> u<101> t<StringConst> p<102> l<11:24> el<11:31>
          n<> u<104> t<List_of_ports> p<105> l<11:35> el<11:37>
        n<> u<125> t<Module_item> p<127> c<124> s<126> l<12:4> el<14:27>
          n<> u<124> t<Non_port_module_item> p<125> c<123> l<12:4> el<14:27>
            n<> u<123> t<Module_or_generate_item> p<124> c<122> l<12:4> el<14:27>
              n<> u<122> t<Module_instantiation> p<123> c<106> l<12:4> el<14:27>
                n<aes_cipher_core> u<106> t<StringConst> p<122> s<116> l<12:4> el<12:19>
                n<> u<116> t<Parameter_value_assignment> p<122> c<115> s<121> l<12:20> el<14:5>
                  n<> u<115> t<List_of_parameter_assignments> p<116> c<114> l<13:7> el<13:61>
                    n<> u<114> t<Named_parameter_assignment> p<115> c<107> l<13:7> el<13:61>
                      n<RndCnstMaskingLfsrSeed> u<107> t<StringConst> p<114> s<113> l<13:8> el<13:30>
                      n<> u<113> t<Param_expression> p<114> c<112> l<13:31> el<13:60>
                        n<> u<112> t<Mintypmax_expression> p<113> c<111> l<13:31> el<13:60>
                          n<> u<111> t<Expression> p<112> c<110> l<13:31> el<13:60>
                            n<> u<110> t<Primary> p<111> c<109> l<13:31> el<13:60>
                              n<> u<109> t<Primary_literal> p<110> c<108> l<13:31> el<13:60>
                                n<RndCnstMaskingLfsrSeedDefault> u<108> t<StringConst> p<109> l<13:31> el<13:60>
                n<> u<121> t<Hierarchical_instance> p<122> c<118> l<14:6> el<14:26>
                  n<> u<118> t<Name_of_instance> p<121> c<117> s<120> l<14:6> el<14:23>
                    n<u_aes_cipher_core> u<117> t<StringConst> p<118> l<14:6> el<14:23>
                  n<> u<120> t<List_of_port_connections> p<121> c<119> l<14:25> el<14:25>
                    n<> u<119> t<Ordered_port_connection> p<120> l<14:25> el<14:25>
        n<> u<126> t<ENDMODULE> p<127> l<15:1> el<15:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LongHex/dut.sv:1:1: No timescale set for "aes_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/LongHex/dut.sv:6:1: No timescale set for "aes_cipher_core".
[WRN:PA0205] ${SURELOG_DIR}/tests/LongHex/dut.sv:11:1: No timescale set for "aes_core".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LongHex/dut.sv:6:1: Compile module "work@aes_cipher_core".
[INF:CP0303] ${SURELOG_DIR}/tests/LongHex/dut.sv:11:1: Compile module "work@aes_core".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              12
ContAssign                                             1
Design                                                 1
ImportTypespec                                         2
LogicTypespec                                          2
Module                                                 3
ModuleTypespec                                         1
Package                                                1
ParamAssign                                            2
Parameter                                              2
PartSelect                                             1
Range                                                  2
RefModule                                              1
RefObj                                                 1
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LongHex/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:1:1, endln:4:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:aes_pkg
  |vpiParameter:
  \_Parameter: (aes_pkg::RndCnstMaskingLfsrSeedDefault), line:2:28, endln:3:51
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:1:1, endln:4:11
    |HEX:c132b5723c5a4cf4743b3c7c32d580f74f1713a
    |vpiTypespec:
    \_RefTypespec: (aes_pkg::RndCnstMaskingLfsrSeedDefault), line:2:14, endln:2:27
      |vpiParent:
      \_Parameter: (aes_pkg::RndCnstMaskingLfsrSeedDefault), line:2:28, endln:3:51
      |vpiFullName:aes_pkg::RndCnstMaskingLfsrSeedDefault
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:27
    |vpiName:RndCnstMaskingLfsrSeedDefault
    |vpiFullName:aes_pkg::RndCnstMaskingLfsrSeedDefault
  |vpiParamAssign:
  \_ParamAssign: , line:2:28, endln:3:51
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:1:1, endln:4:11
    |vpiRhs:
    \_Constant: , line:3:7, endln:3:51
      |vpiParent:
      \_ParamAssign: , line:2:28, endln:3:51
      |vpiDecompile:160'hc132b5723c5a4cf4743b3c7c32d580f74f1713a
      |vpiSize:160
      |HEX:c132b5723c5a4cf4743b3c7c32d580f74f1713a
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (aes_pkg::RndCnstMaskingLfsrSeedDefault), line:2:28, endln:3:51
  |vpiTypedef:
  \_LogicTypespec: , line:2:14, endln:2:27
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:1:1, endln:4:11
    |vpiRange:
    \_Range: , line:2:20, endln:2:27
      |vpiParent:
      \_LogicTypespec: , line:2:14, endln:2:27
      |vpiLeftRange:
      \_Constant: , line:2:21, endln:2:24
        |vpiParent:
        \_Range: , line:2:20, endln:2:27
        |vpiDecompile:159
        |vpiSize:64
        |UINT:159
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:25, endln:2:26
        |vpiParent:
        \_Range: , line:2:20, endln:2:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:14, endln:2:27
  |vpiDefName:aes_pkg
|vpiAllModules:
\_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:6:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@aes_cipher_core
  |vpiParameter:
  \_Parameter: (work@aes_cipher_core.RndCnstMaskingLfsrSeed), line:7:28, endln:7:54
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:6:1, endln:9:10
    |UINT:0
    |vpiTypespec:
    \_RefTypespec: (work@aes_cipher_core.RndCnstMaskingLfsrSeed), line:7:14, endln:7:27
      |vpiParent:
      \_Parameter: (work@aes_cipher_core.RndCnstMaskingLfsrSeed), line:7:28, endln:7:54
      |vpiFullName:work@aes_cipher_core.RndCnstMaskingLfsrSeed
      |vpiActual:
      \_LogicTypespec: , line:7:14, endln:7:27
    |vpiName:RndCnstMaskingLfsrSeed
    |vpiFullName:work@aes_cipher_core.RndCnstMaskingLfsrSeed
  |vpiParamAssign:
  \_ParamAssign: , line:7:28, endln:7:54
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:6:1, endln:9:10
    |vpiRhs:
    \_Constant: , line:7:53, endln:7:54
      |vpiParent:
      \_ParamAssign: , line:7:28, endln:7:54
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@aes_cipher_core.RndCnstMaskingLfsrSeed), line:7:28, endln:7:54
  |vpiTypedef:
  \_ImportTypespec: (aes_pkg), line:6:31, endln:6:41
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:6:1, endln:9:10
    |vpiName:aes_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:6:31, endln:6:41
      |vpiParent:
      \_ImportTypespec: (aes_pkg), line:6:31, endln:6:41
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_LogicTypespec: , line:7:14, endln:7:27
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:6:1, endln:9:10
    |vpiRange:
    \_Range: , line:7:20, endln:7:27
      |vpiParent:
      \_LogicTypespec: , line:7:14, endln:7:27
      |vpiLeftRange:
      \_Constant: , line:7:21, endln:7:24
        |vpiParent:
        \_Range: , line:7:20, endln:7:27
        |vpiDecompile:159
        |vpiSize:64
        |UINT:159
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:25, endln:7:26
        |vpiParent:
        \_Range: , line:7:20, endln:7:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_ImportTypespec: (aes_pkg), line:6:31, endln:6:41
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:14, endln:7:27
  |vpiImportTypespec:
  \_LogicNet: (work@aes_cipher_core.x), line:8:11, endln:8:12
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:6:1, endln:9:10
    |vpiName:x
    |vpiFullName:work@aes_cipher_core.x
    |vpiNetType:1
  |vpiDefName:work@aes_cipher_core
  |vpiNet:
  \_LogicNet: (work@aes_cipher_core.x), line:8:11, endln:8:12
  |vpiContAssign:
  \_ContAssign: , line:8:11, endln:8:43
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:6:1, endln:9:10
    |vpiRhs:
    \_PartSelect: RndCnstMaskingLfsrSeed (work@aes_cipher_core.RndCnstMaskingLfsrSeed), line:8:15, endln:8:43
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:43
      |vpiName:RndCnstMaskingLfsrSeed
      |vpiFullName:work@aes_cipher_core.RndCnstMaskingLfsrSeed
      |vpiDefName:RndCnstMaskingLfsrSeed
      |vpiActual:
      \_Parameter: (work@aes_cipher_core.RndCnstMaskingLfsrSeed), line:7:28, endln:7:54
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:8:38, endln:8:40
        |vpiParent:
        \_PartSelect: RndCnstMaskingLfsrSeed (work@aes_cipher_core.RndCnstMaskingLfsrSeed), line:8:15, endln:8:43
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:41, endln:8:42
        |vpiParent:
        \_PartSelect: RndCnstMaskingLfsrSeed (work@aes_cipher_core.RndCnstMaskingLfsrSeed), line:8:15, endln:8:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@aes_cipher_core.x), line:8:11, endln:8:12
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:43
      |vpiName:x
      |vpiFullName:work@aes_cipher_core.x
      |vpiActual:
      \_LogicNet: (work@aes_cipher_core.x), line:8:11, endln:8:12
|vpiAllModules:
\_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:11:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@aes_core
  |vpiTypedef:
  \_ImportTypespec: (aes_pkg), line:11:24, endln:11:34
    |vpiParent:
    \_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:11:1, endln:15:10
    |vpiName:aes_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:11:24, endln:11:34
      |vpiParent:
      \_ImportTypespec: (aes_pkg), line:11:24, endln:11:34
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_ModuleTypespec: (aes_cipher_core), line:12:4, endln:12:19
    |vpiParent:
    \_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:11:1, endln:15:10
    |vpiName:aes_cipher_core
  |vpiImportTypespec:
  \_ImportTypespec: (aes_pkg), line:11:24, endln:11:34
  |vpiImportTypespec:
  \_ModuleTypespec: (aes_cipher_core), line:12:4, endln:12:19
  |vpiDefName:work@aes_core
  |vpiRefModule:
  \_RefModule: work@aes_cipher_core (u_aes_cipher_core), line:12:4, endln:12:19
    |vpiParent:
    \_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:11:1, endln:15:10
    |vpiName:u_aes_cipher_core
    |vpiDefName:work@aes_cipher_core
    |vpiActual:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/LongHex/dut.sv, line:6:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
