Classic Timing Analyzer report for comparator
Thu Nov 09 11:59:33 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+---------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 18.428 ns   ; D_1[28] ; EQ ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896I8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+---------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To ;
+-------+-------------------+-----------------+---------+----+
; N/A   ; None              ; 18.428 ns       ; D_1[28] ; EQ ;
; N/A   ; None              ; 18.051 ns       ; D_2[29] ; EQ ;
; N/A   ; None              ; 17.751 ns       ; D_1[29] ; EQ ;
; N/A   ; None              ; 17.588 ns       ; D_2[28] ; EQ ;
; N/A   ; None              ; 16.636 ns       ; D_2[14] ; EQ ;
; N/A   ; None              ; 16.616 ns       ; D_1[12] ; EQ ;
; N/A   ; None              ; 16.588 ns       ; D_2[13] ; EQ ;
; N/A   ; None              ; 16.344 ns       ; D_1[13] ; EQ ;
; N/A   ; None              ; 16.234 ns       ; D_2[12] ; EQ ;
; N/A   ; None              ; 15.985 ns       ; D_1[27] ; EQ ;
; N/A   ; None              ; 15.956 ns       ; D_1[14] ; EQ ;
; N/A   ; None              ; 15.809 ns       ; D_2[19] ; EQ ;
; N/A   ; None              ; 15.789 ns       ; D_2[20] ; EQ ;
; N/A   ; None              ; 15.725 ns       ; D_2[31] ; EQ ;
; N/A   ; None              ; 15.683 ns       ; D_1[15] ; EQ ;
; N/A   ; None              ; 15.666 ns       ; D_2[21] ; EQ ;
; N/A   ; None              ; 15.517 ns       ; D_2[15] ; EQ ;
; N/A   ; None              ; 15.514 ns       ; D_1[19] ; EQ ;
; N/A   ; None              ; 15.466 ns       ; D_1[20] ; EQ ;
; N/A   ; None              ; 15.457 ns       ; D_2[18] ; EQ ;
; N/A   ; None              ; 15.439 ns       ; D_2[30] ; EQ ;
; N/A   ; None              ; 15.390 ns       ; D_1[30] ; EQ ;
; N/A   ; None              ; 15.286 ns       ; D_1[21] ; EQ ;
; N/A   ; None              ; 15.098 ns       ; D_1[6]  ; EQ ;
; N/A   ; None              ; 15.057 ns       ; D_2[8]  ; EQ ;
; N/A   ; None              ; 15.037 ns       ; D_1[18] ; EQ ;
; N/A   ; None              ; 15.013 ns       ; D_1[31] ; EQ ;
; N/A   ; None              ; 15.004 ns       ; D_1[22] ; EQ ;
; N/A   ; None              ; 14.975 ns       ; D_1[23] ; EQ ;
; N/A   ; None              ; 14.948 ns       ; D_1[17] ; EQ ;
; N/A   ; None              ; 14.760 ns       ; D_2[22] ; EQ ;
; N/A   ; None              ; 14.597 ns       ; D_1[16] ; EQ ;
; N/A   ; None              ; 14.559 ns       ; D_2[23] ; EQ ;
; N/A   ; None              ; 14.367 ns       ; D_1[25] ; EQ ;
; N/A   ; None              ; 14.361 ns       ; D_2[25] ; EQ ;
; N/A   ; None              ; 14.318 ns       ; D_2[16] ; EQ ;
; N/A   ; None              ; 14.304 ns       ; D_2[10] ; EQ ;
; N/A   ; None              ; 14.256 ns       ; D_2[11] ; EQ ;
; N/A   ; None              ; 14.228 ns       ; D_2[9]  ; EQ ;
; N/A   ; None              ; 14.211 ns       ; D_1[8]  ; EQ ;
; N/A   ; None              ; 14.196 ns       ; D_2[17] ; EQ ;
; N/A   ; None              ; 14.132 ns       ; D_1[2]  ; EQ ;
; N/A   ; None              ; 14.100 ns       ; D_2[24] ; EQ ;
; N/A   ; None              ; 14.055 ns       ; D_1[26] ; EQ ;
; N/A   ; None              ; 14.044 ns       ; D_2[26] ; EQ ;
; N/A   ; None              ; 13.993 ns       ; D_1[11] ; EQ ;
; N/A   ; None              ; 13.957 ns       ; D_1[24] ; EQ ;
; N/A   ; None              ; 13.937 ns       ; D_1[3]  ; EQ ;
; N/A   ; None              ; 13.862 ns       ; D_2[27] ; EQ ;
; N/A   ; None              ; 13.842 ns       ; D_1[10] ; EQ ;
; N/A   ; None              ; 13.787 ns       ; D_1[9]  ; EQ ;
; N/A   ; None              ; 13.579 ns       ; D_2[2]  ; EQ ;
; N/A   ; None              ; 13.502 ns       ; D_2[3]  ; EQ ;
; N/A   ; None              ; 13.496 ns       ; D_1[5]  ; EQ ;
; N/A   ; None              ; 13.432 ns       ; D_1[7]  ; EQ ;
; N/A   ; None              ; 13.337 ns       ; D_1[4]  ; EQ ;
; N/A   ; None              ; 13.160 ns       ; D_2[4]  ; EQ ;
; N/A   ; None              ; 13.118 ns       ; D_2[5]  ; EQ ;
; N/A   ; None              ; 13.109 ns       ; D_2[7]  ; EQ ;
; N/A   ; None              ; 12.935 ns       ; D_2[6]  ; EQ ;
; N/A   ; None              ; 12.684 ns       ; D_2[0]  ; EQ ;
; N/A   ; None              ; 12.385 ns       ; D_2[1]  ; EQ ;
; N/A   ; None              ; 8.751 ns        ; D_1[0]  ; EQ ;
; N/A   ; None              ; 8.306 ns        ; D_1[1]  ; EQ ;
+-------+-------------------+-----------------+---------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 09 11:59:32 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off comparator -c comparator --timing_analysis_only
Info: Longest tpd from source pin "D_1[28]" to destination pin "EQ" is 18.428 ns
    Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_G22; Fanout = 1; PIN Node = 'D_1[28]'
    Info: 2: + IC(5.718 ns) + CELL(0.589 ns) = 7.221 ns; Loc. = LCCOMB_X94_Y49_N0; Fanout = 1; COMB Node = 'Equal0~17'
    Info: 3: + IC(5.940 ns) + CELL(0.206 ns) = 13.367 ns; Loc. = LCCOMB_X41_Y50_N6; Fanout = 1; COMB Node = 'Equal0~19'
    Info: 4: + IC(0.390 ns) + CELL(0.614 ns) = 14.371 ns; Loc. = LCCOMB_X41_Y50_N8; Fanout = 1; COMB Node = 'Equal0~20'
    Info: 5: + IC(0.841 ns) + CELL(3.216 ns) = 18.428 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'EQ'
    Info: Total cell delay = 5.539 ns ( 30.06 % )
    Info: Total interconnect delay = 12.889 ns ( 69.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Thu Nov 09 11:59:33 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


