** Name: SimpleTwoStageOpAmp_SimpleOpAmp12_8

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp12_8 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=11e-6
mDiodeTransistorNmos2 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=6e-6 W=7e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=50e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=7e-6 W=18e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=562e-6
mNormalTransistorNmos6 out inputVoltageBiasXXnXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=6e-6 W=211e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=47e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=6e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=47e-6
mNormalTransistorNmos10 FirstStageYsourceTransconductance ibias sourceNmos sourceNmos nmos4 L=5e-6 W=69e-6
mNormalTransistorNmos11 SecondStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=600e-6
mNormalTransistorPmos12 inputVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=7e-6 W=142e-6
mNormalTransistorPmos13 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=421e-6
mNormalTransistorPmos14 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=28e-6
mNormalTransistorPmos15 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=94e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=94e-6
mNormalTransistorPmos17 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=28e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 4.60001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp12_8

** Expected Performance Values: 
** Gain: 103 dB
** Power consumption: 5.87401 mW
** Area: 10793 (mu_m)^2
** Transit frequency: 13.9391 MHz
** Transit frequency with error factor: 13.9313 MHz
** Slew rate: 13.3602 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 102 dB
** negPSRR: 127 dB
** posPSRR: 103 dB
** VoutMax: 4.73001 V
** VoutMin: 0.660001 V
** VcmMax: 5.05001 V
** VcmMin: 0.790001 V


** Expected Currents: 
** NormalTransistorNmos: 5.45901 muA
** NormalTransistorNmos: 507.67 muA
** NormalTransistorPmos: -42.3369 muA
** NormalTransistorPmos: -30.8599 muA
** NormalTransistorPmos: -30.8609 muA
** NormalTransistorPmos: -30.8599 muA
** NormalTransistorPmos: -30.8609 muA
** NormalTransistorNmos: 61.7181 muA
** NormalTransistorNmos: 30.8591 muA
** NormalTransistorNmos: 30.8591 muA
** NormalTransistorNmos: 547.518 muA
** NormalTransistorNmos: 547.517 muA
** NormalTransistorPmos: -547.517 muA
** DiodeTransistorNmos: 42.3361 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -5.45999 muA
** DiodeTransistorPmos: -507.669 muA


** Expected Voltages: 
** ibias: 0.636001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 1.06301  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 4.16501  V
** outVoltageBiasXXpXX0: 4.09301  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.07801  V
** innerTransistorStack1Load1: 4.49801  V
** innerTransistorStack2Load1: 4.49801  V
** sourceTransconductance: 1.94201  V
** innerStageBias: 0.231001  V


.END