ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_SPI1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 40 3 view .LVU1
  37              		.loc 1 40 18 is_stmt 0 view .LVU2
  38 0002 0D48     		ldr	r0, .L5
  39 0004 0D4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 41 3 is_stmt 1 view .LVU3
  42              		.loc 1 41 19 is_stmt 0 view .LVU4
  43 0008 4FF48273 		mov	r3, #260
  44 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 42 3 is_stmt 1 view .LVU5
  46              		.loc 1 42 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 23 is_stmt 0 view .LVU8
  51 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 44 3 is_stmt 1 view .LVU9
  53              		.loc 1 44 26 is_stmt 0 view .LVU10
  54 0014 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  55              		.loc 1 45 3 is_stmt 1 view .LVU11
  56              		.loc 1 45 23 is_stmt 0 view .LVU12
  57 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  58              		.loc 1 46 3 is_stmt 1 view .LVU13
  59              		.loc 1 46 18 is_stmt 0 view .LVU14
  60 0018 4FF48022 		mov	r2, #262144
  61 001c 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  62              		.loc 1 47 3 is_stmt 1 view .LVU15
  63              		.loc 1 47 32 is_stmt 0 view .LVU16
  64 001e C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  65              		.loc 1 48 3 is_stmt 1 view .LVU17
  66              		.loc 1 48 23 is_stmt 0 view .LVU18
  67 0020 0362     		str	r3, [r0, #32]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 3


  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  68              		.loc 1 49 3 is_stmt 1 view .LVU19
  69              		.loc 1 49 21 is_stmt 0 view .LVU20
  70 0022 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  71              		.loc 1 50 3 is_stmt 1 view .LVU21
  72              		.loc 1 50 29 is_stmt 0 view .LVU22
  73 0024 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  74              		.loc 1 51 3 is_stmt 1 view .LVU23
  75              		.loc 1 51 28 is_stmt 0 view .LVU24
  76 0026 0A23     		movs	r3, #10
  77 0028 C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  78              		.loc 1 52 3 is_stmt 1 view .LVU25
  79              		.loc 1 52 7 is_stmt 0 view .LVU26
  80 002a FFF7FEFF 		bl	HAL_SPI_Init
  81              	.LVL0:
  82              		.loc 1 52 6 view .LVU27
  83 002e 00B9     		cbnz	r0, .L4
  84              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  85              		.loc 1 60 1 view .LVU28
  86 0030 08BD     		pop	{r3, pc}
  87              	.L4:
  54:Core/Src/spi.c ****   }
  88              		.loc 1 54 5 is_stmt 1 view .LVU29
  89 0032 FFF7FEFF 		bl	Error_Handler
  90              	.LVL1:
  91              		.loc 1 60 1 is_stmt 0 view .LVU30
  92 0036 FBE7     		b	.L1
  93              	.L6:
  94              		.align	2
  95              	.L5:
  96 0038 00000000 		.word	.LANCHOR0
  97 003c 00300140 		.word	1073819648
  98              		.cfi_endproc
  99              	.LFE65:
 101              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 102              		.align	1
 103              		.global	HAL_SPI_MspInit
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 108              	HAL_SPI_MspInit:
 109              	.LVL2:
 110              	.LFB66:
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 4


 111              		.loc 1 63 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 24
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		.loc 1 63 1 is_stmt 0 view .LVU32
 116 0000 30B5     		push	{r4, r5, lr}
 117              	.LCFI1:
 118              		.cfi_def_cfa_offset 12
 119              		.cfi_offset 4, -12
 120              		.cfi_offset 5, -8
 121              		.cfi_offset 14, -4
 122 0002 87B0     		sub	sp, sp, #28
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 40
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 125              		.loc 1 65 3 is_stmt 1 view .LVU33
 126              		.loc 1 65 20 is_stmt 0 view .LVU34
 127 0004 0023     		movs	r3, #0
 128 0006 0293     		str	r3, [sp, #8]
 129 0008 0393     		str	r3, [sp, #12]
 130 000a 0493     		str	r3, [sp, #16]
 131 000c 0593     		str	r3, [sp, #20]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 132              		.loc 1 66 3 is_stmt 1 view .LVU35
 133              		.loc 1 66 15 is_stmt 0 view .LVU36
 134 000e 0268     		ldr	r2, [r0]
 135              		.loc 1 66 5 view .LVU37
 136 0010 1A4B     		ldr	r3, .L11
 137 0012 9A42     		cmp	r2, r3
 138 0014 01D0     		beq	.L10
 139              	.LVL3:
 140              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI1 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  76:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
  77:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  78:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  79:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  80:Core/Src/spi.c ****     */
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  85:Core/Src/spi.c **** 
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  88:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  89:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  90:Core/Src/spi.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 5


  91:Core/Src/spi.c ****     /* SPI1 interrupt Init */
  92:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
  93:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
  94:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
  97:Core/Src/spi.c ****   }
  98:Core/Src/spi.c **** }
 141              		.loc 1 98 1 view .LVU38
 142 0016 07B0     		add	sp, sp, #28
 143              	.LCFI3:
 144              		.cfi_remember_state
 145              		.cfi_def_cfa_offset 12
 146              		@ sp needed
 147 0018 30BD     		pop	{r4, r5, pc}
 148              	.LVL4:
 149              	.L10:
 150              	.LCFI4:
 151              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 152              		.loc 1 72 5 is_stmt 1 view .LVU39
 153              	.LBB2:
  72:Core/Src/spi.c **** 
 154              		.loc 1 72 5 view .LVU40
  72:Core/Src/spi.c **** 
 155              		.loc 1 72 5 view .LVU41
 156 001a 03F56043 		add	r3, r3, #57344
 157 001e 9A69     		ldr	r2, [r3, #24]
 158 0020 42F48052 		orr	r2, r2, #4096
 159 0024 9A61     		str	r2, [r3, #24]
  72:Core/Src/spi.c **** 
 160              		.loc 1 72 5 view .LVU42
 161 0026 9A69     		ldr	r2, [r3, #24]
 162 0028 02F48052 		and	r2, r2, #4096
 163 002c 0092     		str	r2, [sp]
  72:Core/Src/spi.c **** 
 164              		.loc 1 72 5 view .LVU43
 165 002e 009A     		ldr	r2, [sp]
 166              	.LBE2:
  72:Core/Src/spi.c **** 
 167              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 168              		.loc 1 74 5 view .LVU45
 169              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 170              		.loc 1 74 5 view .LVU46
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 171              		.loc 1 74 5 view .LVU47
 172 0030 9A69     		ldr	r2, [r3, #24]
 173 0032 42F00402 		orr	r2, r2, #4
 174 0036 9A61     		str	r2, [r3, #24]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 175              		.loc 1 74 5 view .LVU48
 176 0038 9B69     		ldr	r3, [r3, #24]
 177 003a 03F00403 		and	r3, r3, #4
 178 003e 0193     		str	r3, [sp, #4]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 6


 179              		.loc 1 74 5 view .LVU49
 180 0040 019B     		ldr	r3, [sp, #4]
 181              	.LBE3:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 182              		.loc 1 74 5 view .LVU50
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 81 5 view .LVU51
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184              		.loc 1 81 25 is_stmt 0 view .LVU52
 185 0042 B023     		movs	r3, #176
 186 0044 0293     		str	r3, [sp, #8]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 187              		.loc 1 82 5 is_stmt 1 view .LVU53
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 188              		.loc 1 82 26 is_stmt 0 view .LVU54
 189 0046 0223     		movs	r3, #2
 190 0048 0393     		str	r3, [sp, #12]
  83:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 191              		.loc 1 83 5 is_stmt 1 view .LVU55
  83:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192              		.loc 1 83 27 is_stmt 0 view .LVU56
 193 004a 0323     		movs	r3, #3
 194 004c 0593     		str	r3, [sp, #20]
  84:Core/Src/spi.c **** 
 195              		.loc 1 84 5 is_stmt 1 view .LVU57
 196 004e 0C4D     		ldr	r5, .L11+4
 197 0050 02A9     		add	r1, sp, #8
 198 0052 2846     		mov	r0, r5
 199              	.LVL5:
  84:Core/Src/spi.c **** 
 200              		.loc 1 84 5 is_stmt 0 view .LVU58
 201 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL6:
  86:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 203              		.loc 1 86 5 is_stmt 1 view .LVU59
  86:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 204              		.loc 1 86 25 is_stmt 0 view .LVU60
 205 0058 4023     		movs	r3, #64
 206 005a 0293     		str	r3, [sp, #8]
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 87 5 is_stmt 1 view .LVU61
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 87 26 is_stmt 0 view .LVU62
 209 005c 0024     		movs	r4, #0
 210 005e 0394     		str	r4, [sp, #12]
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 211              		.loc 1 88 5 is_stmt 1 view .LVU63
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 212              		.loc 1 88 26 is_stmt 0 view .LVU64
 213 0060 0494     		str	r4, [sp, #16]
  89:Core/Src/spi.c **** 
 214              		.loc 1 89 5 is_stmt 1 view .LVU65
 215 0062 02A9     		add	r1, sp, #8
 216 0064 2846     		mov	r0, r5
 217 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 218              	.LVL7:
  92:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 7


 219              		.loc 1 92 5 view .LVU66
 220 006a 2246     		mov	r2, r4
 221 006c 2146     		mov	r1, r4
 222 006e 2320     		movs	r0, #35
 223 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 224              	.LVL8:
  93:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 225              		.loc 1 93 5 view .LVU67
 226 0074 2320     		movs	r0, #35
 227 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 228              	.LVL9:
 229              		.loc 1 98 1 is_stmt 0 view .LVU68
 230 007a CCE7     		b	.L7
 231              	.L12:
 232              		.align	2
 233              	.L11:
 234 007c 00300140 		.word	1073819648
 235 0080 00080140 		.word	1073809408
 236              		.cfi_endproc
 237              	.LFE66:
 239              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 240              		.align	1
 241              		.global	HAL_SPI_MspDeInit
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	HAL_SPI_MspDeInit:
 247              	.LVL10:
 248              	.LFB67:
  99:Core/Src/spi.c **** 
 100:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 101:Core/Src/spi.c **** {
 249              		.loc 1 101 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		.loc 1 101 1 is_stmt 0 view .LVU70
 254 0000 08B5     		push	{r3, lr}
 255              	.LCFI5:
 256              		.cfi_def_cfa_offset 8
 257              		.cfi_offset 3, -8
 258              		.cfi_offset 14, -4
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 259              		.loc 1 103 3 is_stmt 1 view .LVU71
 260              		.loc 1 103 15 is_stmt 0 view .LVU72
 261 0002 0268     		ldr	r2, [r0]
 262              		.loc 1 103 5 view .LVU73
 263 0004 084B     		ldr	r3, .L17
 264 0006 9A42     		cmp	r2, r3
 265 0008 00D0     		beq	.L16
 266              	.LVL11:
 267              	.L13:
 104:Core/Src/spi.c ****   {
 105:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 8


 108:Core/Src/spi.c ****     /* Peripheral clock disable */
 109:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 110:Core/Src/spi.c **** 
 111:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 112:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
 113:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 114:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 115:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 116:Core/Src/spi.c ****     */
 117:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 120:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 121:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 124:Core/Src/spi.c ****   }
 125:Core/Src/spi.c **** }
 268              		.loc 1 125 1 view .LVU74
 269 000a 08BD     		pop	{r3, pc}
 270              	.LVL12:
 271              	.L16:
 109:Core/Src/spi.c **** 
 272              		.loc 1 109 5 is_stmt 1 view .LVU75
 273 000c 074A     		ldr	r2, .L17+4
 274 000e 9369     		ldr	r3, [r2, #24]
 275 0010 23F48053 		bic	r3, r3, #4096
 276 0014 9361     		str	r3, [r2, #24]
 117:Core/Src/spi.c **** 
 277              		.loc 1 117 5 view .LVU76
 278 0016 F021     		movs	r1, #240
 279 0018 0548     		ldr	r0, .L17+8
 280              	.LVL13:
 117:Core/Src/spi.c **** 
 281              		.loc 1 117 5 is_stmt 0 view .LVU77
 282 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 283              	.LVL14:
 120:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 284              		.loc 1 120 5 is_stmt 1 view .LVU78
 285 001e 2320     		movs	r0, #35
 286 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 287              	.LVL15:
 288              		.loc 1 125 1 is_stmt 0 view .LVU79
 289 0024 F1E7     		b	.L13
 290              	.L18:
 291 0026 00BF     		.align	2
 292              	.L17:
 293 0028 00300140 		.word	1073819648
 294 002c 00100240 		.word	1073876992
 295 0030 00080140 		.word	1073809408
 296              		.cfi_endproc
 297              	.LFE67:
 299              		.global	hspi1
 300              		.section	.bss.hspi1,"aw",%nobits
 301              		.align	2
 302              		.set	.LANCHOR0,. + 0
 305              	hspi1:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 9


 306 0000 00000000 		.space	88
 306      00000000 
 306      00000000 
 306      00000000 
 306      00000000 
 307              		.text
 308              	.Letext0:
 309              		.file 2 "d:\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 310              		.file 3 "d:\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 311              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 312              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 313              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 314              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 315              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 316              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 317              		.file 10 "Core/Inc/main.h"
 318              		.file 11 "Core/Inc/spi.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccitxNha.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:18     .text.MX_SPI1_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:24     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:96     .text.MX_SPI1_Init:00000038 $d
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:102    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:108    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:234    .text.HAL_SPI_MspInit:0000007c $d
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:240    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:246    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:293    .text.HAL_SPI_MspDeInit:00000028 $d
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:305    .bss.hspi1:00000000 hspi1
C:\Users\Admin\AppData\Local\Temp\ccitxNha.s:301    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
