<profile>

<section name = "Vitis HLS Report for 'dut'" level="0">
<item name = "Date">Sun Nov 13 20:47:09 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Big_Data_Ser</item>
<item name = "Solution">baseline (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.60 ns, 5.548 ns, 2.05 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dut_Pipeline_1_fu_130">dut_Pipeline_1, 9, 9, 68.400 ns, 68.400 ns, 9, 9, no</column>
<column name="grp_dut_Pipeline_2_fu_136">dut_Pipeline_2, 9, 9, 68.400 ns, 68.400 ns, 9, 9, no</column>
<column name="grp_dut_Pipeline_3_fu_142">dut_Pipeline_3, 9, 9, 68.400 ns, 68.400 ns, 9, 9, no</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_38_1_fu_148">dut_Pipeline_VITIS_LOOP_38_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_73_2_fu_160">dut_Pipeline_VITIS_LOOP_73_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 275, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 3, 5563, 6752, -</column>
<column name="Memory">0, -, 128, 12, 0</column>
<column name="Multiplexer">-, -, -, 507, -</column>
<column name="Register">-, -, 467, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 5, 14, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 208, 360, 0</column>
<column name="grp_dut_Pipeline_1_fu_130">dut_Pipeline_1, 0, 0, 5, 46, 0</column>
<column name="grp_dut_Pipeline_2_fu_136">dut_Pipeline_2, 0, 0, 5, 46, 0</column>
<column name="grp_dut_Pipeline_3_fu_142">dut_Pipeline_3, 0, 0, 5, 46, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_38_1_fu_148">dut_Pipeline_VITIS_LOOP_38_1, 0, 0, 519, 921, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_73_2_fu_160">dut_Pipeline_VITIS_LOOP_73_2, 0, 0, 3840, 3894, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 754, 1438, 0</column>
<column name="mul_32s_34ns_65_5_1_U19">mul_32s_34ns_65_5_1, 0, 3, 227, 1, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ptr_col2_U">ptr_col2_RAM_AUTO_1R1W, 0, 32, 4, 0, 7, 32, 1, 224</column>
<column name="ptr_col2_base_U">ptr_col2_RAM_AUTO_1R1W, 0, 32, 4, 0, 7, 32, 1, 224</column>
<column name="ptr_col_U">ptr_col_RAM_AUTO_1R1W, 0, 64, 4, 0, 7, 32, 1, 224</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln41_fu_173_p2">+, 0, 0, 71, 64, 2</column>
<column name="sub_fu_244_p2">+, 0, 0, 36, 29, 2</column>
<column name="neg_mul_fu_212_p2">-, 0, 0, 72, 1, 65</column>
<column name="neg_ti_fu_232_p2">-, 0, 0, 36, 1, 29</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="empty_40_fu_238_p3">select, 0, 0, 29, 1, 29</column>
<column name="empty_fu_226_p3">select, 0, 0, 29, 1, 29</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="gmem_ARADDR">20, 4, 64, 256</column>
<column name="gmem_ARLEN">20, 4, 32, 128</column>
<column name="gmem_ARVALID">20, 4, 1, 4</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_AWLEN">14, 3, 32, 96</column>
<column name="gmem_AWVALID">14, 3, 1, 3</column>
<column name="gmem_BREADY">14, 3, 1, 3</column>
<column name="gmem_RREADY">20, 4, 1, 4</column>
<column name="gmem_WDATA">14, 3, 8, 24</column>
<column name="gmem_WSTRB">14, 3, 1, 3</column>
<column name="gmem_WVALID">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="ptr_col2_address0">20, 4, 3, 12</column>
<column name="ptr_col2_base_address0">20, 4, 3, 12</column>
<column name="ptr_col2_base_ce0">20, 4, 1, 4</column>
<column name="ptr_col2_base_d0">14, 3, 32, 96</column>
<column name="ptr_col2_base_we0">14, 3, 1, 3</column>
<column name="ptr_col2_ce0">20, 4, 1, 4</column>
<column name="ptr_col2_d0">20, 4, 32, 128</column>
<column name="ptr_col2_we0">20, 4, 1, 4</column>
<column name="ptr_col_address0">20, 4, 3, 12</column>
<column name="ptr_col_ce0">20, 4, 1, 4</column>
<column name="ptr_col_ce1">9, 2, 1, 2</column>
<column name="ptr_col_d0">20, 4, 32, 128</column>
<column name="ptr_col_we0">20, 4, 1, 4</column>
<column name="ptr_col_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln41_reg_266">64, 0, 64, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="dst_buff_read_reg_254">64, 0, 64, 0</column>
<column name="gmem_addr_1_reg_283">64, 0, 64, 0</column>
<column name="grp_dut_Pipeline_1_fu_130_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_2_fu_136_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_3_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_38_1_fu_148_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_73_2_fu_160_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_reg_289">65, 0, 65, 0</column>
<column name="neg_mul_reg_300">65, 0, 65, 0</column>
<column name="next_col_idx_V_reg_310">3, 0, 3, 0</column>
<column name="src_buff_read_reg_260">64, 0, 64, 0</column>
<column name="sub_reg_305">29, 0, 29, 0</column>
<column name="tmp_4_reg_294">29, 0, 29, 0</column>
<column name="tmp_reg_277">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
