// Seed: 487176133
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1'd0;
  always disable id_7;
  assign id_3 = 1;
  assign id_3 = 1'b0;
  assign id_5 = 1 ? id_2 : id_1;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1
);
  assign id_1 = id_0;
  integer id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
