

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Thu Apr 25 16:16:29 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       int_to_short (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compression_fu_580  |compression  |     6205|     6250|  62.050 us|  62.500 us|  6205|  6250|       no|
        |grp_wah_fu_594          |wah          |      660|      660|   6.600 us|   6.600 us|   660|   660|       no|
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1           |      441|      441|         1|          -|          -|    441|        no|
        |- Loop 2           |    88200|    88200|         1|          -|          -|  88200|        no|
        |- VITIS_LOOP_84_2  |      100|      100|         1|          -|          -|    100|        no|
        |- VITIS_LOOP_97_3  |        ?|        ?|  6 ~ 6970|          -|          -|      ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|   11|    6492|  10681|    -|
|Memory           |      130|    -|       5|      8|    0|
|Multiplexer      |        -|    -|       -|    962|    -|
|Register         |        -|    -|    1376|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      131|   11|    7873|  12772|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       46|    5|       7|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_compression_fu_580             |compression                    |        1|   1|  2146|  4419|    0|
    |control_r_s_axi_U                  |control_r_s_axi                |        0|   0|   508|   840|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U52  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|   143|   321|    0|
    |gmem_m_axi_U                       |gmem_m_axi                     |        0|   0|   718|  1318|    0|
    |mul_32s_8s_40_2_1_U54              |mul_32s_8s_40_2_1              |        0|   1|   165|    50|    0|
    |mul_32s_8s_40_2_1_U55              |mul_32s_8s_40_2_1              |        0|   1|   165|    50|    0|
    |sitofp_32s_32_6_no_dsp_1_U53       |sitofp_32s_32_6_no_dsp_1       |        0|   0|     0|     0|    0|
    |srem_32ns_18ns_17_36_seq_1_U56     |srem_32ns_18ns_17_36_seq_1     |        0|   0|   394|   238|    0|
    |srem_32ns_18ns_32_36_seq_1_U57     |srem_32ns_18ns_32_36_seq_1     |        0|   0|   394|   238|    0|
    |grp_wah_fu_594                     |wah                            |        0|   5|  1859|  3207|    0|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                              |                               |        1|  11|  6492| 10681|    0|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+--------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |          Memory          |                Module                | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+--------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |compression_buffer_U      |compression_buffer_RAM_AUTO_1R1W      |        1|  0|   0|    0|    441|   16|     1|         7056|
    |control_signals_buffer_U  |control_signals_buffer_RAM_AUTO_1R1W  |        0|  5|   8|    0|    100|    5|     1|          500|
    |delay_buffer_U            |delay_buffer_RAM_AUTO_1R1W            |      128|  0|   0|    0|  88200|   16|     1|      1411200|
    |wah_values_buffer_U       |wah_values_buffer_RAM_AUTO_1R1W       |        1|  0|   0|    0|    100|   16|     1|         1600|
    +--------------------------+--------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                     |                                      |      130|  5|   8|    0|  88841|   53|     4|      1420356|
    +--------------------------+--------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_fu_1072_p2              |         +|   0|  0|   14|           9|           8|
    |add_ln84_fu_698_p2                |         +|   0|  0|   14|           7|           1|
    |current_sample_fu_833_p2          |         +|   0|  0|   39|          32|           1|
    |empty_53_fu_637_p2                |         +|   0|  0|   14|           9|           1|
    |empty_56_fu_667_p2                |         +|   0|  0|   24|          17|           1|
    |grp_fu_1028_p0                    |         +|   0|  0|   39|          32|           1|
    |output_fu_1190_p2                 |         +|   0|  0|   23|          16|          16|
    |r_V_fu_859_p2                     |         +|   0|  0|   39|          32|          32|
    |result_fu_980_p2                  |         +|   0|  0|   23|          16|          16|
    |ret_V_2_fu_903_p2                 |         +|   0|  0|   23|          16|           1|
    |ret_V_fu_961_p2                   |         +|   0|  0|   23|          16|           1|
    |grp_fu_1016_p0                    |         -|   0|  0|   39|          32|          32|
    |negative_threshold_fu_778_p2      |         -|   0|  0|   23|           1|          16|
    |r_V_2_fu_864_p2                   |         -|   0|  0|   39|          32|          32|
    |result_1_fu_922_p2                |         -|   0|  0|   23|          16|          16|
    |result_V_4_fu_1165_p2             |         -|   0|  0|   23|           1|          16|
    |sub_ln1512_fu_1086_p2             |         -|   0|  0|   15|           7|           8|
    |ap_block_state75_on_subcall_done  |       and|   0|  0|    2|           1|           1|
    |ap_condition_1800                 |       and|   0|  0|    2|           1|           1|
    |exitcond3712_fu_661_p2            |      icmp|   0|  0|   13|          17|          17|
    |exitcond3725_fu_631_p2            |      icmp|   0|  0|   11|           9|           8|
    |icmp_ln1049_1_fu_898_p2           |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln1049_fu_956_p2             |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln148_fu_849_p2              |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln150_fu_854_p2              |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln84_fu_692_p2               |      icmp|   0|  0|   10|           7|           6|
    |r_V_7_fu_1124_p2                  |      lshr|   0|  0|  179|          63|          63|
    |ap_block_state75                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state77                  |        or|   0|  0|    2|           1|           1|
    |or_ln105_fu_839_p2                |        or|   0|  0|   32|          32|           4|
    |or_ln110_fu_989_p2                |        or|   0|  0|   32|          32|           3|
    |or_ln115_fu_1171_p2               |        or|   0|  0|   32|          32|           2|
    |or_ln120_fu_1210_p2               |        or|   0|  0|   32|          32|           1|
    |result_V_fu_1184_p3               |    select|   0|  0|   16|           1|          16|
    |ret_V_1_fu_973_p3                 |    select|   0|  0|   16|           1|          16|
    |ret_V_3_fu_915_p3                 |    select|   0|  0|   16|           1|          16|
    |select_ln1048_1_fu_908_p3         |    select|   0|  0|   16|           1|          16|
    |select_ln1048_fu_966_p3           |    select|   0|  0|   16|           1|          16|
    |ush_fu_1096_p3                    |    select|   0|  0|    9|           1|           9|
    |val_fu_1158_p3                    |    select|   0|  0|   16|           1|          16|
    |r_V_8_fu_1130_p2                  |       shl|   0|  0|  179|          63|          63|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1121|         651|         525|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |INPUT_r_TDATA_blk_n                   |    9|          2|    1|          2|
    |OUTPUT_r_TDATA_blk_n                  |    9|          2|    1|          2|
    |OUTPUT_r_TLAST_int_regslice           |   14|          3|    1|          3|
    |ap_NS_fsm                             |  385|         78|    1|         78|
    |ap_phi_mux_empty_64_phi_fu_562_p4     |    9|          2|   32|         64|
    |ap_phi_mux_tmp_short_9_phi_fu_573_p4  |    9|          2|   16|         32|
    |compression_buffer_address0           |   14|          3|    9|         27|
    |compression_buffer_ce0                |   14|          3|    1|          3|
    |compression_buffer_d0                 |   14|          3|   16|         48|
    |compression_buffer_index_1_fu_284     |    9|          2|   16|         32|
    |compression_buffer_we0                |   14|          3|    1|          3|
    |control_signals_buffer_address0       |   14|          3|    7|         21|
    |control_signals_buffer_ce0            |   14|          3|    1|          3|
    |control_signals_buffer_d0             |   14|          3|    5|         15|
    |control_signals_buffer_we0            |   14|          3|    1|          3|
    |current_sample_1_fu_272               |    9|          2|   32|         64|
    |debug_output_local_0_fu_292           |    9|          2|   32|         64|
    |delay_buffer_address0                 |   20|          4|   17|         68|
    |delay_buffer_d0                       |   14|          3|   16|         48|
    |delay_buffer_index_fu_280             |    9|          2|   32|         64|
    |empty_54_fu_264                       |    9|          2|   17|         34|
    |empty_58_fu_276                       |    9|          2|   32|         64|
    |empty_61_reg_487                      |   14|          3|   32|         96|
    |empty_62_reg_515                      |    9|          2|   32|         64|
    |empty_63_reg_537                      |    9|          2|   32|         64|
    |empty_64_reg_559                      |    9|          2|   32|         64|
    |empty_fu_244                          |    9|          2|    9|         18|
    |gmem_ARADDR                           |   14|          3|   64|        192|
    |gmem_ARLEN                            |   14|          3|   32|         96|
    |gmem_ARVALID                          |   14|          3|    1|          3|
    |gmem_RREADY                           |   14|          3|    1|          3|
    |gmem_blk_n_AR                         |    9|          2|    1|          2|
    |gmem_blk_n_R                          |    9|          2|    1|          2|
    |grp_fu_607_ce                         |   14|          3|    1|          3|
    |grp_fu_607_p0                         |   20|          4|   32|        128|
    |grp_fu_607_p1                         |   20|          4|   32|        128|
    |grp_fu_611_ce                         |   14|          3|    1|          3|
    |grp_fu_611_p0                         |   20|          4|   32|        128|
    |i_fu_268                              |    9|          2|    7|         14|
    |tmp_short_2_reg_548                   |    9|          2|   16|         32|
    |tmp_short_4_reg_526                   |    9|          2|   16|         32|
    |tmp_short_9_reg_570                   |    9|          2|   16|         32|
    |tmp_short_reg_501                     |   14|          3|   16|         48|
    |wah_buffer_index_1_fu_288             |    9|          2|   16|         32|
    |wah_values_buffer_address0            |   14|          3|    7|         21|
    |wah_values_buffer_ce0                 |   14|          3|    1|          3|
    |wah_values_buffer_d0                  |   14|          3|   16|         48|
    |wah_values_buffer_we0                 |   14|          3|    1|          3|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  962|        202|  734|       2001|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  77|   0|   77|          0|
    |compression_buffer_index_1_fu_284         |  16|   0|   16|          0|
    |compression_max_threshold_read_reg_1277   |  32|   0|   32|          0|
    |compression_min_threshold_read_reg_1282   |  32|   0|   32|          0|
    |compression_zero_threshold_read_reg_1272  |  32|   0|   32|          0|
    |control_read_reg_1300                     |   8|   0|    8|          0|
    |conv2_i_reg_1592                          |  32|   0|   32|          0|
    |conv7_i_i_i_reg_1410                      |  40|   0|   40|          0|
    |current_sample_1_fu_272                   |  32|   0|   32|          0|
    |current_sample_reg_1462                   |  32|   0|   32|          0|
    |data_V_reg_1602                           |  32|   0|   32|          0|
    |dc_reg_1597                               |  32|   0|   32|          0|
    |debug_output_local_0_fu_292               |  32|   0|   32|          0|
    |delay_buffer_index_fu_280                 |  32|   0|   32|          0|
    |delay_buffer_index_load_reg_1557          |  32|   0|   32|          0|
    |delay_buffer_load_reg_1582                |  16|   0|   16|          0|
    |delay_mult_read_reg_1267                  |  32|   0|   32|          0|
    |delay_samples_read_reg_1262               |  32|   0|   32|          0|
    |distortion_clip_factor_read_reg_1287      |   8|   0|    8|          0|
    |distortion_threshold_read_reg_1292        |  32|   0|   32|          0|
    |empty_54_fu_264                           |  17|   0|   17|          0|
    |empty_58_fu_276                           |  32|   0|   32|          0|
    |empty_59_reg_1399                         |  16|   0|   16|          0|
    |empty_61_reg_487                          |  32|   0|   32|          0|
    |empty_62_reg_515                          |  32|   0|   32|          0|
    |empty_63_reg_537                          |  32|   0|   32|          0|
    |empty_64_reg_559                          |  32|   0|   32|          0|
    |empty_fu_244                              |   9|   0|    9|          0|
    |gmem_addr_read_reg_1394                   |  32|   0|   32|          0|
    |grp_compression_fu_580_ap_start_reg       |   1|   0|    1|          0|
    |grp_wah_fu_594_ap_start_reg               |   1|   0|    1|          0|
    |i_fu_268                                  |   7|   0|    7|          0|
    |isNeg_reg_1612                            |   1|   0|    1|          0|
    |negative_threshold_reg_1405               |  16|   0|   16|          0|
    |or_ln105_reg_1467                         |  31|   0|   32|          1|
    |p_Result_13_reg_1607                      |  23|   0|   23|          0|
    |r_V_10_reg_1495                           |  40|   0|   40|          0|
    |r_V_2_reg_1485                            |  32|   0|   32|          0|
    |r_V_9_reg_1522                            |  40|   0|   40|          0|
    |r_V_reg_1480                              |  32|   0|   32|          0|
    |result_V_4_reg_1627                       |  16|   0|   16|          0|
    |ret_V_3_cast_reg_1500                     |  16|   0|   16|          0|
    |ret_V_cast_reg_1527                       |  16|   0|   16|          0|
    |srem_ln209_reg_1572                       |  17|   0|   17|          0|
    |tmp_12_reg_1380                           |   1|   0|    1|          0|
    |tmp_13_reg_1384                           |   1|   0|    1|          0|
    |tmp_dest_V_reg_1451                       |   6|   0|    6|          0|
    |tmp_id_V_reg_1446                         |   5|   0|    5|          0|
    |tmp_keep_V_reg_1427                       |   4|   0|    4|          0|
    |tmp_last_V_reg_1442                       |   1|   0|    1|          0|
    |tmp_reg_1376                              |   1|   0|    1|          0|
    |tmp_short_2_reg_548                       |  16|   0|   16|          0|
    |tmp_short_4_reg_526                       |  16|   0|   16|          0|
    |tmp_short_9_reg_570                       |  16|   0|   16|          0|
    |tmp_short_reg_501                         |  16|   0|   16|          0|
    |tmp_strb_V_reg_1432                       |   4|   0|    4|          0|
    |tmp_user_V_reg_1437                       |   2|   0|    2|          0|
    |trunc_ln1049_1_reg_1507                   |   7|   0|    7|          0|
    |trunc_ln1049_reg_1534                     |   7|   0|    7|          0|
    |trunc_ln24_reg_1307                       |   1|   0|    1|          0|
    |trunc_ln77_reg_1422                       |  31|   0|   31|          0|
    |ush_reg_1617                              |   9|   0|    9|          0|
    |val_reg_1622                              |  16|   0|   16|          0|
    |wah_buffer_index_1_fu_288                 |  16|   0|   16|          0|
    |wah_coeffs_read_reg_1256                  |  64|   0|   64|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1376|   0| 1377|          1|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    8|         s_axi|          control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    8|         s_axi|          control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|         s_axi|          control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|         s_axi|          control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|m_axi_gmem_AWVALID       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|         m_axi|               gmem|       pointer|
|INPUT_r_TDATA            |   in|   32|          axis|   INPUT_r_V_data_V|       pointer|
|INPUT_r_TVALID           |   in|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TREADY           |  out|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TDEST            |   in|    6|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TKEEP            |   in|    4|          axis|   INPUT_r_V_keep_V|       pointer|
|INPUT_r_TSTRB            |   in|    4|          axis|   INPUT_r_V_strb_V|       pointer|
|INPUT_r_TUSER            |   in|    2|          axis|   INPUT_r_V_user_V|       pointer|
|INPUT_r_TLAST            |   in|    1|          axis|   INPUT_r_V_last_V|       pointer|
|INPUT_r_TID              |   in|    5|          axis|     INPUT_r_V_id_V|       pointer|
|OUTPUT_r_TDATA           |  out|   32|          axis|  OUTPUT_r_V_data_V|       pointer|
|OUTPUT_r_TVALID          |  out|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TREADY          |   in|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TDEST           |  out|    6|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TKEEP           |  out|    4|          axis|  OUTPUT_r_V_keep_V|       pointer|
|OUTPUT_r_TSTRB           |  out|    4|          axis|  OUTPUT_r_V_strb_V|       pointer|
|OUTPUT_r_TUSER           |  out|    2|          axis|  OUTPUT_r_V_user_V|       pointer|
|OUTPUT_r_TLAST           |  out|    1|          axis|  OUTPUT_r_V_last_V|       pointer|
|OUTPUT_r_TID             |  out|    5|          axis|    OUTPUT_r_V_id_V|       pointer|
+-------------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 21 18 15 
15 --> 16 
16 --> 17 
17 --> 21 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 23 
22 --> 23 
23 --> 24 74 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 77 
76 --> 14 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 78 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%wah_coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wah_coeffs" [guitar_effects.cpp:24]   --->   Operation 79 'read' 'wah_coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_samples" [guitar_effects.cpp:24]   --->   Operation 80 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %delay_mult" [guitar_effects.cpp:24]   --->   Operation 81 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_zero_threshold" [guitar_effects.cpp:24]   --->   Operation 82 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_max_threshold" [guitar_effects.cpp:24]   --->   Operation 83 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_min_threshold" [guitar_effects.cpp:24]   --->   Operation 84 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %distortion_clip_factor" [guitar_effects.cpp:24]   --->   Operation 85 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %distortion_threshold" [guitar_effects.cpp:24]   --->   Operation 86 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %control" [guitar_effects.cpp:24]   --->   Operation 87 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i8 %control_read" [guitar_effects.cpp:24]   --->   Operation 88 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln24 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22" [guitar_effects.cpp:24]   --->   Operation 89 'spectopmodule' 'spectopmodule_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln24 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [guitar_effects.cpp:24]   --->   Operation 90 'specinterface' 'specinterface_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r_V_data_V"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_keep_V"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_strb_V"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axilite_out"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_threshold"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %distortion_clip_factor"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_min_threshold"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_max_threshold"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_zero_threshold"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tempo"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_19, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_19, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_output"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_output, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_20, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_output, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %starting_sample"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %starting_sample, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_21, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %starting_sample, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (3.25ns)   --->   "%compression_buffer = alloca i64 1" [guitar_effects.cpp:67]   --->   Operation 147 'alloca' 'compression_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 441> <RAM>
ST_1 : Operation 148 [1/1] (3.25ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:76]   --->   Operation 148 'alloca' 'delay_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 88200> <RAM>
ST_1 : Operation 149 [1/1] (3.25ns)   --->   "%wah_values_buffer = alloca i64 1" [guitar_effects.cpp:81]   --->   Operation 149 'alloca' 'wah_values_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 150 [1/1] (2.32ns)   --->   "%control_signals_buffer = alloca i64 1" [guitar_effects.cpp:82]   --->   Operation 150 'alloca' 'control_signals_buffer' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln67 = store i9 0, i9 %empty" [guitar_effects.cpp:67]   --->   Operation 151 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln67 = br void %memset.loop68" [guitar_effects.cpp:67]   --->   Operation 152 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%p_load = load i9 %empty"   --->   Operation 153 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %p_load"   --->   Operation 154 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.66ns)   --->   "%exitcond3725 = icmp_eq  i9 %p_load, i9 441"   --->   Operation 155 'icmp' 'exitcond3725' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 156 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.82ns)   --->   "%empty_53 = add i9 %p_load, i9 1"   --->   Operation 157 'add' 'empty_53' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3725, void %memset.loop68.split, void %memset.loop.preheader"   --->   Operation 158 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%compression_buffer_addr = getelementptr i16 %compression_buffer, i64 0, i64 %p_cast"   --->   Operation 159 'getelementptr' 'compression_buffer_addr' <Predicate = (!exitcond3725)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i9 %compression_buffer_addr"   --->   Operation 160 'store' 'store_ln0' <Predicate = (!exitcond3725)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 441> <RAM>
ST_2 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty_53, i9 %empty"   --->   Operation 161 'store' 'store_ln0' <Predicate = (!exitcond3725)> <Delay = 1.58>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop68"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!exitcond3725)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%empty_54 = alloca i32 1"   --->   Operation 163 'alloca' 'empty_54' <Predicate = (exitcond3725)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %empty_54"   --->   Operation 164 'store' 'store_ln0' <Predicate = (exitcond3725)> <Delay = 1.58>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 165 'br' 'br_ln0' <Predicate = (exitcond3725)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.68>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%p_load57 = load i17 %empty_54"   --->   Operation 166 'load' 'p_load57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%p_cast4 = zext i17 %p_load57"   --->   Operation 167 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (2.43ns)   --->   "%exitcond3712 = icmp_eq  i17 %p_load57, i17 88200"   --->   Operation 168 'icmp' 'exitcond3712' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 88200, i64 88200, i64 88200"   --->   Operation 169 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (2.10ns)   --->   "%empty_56 = add i17 %p_load57, i17 1"   --->   Operation 170 'add' 'empty_56' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3712, void %memset.loop.split, void %for.inc14.preheader"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i16 %delay_buffer, i64 0, i64 %p_cast4"   --->   Operation 172 'getelementptr' 'delay_buffer_addr' <Predicate = (!exitcond3712)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i17 %delay_buffer_addr"   --->   Operation 173 'store' 'store_ln0' <Predicate = (!exitcond3712)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 88200> <RAM>
ST_3 : Operation 174 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %empty_56, i17 %empty_54"   --->   Operation 174 'store' 'store_ln0' <Predicate = (!exitcond3712)> <Delay = 1.58>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!exitcond3712)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 176 'alloca' 'i' <Predicate = (exitcond3712)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.58ns)   --->   "%store_ln84 = store i7 0, i7 %i" [guitar_effects.cpp:84]   --->   Operation 177 'store' 'store_ln84' <Predicate = (exitcond3712)> <Delay = 1.58>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc14" [guitar_effects.cpp:84]   --->   Operation 178 'br' 'br_ln84' <Predicate = (exitcond3712)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.74>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [guitar_effects.cpp:84]   --->   Operation 179 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %i_2" [guitar_effects.cpp:84]   --->   Operation 180 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (1.48ns)   --->   "%icmp_ln84 = icmp_eq  i7 %i_2, i7 100" [guitar_effects.cpp:84]   --->   Operation 181 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 182 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.87ns)   --->   "%add_ln84 = add i7 %i_2, i7 1" [guitar_effects.cpp:84]   --->   Operation 183 'add' 'add_ln84' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc14.split, void %for.end16" [guitar_effects.cpp:84]   --->   Operation 184 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [guitar_effects.cpp:84]   --->   Operation 185 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i16 %wah_values_buffer, i64 0, i64 %zext_ln84" [guitar_effects.cpp:85]   --->   Operation 186 'getelementptr' 'wah_values_buffer_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln85 = store i16 0, i7 %wah_values_buffer_addr" [guitar_effects.cpp:85]   --->   Operation 187 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%control_signals_buffer_addr = getelementptr i5 %control_signals_buffer, i64 0, i64 %zext_ln84" [guitar_effects.cpp:86]   --->   Operation 188 'getelementptr' 'control_signals_buffer_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln86 = store i5 0, i7 %control_signals_buffer_addr" [guitar_effects.cpp:86]   --->   Operation 189 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_4 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln84 = store i7 %add_ln84, i7 %i" [guitar_effects.cpp:84]   --->   Operation 190 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.58>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc14" [guitar_effects.cpp:84]   --->   Operation 191 'br' 'br_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%current_sample_1 = alloca i32 1"   --->   Operation 192 'alloca' 'current_sample_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%empty_58 = alloca i32 1"   --->   Operation 193 'alloca' 'empty_58' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%delay_buffer_index = alloca i32 1"   --->   Operation 194 'alloca' 'delay_buffer_index' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%compression_buffer_index_1 = alloca i32 1"   --->   Operation 195 'alloca' 'compression_buffer_index_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%wah_buffer_index_1 = alloca i32 1"   --->   Operation 196 'alloca' 'wah_buffer_index_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%debug_output_local_0 = alloca i32 1"   --->   Operation 197 'alloca' 'debug_output_local_0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 3" [guitar_effects.cpp:24]   --->   Operation 198 'bitselect' 'tmp' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 2" [guitar_effects.cpp:24]   --->   Operation 199 'bitselect' 'tmp_12' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 1" [guitar_effects.cpp:24]   --->   Operation 200 'bitselect' 'tmp_13' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (1.58ns)   --->   "%store_ln97 = store i16 0, i16 %wah_buffer_index_1" [guitar_effects.cpp:97]   --->   Operation 201 'store' 'store_ln97' <Predicate = (icmp_ln84)> <Delay = 1.58>
ST_4 : Operation 202 [1/1] (1.58ns)   --->   "%store_ln97 = store i16 0, i16 %compression_buffer_index_1" [guitar_effects.cpp:97]   --->   Operation 202 'store' 'store_ln97' <Predicate = (icmp_ln84)> <Delay = 1.58>
ST_4 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %delay_buffer_index" [guitar_effects.cpp:97]   --->   Operation 203 'store' 'store_ln97' <Predicate = (icmp_ln84)> <Delay = 1.58>
ST_4 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %empty_58" [guitar_effects.cpp:97]   --->   Operation 204 'store' 'store_ln97' <Predicate = (icmp_ln84)> <Delay = 1.58>
ST_4 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %current_sample_1" [guitar_effects.cpp:97]   --->   Operation 205 'store' 'store_ln97' <Predicate = (icmp_ln84)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %wah_coeffs_read, i32 2, i32 63" [guitar_effects.cpp:94]   --->   Operation 206 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i62 %trunc_ln4" [guitar_effects.cpp:94]   --->   Operation 207 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln94" [guitar_effects.cpp:94]   --->   Operation 208 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:94]   --->   Operation 209 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 210 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:94]   --->   Operation 210 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 211 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:94]   --->   Operation 211 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 212 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:94]   --->   Operation 212 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 213 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:94]   --->   Operation 213 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 214 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:94]   --->   Operation 214 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 215 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:94]   --->   Operation 215 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 216 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [guitar_effects.cpp:94]   --->   Operation 216 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.07>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%empty_59 = trunc i32 %distortion_threshold_read" [guitar_effects.cpp:24]   --->   Operation 217 'trunc' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (2.07ns)   --->   "%negative_threshold = sub i16 0, i16 %empty_59" [guitar_effects.cpp:24]   --->   Operation 218 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%conv7_i_i_i = sext i8 %distortion_clip_factor_read" [guitar_effects.cpp:24]   --->   Operation 219 'sext' 'conv7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %gmem_addr_read, i32 %debug_output_local_0" [guitar_effects.cpp:97]   --->   Operation 220 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln97 = br void %while.body" [guitar_effects.cpp:97]   --->   Operation 221 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%current_sample_1_load = load i32 %current_sample_1" [guitar_effects.cpp:77]   --->   Operation 222 'load' 'current_sample_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%p_load58 = load i32 %empty_58" [guitar_effects.cpp:105]   --->   Operation 223 'load' 'p_load58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %current_sample_1_load" [guitar_effects.cpp:77]   --->   Operation 224 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [guitar_effects.cpp:77]   --->   Operation 225 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%empty_60 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 226 'read' 'empty_60' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i54 %empty_60"   --->   Operation 227 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_60"   --->   Operation 228 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_60"   --->   Operation 229 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_60"   --->   Operation 230 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_60"   --->   Operation 231 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_60"   --->   Operation 232 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_60"   --->   Operation 233 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_short_8 = trunc i32 %tmp_data_V"   --->   Operation 234 'trunc' 'tmp_short_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (2.55ns)   --->   "%current_sample = add i32 %current_sample_1_load, i32 1" [guitar_effects.cpp:123]   --->   Operation 235 'add' 'current_sample' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (1.70ns)   --->   "%br_ln104 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:104]   --->   Operation 236 'br' 'br_ln104' <Predicate = true> <Delay = 1.70>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln105 = or i32 %p_load58, i32 8" [guitar_effects.cpp:105]   --->   Operation 237 'or' 'or_ln105' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i16 %tmp_short_8" [guitar_effects.cpp:148]   --->   Operation 238 'sext' 'sext_ln148' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln148 = icmp_sgt  i32 %sext_ln148, i32 %distortion_threshold_read" [guitar_effects.cpp:148]   --->   Operation 239 'icmp' 'icmp_ln148' <Predicate = (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %if.else.i, void %if.then.i_ifconv" [guitar_effects.cpp:148]   --->   Operation 240 'br' 'br_ln148' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (2.42ns)   --->   "%icmp_ln150 = icmp_slt  i16 %tmp_short_8, i16 %negative_threshold" [guitar_effects.cpp:150]   --->   Operation 241 'icmp' 'icmp_ln150' <Predicate = (tmp & !icmp_ln148)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (1.70ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %if.end, void %if.then9.i_ifconv" [guitar_effects.cpp:150]   --->   Operation 242 'br' 'br_ln150' <Predicate = (tmp & !icmp_ln148)> <Delay = 1.70>
ST_14 : Operation 243 [1/1] (2.55ns)   --->   "%r_V = add i32 %sext_ln148, i32 %distortion_threshold_read" [guitar_effects.cpp:151]   --->   Operation 243 'add' 'r_V' <Predicate = (tmp & !icmp_ln148 & icmp_ln150)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (2.55ns)   --->   "%r_V_2 = sub i32 %sext_ln148, i32 %distortion_threshold_read" [guitar_effects.cpp:149]   --->   Operation 244 'sub' 'r_V_2' <Predicate = (tmp & icmp_ln148)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i32 %r_V"   --->   Operation 245 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [2/2] (6.91ns)   --->   "%r_V_10 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 246 'mul' 'r_V_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 247 [1/2] (6.91ns)   --->   "%r_V_10 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 247 'mul' 'r_V_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%ret_V_3_cast = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %r_V_10, i32 7, i32 22"   --->   Operation 248 'partselect' 'ret_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln1049_1 = trunc i40 %r_V_10"   --->   Operation 249 'trunc' 'trunc_ln1049_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 4.15>
ST_17 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_10, i32 39"   --->   Operation 250 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (1.48ns)   --->   "%icmp_ln1049_1 = icmp_eq  i7 %trunc_ln1049_1, i7 0"   --->   Operation 251 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [1/1] (2.07ns)   --->   "%ret_V_2 = add i16 %ret_V_3_cast, i16 1"   --->   Operation 252 'add' 'ret_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln1048_1 = select i1 %icmp_ln1049_1, i16 %ret_V_3_cast, i16 %ret_V_2"   --->   Operation 253 'select' 'select_ln1048_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%ret_V_3 = select i1 %p_Result_8, i16 %select_ln1048_1, i16 %ret_V_3_cast"   --->   Operation 254 'select' 'ret_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (2.07ns) (out node of the LUT)   --->   "%result_1 = sub i16 %ret_V_3, i16 %empty_59" [guitar_effects.cpp:151]   --->   Operation 255 'sub' 'result_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [1/1] (1.70ns)   --->   "%br_ln152 = br void %if.end" [guitar_effects.cpp:152]   --->   Operation 256 'br' 'br_ln152' <Predicate = true> <Delay = 1.70>

State 18 <SV = 14> <Delay = 6.91>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i32 %r_V_2"   --->   Operation 257 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [2/2] (6.91ns)   --->   "%r_V_9 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 258 'mul' 'r_V_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 6.91>
ST_19 : Operation 259 [1/2] (6.91ns)   --->   "%r_V_9 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 259 'mul' 'r_V_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %r_V_9, i32 7, i32 22"   --->   Operation 260 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i40 %r_V_9"   --->   Operation 261 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>

State 20 <SV = 16> <Delay = 4.15>
ST_20 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_9, i32 39"   --->   Operation 262 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (1.48ns)   --->   "%icmp_ln1049 = icmp_eq  i7 %trunc_ln1049, i7 0"   --->   Operation 263 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (2.07ns)   --->   "%ret_V = add i16 %ret_V_cast, i16 1"   --->   Operation 264 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i16 %ret_V_cast, i16 %ret_V"   --->   Operation 265 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%ret_V_1 = select i1 %p_Result_s, i16 %select_ln1048, i16 %ret_V_cast"   --->   Operation 266 'select' 'ret_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (2.07ns) (out node of the LUT)   --->   "%result = add i16 %ret_V_1, i16 %empty_59" [guitar_effects.cpp:149]   --->   Operation 267 'add' 'result' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (1.70ns)   --->   "%br_ln150 = br void %if.end" [guitar_effects.cpp:150]   --->   Operation 268 'br' 'br_ln150' <Predicate = true> <Delay = 1.70>

State 21 <SV = 17> <Delay = 6.13>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%empty_61 = phi i32 %or_ln105, void %if.then.i_ifconv, i32 %or_ln105, void %if.then9.i_ifconv, i32 %p_load58, void %while.body, i32 %or_ln105, void %if.else.i" [guitar_effects.cpp:105]   --->   Operation 269 'phi' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_short = phi i16 %result, void %if.then.i_ifconv, i16 %result_1, void %if.then9.i_ifconv, i16 %tmp_short_8, void %while.body, i16 %tmp_short_8, void %if.else.i"   --->   Operation 270 'phi' 'tmp_short' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln108 = br i1 %tmp_12, void %if.end28, void %if.then24" [guitar_effects.cpp:108]   --->   Operation 271 'br' 'br_ln108' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%compression_buffer_index_1_load = load i16 %compression_buffer_index_1" [guitar_effects.cpp:111]   --->   Operation 272 'load' 'compression_buffer_index_1_load' <Predicate = (tmp_12)> <Delay = 0.00>
ST_21 : Operation 273 [2/2] (6.13ns)   --->   "%call_ret = call i32 @compression, i16 %tmp_short, i32 %compression_min_threshold_read, i32 %compression_max_threshold_read, i32 %compression_zero_threshold_read, i16 %compression_buffer, i16 %compression_buffer_index_1_load, i32 %current_sample_1_load, i8 %lpf_coefficients" [guitar_effects.cpp:111]   --->   Operation 273 'call' 'call_ret' <Predicate = (tmp_12)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 18> <Delay = 6.17>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln110 = or i32 %empty_61, i32 4" [guitar_effects.cpp:110]   --->   Operation 274 'or' 'or_ln110' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 275 [1/2] (4.58ns)   --->   "%call_ret = call i32 @compression, i16 %tmp_short, i32 %compression_min_threshold_read, i32 %compression_max_threshold_read, i32 %compression_zero_threshold_read, i16 %compression_buffer, i16 %compression_buffer_index_1_load, i32 %current_sample_1_load, i8 %lpf_coefficients" [guitar_effects.cpp:111]   --->   Operation 275 'call' 'call_ret' <Predicate = true> <Delay = 4.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_short_3 = extractvalue i32 %call_ret" [guitar_effects.cpp:111]   --->   Operation 276 'extractvalue' 'tmp_short_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%compression_buffer_index = extractvalue i32 %call_ret" [guitar_effects.cpp:111]   --->   Operation 277 'extractvalue' 'compression_buffer_index' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (1.58ns)   --->   "%store_ln112 = store i16 %compression_buffer_index, i16 %compression_buffer_index_1" [guitar_effects.cpp:112]   --->   Operation 278 'store' 'store_ln112' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 279 [1/1] (1.58ns)   --->   "%br_ln112 = br void %if.end28" [guitar_effects.cpp:112]   --->   Operation 279 'br' 'br_ln112' <Predicate = true> <Delay = 1.58>

State 23 <SV = 19> <Delay = 6.68>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "%empty_62 = phi i32 %empty_61, void %if.end, i32 %or_ln110, void %if.then24" [guitar_effects.cpp:105]   --->   Operation 280 'phi' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_short_4 = phi i16 %tmp_short, void %if.end, i16 %tmp_short_3, void %if.then24"   --->   Operation 281 'phi' 'tmp_short_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 282 [1/1] (1.58ns)   --->   "%br_ln113 = br i1 %tmp_13, void %if.end36, void %if.then32" [guitar_effects.cpp:113]   --->   Operation 282 'br' 'br_ln113' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%delay_buffer_index_load = load i32 %delay_buffer_index" [guitar_effects.cpp:213]   --->   Operation 283 'load' 'delay_buffer_index_load' <Predicate = (tmp_13)> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (2.55ns)   --->   "%sub_ln209 = sub i32 %delay_buffer_index_load, i32 %delay_samples_read" [guitar_effects.cpp:209]   --->   Operation 284 'sub' 'sub_ln209' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 285 [36/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 285 'srem' 'srem_ln209' <Predicate = (tmp_13)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 286 [1/1] (2.55ns)   --->   "%add_ln213 = add i32 %delay_buffer_index_load, i32 1" [guitar_effects.cpp:213]   --->   Operation 286 'add' 'add_ln213' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [36/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 287 'srem' 'delay_buffer_index_1' <Predicate = (tmp_13)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 4.13>
ST_24 : Operation 288 [35/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 288 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 289 [35/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 289 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 4.13>
ST_25 : Operation 290 [34/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 290 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 291 [34/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 291 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 4.13>
ST_26 : Operation 292 [33/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 292 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 293 [33/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 293 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.13>
ST_27 : Operation 294 [32/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 294 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [32/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 295 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.13>
ST_28 : Operation 296 [31/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 296 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [31/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 297 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.13>
ST_29 : Operation 298 [30/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 298 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 299 [30/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 299 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.13>
ST_30 : Operation 300 [29/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 300 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 301 [29/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 301 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.13>
ST_31 : Operation 302 [28/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 302 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 303 [28/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 303 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.13>
ST_32 : Operation 304 [27/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 304 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 305 [27/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 305 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.13>
ST_33 : Operation 306 [26/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 306 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 307 [26/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 307 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.13>
ST_34 : Operation 308 [25/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 308 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 309 [25/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 309 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.13>
ST_35 : Operation 310 [24/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 310 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 311 [24/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 311 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.13>
ST_36 : Operation 312 [23/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 312 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 313 [23/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 313 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.13>
ST_37 : Operation 314 [22/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 314 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 315 [22/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 315 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.13>
ST_38 : Operation 316 [21/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 316 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 317 [21/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 317 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.13>
ST_39 : Operation 318 [20/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 318 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 319 [20/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 319 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 4.13>
ST_40 : Operation 320 [19/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 320 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 321 [19/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 321 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 4.13>
ST_41 : Operation 322 [18/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 322 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 323 [18/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 323 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 4.13>
ST_42 : Operation 324 [17/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 324 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 325 [17/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 325 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 4.13>
ST_43 : Operation 326 [16/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 326 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 327 [16/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 327 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 4.13>
ST_44 : Operation 328 [15/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 328 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 329 [15/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 329 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 4.13>
ST_45 : Operation 330 [14/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 330 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 331 [14/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 331 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 4.13>
ST_46 : Operation 332 [13/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 332 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 333 [13/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 333 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 4.13>
ST_47 : Operation 334 [12/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 334 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 335 [12/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 335 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 4.13>
ST_48 : Operation 336 [11/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 336 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 337 [11/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 337 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 4.13>
ST_49 : Operation 338 [10/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 338 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 339 [10/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 339 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 4.13>
ST_50 : Operation 340 [9/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 340 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 341 [9/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 341 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 4.13>
ST_51 : Operation 342 [8/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 342 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 343 [8/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 343 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 4.13>
ST_52 : Operation 344 [7/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 344 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 345 [7/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 345 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 4.13>
ST_53 : Operation 346 [6/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 346 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 347 [6/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 347 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 50> <Delay = 4.13>
ST_54 : Operation 348 [5/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 348 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 349 [5/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 349 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 51> <Delay = 4.13>
ST_55 : Operation 350 [4/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 350 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 351 [4/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 351 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 52> <Delay = 4.13>
ST_56 : Operation 352 [3/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 352 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 353 [3/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 353 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 53> <Delay = 4.13>
ST_57 : Operation 354 [2/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 354 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 355 [2/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 355 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 5.72>
ST_58 : Operation 356 [1/36] (4.13ns)   --->   "%srem_ln209 = srem i32 %sub_ln209, i32 88200" [guitar_effects.cpp:209]   --->   Operation 356 'srem' 'srem_ln209' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 357 [1/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln213, i32 88200" [guitar_effects.cpp:213]   --->   Operation 357 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 358 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %delay_buffer_index_1, i32 %delay_buffer_index" [guitar_effects.cpp:117]   --->   Operation 358 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>

State 59 <SV = 55> <Delay = 3.25>
ST_59 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i17 %srem_ln209" [guitar_effects.cpp:209]   --->   Operation 359 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i17 %trunc_ln209" [guitar_effects.cpp:209]   --->   Operation 360 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 361 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i16 %delay_buffer, i64 0, i64 %zext_ln209" [guitar_effects.cpp:209]   --->   Operation 361 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 362 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:209]   --->   Operation 362 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 88200> <RAM>

State 60 <SV = 56> <Delay = 3.25>
ST_60 : Operation 363 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:209]   --->   Operation 363 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 88200> <RAM>

State 61 <SV = 57> <Delay = 6.41>
ST_61 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln209 = sext i16 %delay_buffer_load" [guitar_effects.cpp:209]   --->   Operation 364 'sext' 'sext_ln209' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 365 [6/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %sext_ln209" [guitar_effects.cpp:209]   --->   Operation 365 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 58> <Delay = 6.41>
ST_62 : Operation 366 [5/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %sext_ln209" [guitar_effects.cpp:209]   --->   Operation 366 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 59> <Delay = 6.41>
ST_63 : Operation 367 [4/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %sext_ln209" [guitar_effects.cpp:209]   --->   Operation 367 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 60> <Delay = 6.41>
ST_64 : Operation 368 [3/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %sext_ln209" [guitar_effects.cpp:209]   --->   Operation 368 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 61> <Delay = 6.41>
ST_65 : Operation 369 [2/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %sext_ln209" [guitar_effects.cpp:209]   --->   Operation 369 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 62> <Delay = 6.41>
ST_66 : Operation 370 [1/6] (6.41ns)   --->   "%conv2_i = sitofp i32 %sext_ln209" [guitar_effects.cpp:209]   --->   Operation 370 'sitofp' 'conv2_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 63> <Delay = 5.70>
ST_67 : Operation 371 [4/4] (5.70ns)   --->   "%dc = fmul i32 %conv2_i, i32 %delay_mult_read" [guitar_effects.cpp:209]   --->   Operation 371 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 64> <Delay = 5.70>
ST_68 : Operation 372 [3/4] (5.70ns)   --->   "%dc = fmul i32 %conv2_i, i32 %delay_mult_read" [guitar_effects.cpp:209]   --->   Operation 372 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 65> <Delay = 5.70>
ST_69 : Operation 373 [2/4] (5.70ns)   --->   "%dc = fmul i32 %conv2_i, i32 %delay_mult_read" [guitar_effects.cpp:209]   --->   Operation 373 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 66> <Delay = 5.70>
ST_70 : Operation 374 [1/4] (5.70ns)   --->   "%dc = fmul i32 %conv2_i, i32 %delay_mult_read" [guitar_effects.cpp:209]   --->   Operation 374 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 67> <Delay = 2.88>
ST_71 : Operation 375 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 375 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 376 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 376 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_13 = trunc i32 %data_V"   --->   Operation 377 'trunc' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 378 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 379 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 379 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 380 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 380 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 381 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 381 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 382 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 383 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 383 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 72 <SV = 68> <Delay = 6.49>
ST_72 : Operation 384 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_13, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 384 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 385 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 386 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 387 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_7 = lshr i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 388 'lshr' 'r_V_7' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_8 = shl i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 389 'shl' 'r_V_8' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_7, i32 24"   --->   Operation 390 'bitselect' 'tmp_19' <Predicate = (isNeg)> <Delay = 0.00>
ST_72 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_19"   --->   Operation 391 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_72 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_8, i32 24, i32 39"   --->   Operation 392 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_72 : Operation 393 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln818, i16 %tmp_s"   --->   Operation 393 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 394 [1/1] (2.07ns)   --->   "%result_V_4 = sub i16 0, i16 %val"   --->   Operation 394 'sub' 'result_V_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 69> <Delay = 5.33>
ST_73 : Operation 395 [1/1] (0.00ns)   --->   "%or_ln115 = or i32 %empty_62, i32 2" [guitar_effects.cpp:115]   --->   Operation 395 'or' 'or_ln115' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 396 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%result_V = select i1 %p_Result_12, i16 %result_V_4, i16 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 397 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 398 [1/1] (2.07ns) (out node of the LUT)   --->   "%output = add i16 %result_V, i16 %tmp_short_4" [guitar_effects.cpp:209]   --->   Operation 398 'add' 'output' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i32 %delay_buffer_index_load" [guitar_effects.cpp:212]   --->   Operation 399 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 400 [1/1] (0.00ns)   --->   "%delay_buffer_addr_2 = getelementptr i16 %delay_buffer, i64 0, i64 %zext_ln212" [guitar_effects.cpp:212]   --->   Operation 400 'getelementptr' 'delay_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 401 [1/1] (3.25ns)   --->   "%store_ln212 = store i16 %output, i17 %delay_buffer_addr_2" [guitar_effects.cpp:212]   --->   Operation 401 'store' 'store_ln212' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 88200> <RAM>
ST_73 : Operation 402 [1/1] (1.58ns)   --->   "%br_ln117 = br void %if.end36" [guitar_effects.cpp:117]   --->   Operation 402 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 74 <SV = 70> <Delay = 5.75>
ST_74 : Operation 403 [1/1] (0.00ns)   --->   "%empty_63 = phi i32 %or_ln115, void %if.then32, i32 %empty_62, void %if.end28" [guitar_effects.cpp:115]   --->   Operation 403 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_short_2 = phi i16 %output, void %if.then32, i16 %tmp_short_4, void %if.end28"   --->   Operation 404 'phi' 'tmp_short_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 405 [1/1] (1.58ns)   --->   "%br_ln118 = br i1 %trunc_ln24, void %if.end45, void %if.then40" [guitar_effects.cpp:118]   --->   Operation 405 'br' 'br_ln118' <Predicate = true> <Delay = 1.58>
ST_74 : Operation 406 [1/1] (0.00ns)   --->   "%wah_buffer_index_1_load = load i16 %wah_buffer_index_1" [guitar_effects.cpp:121]   --->   Operation 406 'load' 'wah_buffer_index_1_load' <Predicate = (trunc_ln24)> <Delay = 0.00>
ST_74 : Operation 407 [2/2] (5.75ns)   --->   "%wah_ret = call i32 @wah, i16 %tmp_short_2, i31 %trunc_ln77, i16 %wah_buffer_index_1_load, i16 %wah_values_buffer, i32 %gmem, i64 %wah_coeffs_read, i5 %control_signals_buffer" [guitar_effects.cpp:121]   --->   Operation 407 'call' 'wah_ret' <Predicate = (trunc_ln24)> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 408 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 251658240, i32 %debug_output_local_0" [guitar_effects.cpp:122]   --->   Operation 408 'store' 'store_ln122' <Predicate = (trunc_ln24)> <Delay = 1.58>

State 75 <SV = 71> <Delay = 4.47>
ST_75 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln120 = or i32 %empty_63, i32 1" [guitar_effects.cpp:120]   --->   Operation 409 'or' 'or_ln120' <Predicate = (trunc_ln24)> <Delay = 0.00>
ST_75 : Operation 410 [1/2] (2.88ns)   --->   "%wah_ret = call i32 @wah, i16 %tmp_short_2, i31 %trunc_ln77, i16 %wah_buffer_index_1_load, i16 %wah_values_buffer, i32 %gmem, i64 %wah_coeffs_read, i5 %control_signals_buffer" [guitar_effects.cpp:121]   --->   Operation 410 'call' 'wah_ret' <Predicate = (trunc_ln24)> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_short_6 = extractvalue i32 %wah_ret" [guitar_effects.cpp:121]   --->   Operation 411 'extractvalue' 'tmp_short_6' <Predicate = (trunc_ln24)> <Delay = 0.00>
ST_75 : Operation 412 [1/1] (0.00ns)   --->   "%wah_buffer_index = extractvalue i32 %wah_ret" [guitar_effects.cpp:121]   --->   Operation 412 'extractvalue' 'wah_buffer_index' <Predicate = (trunc_ln24)> <Delay = 0.00>
ST_75 : Operation 413 [1/1] (1.58ns)   --->   "%store_ln122 = store i16 %wah_buffer_index, i16 %wah_buffer_index_1" [guitar_effects.cpp:122]   --->   Operation 413 'store' 'store_ln122' <Predicate = (trunc_ln24)> <Delay = 1.58>
ST_75 : Operation 414 [1/1] (1.58ns)   --->   "%br_ln122 = br void %if.end45" [guitar_effects.cpp:122]   --->   Operation 414 'br' 'br_ln122' <Predicate = (trunc_ln24)> <Delay = 1.58>
ST_75 : Operation 415 [1/1] (0.00ns)   --->   "%empty_64 = phi i32 %or_ln120, void %if.then40, i32 %empty_63, void %if.end36" [guitar_effects.cpp:120]   --->   Operation 415 'phi' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_short_9 = phi i16 %tmp_short_6, void %if.then40, i16 %tmp_short_2, void %if.end36"   --->   Operation 416 'phi' 'tmp_short_9' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i16 %tmp_short_9"   --->   Operation 417 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %tmp_last_V, void %if.end59, void %if.then58" [guitar_effects.cpp:132]   --->   Operation 418 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 419 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %sext_ln258, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 419 'write' 'write_ln304' <Predicate = (!tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_75 : Operation 420 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %empty_64, i32 %empty_58" [guitar_effects.cpp:97]   --->   Operation 420 'store' 'store_ln97' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_75 : Operation 421 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %current_sample, i32 %current_sample_1" [guitar_effects.cpp:97]   --->   Operation 421 'store' 'store_ln97' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_75 : Operation 422 [1/1] (0.00ns)   --->   "%debug_output_local_0_load = load i32 %debug_output_local_0"   --->   Operation 422 'load' 'debug_output_local_0_load' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_75 : Operation 423 [1/1] (1.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %axilite_out, i32 %empty_64" [guitar_effects.cpp:105]   --->   Operation 423 'write' 'write_ln105' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_75 : Operation 424 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %sext_ln258, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 424 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_75 : Operation 425 [1/1] (1.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %debug_output, i32 %debug_output_local_0_load"   --->   Operation 425 'write' 'write_ln0' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 76 <SV = 72> <Delay = 0.00>
ST_76 : Operation 426 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %sext_ln258, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 426 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_76 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln97 = br void %while.body" [guitar_effects.cpp:97]   --->   Operation 427 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 77 <SV = 72> <Delay = 0.00>
ST_77 : Operation 428 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %sext_ln258, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 428 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_77 : Operation 429 [1/1] (0.00ns)   --->   "%ret_ln141 = ret" [guitar_effects.cpp:141]   --->   Operation 429 'ret' 'ret_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ INPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axilite_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ control]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_clip_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_mult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tempo]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wah_coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_output]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ starting_sample]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lpf_coefficients]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                           (alloca           ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_coeffs_read                 (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_samples_read              (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_mult_read                 (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_zero_threshold_read (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_max_threshold_read  (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_min_threshold_read  (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
distortion_clip_factor_read     (read             ) [ 001111111111110000000000000000000000000000000000000000000000000000000000000000]
distortion_threshold_read       (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
control_read                    (read             ) [ 001110000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24                      (trunc            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
spectopmodule_ln24              (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln24              (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer                    (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
wah_values_buffer               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
control_signals_buffer          (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln67                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load                          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3725                    (icmp             ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_52                        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_53                        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54                        (alloca           ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load57                        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast4                         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3712                    (icmp             ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000]
empty_55                        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_56                        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                               (alloca           ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln84                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln84                         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                             (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84                       (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln84                       (icmp             ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000]
empty_57                        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln84                        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln84                         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln84               (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
control_signals_buffer_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln86                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln84                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln84                         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_sample_1                (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111110]
empty_58                        (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer_index              (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index_1      (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111110]
wah_buffer_index_1              (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111110]
debug_output_local_0            (alloca           ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111110]
tmp                             (bitselect        ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_12                          (bitselect        ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_13                          (bitselect        ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln97                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln97                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln97                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln97                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln97                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                       (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln94                       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                       (getelementptr    ) [ 000000111111100000000000000000000000000000000000000000000000000000000000000000]
gmem_load_req                   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read                  (read             ) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000]
empty_59                        (trunc            ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
negative_threshold              (sub              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
conv7_i_i_i                     (sext             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
store_ln97                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln97                         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_sample_1_load           (load             ) [ 000000000000000111111110000000000000000000000000000000000000000000000000000000]
p_load58                        (load             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
trunc_ln77                      (trunc            ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111100]
specloopname_ln77               (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_60                        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_V                      (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_keep_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111]
tmp_strb_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111]
tmp_user_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111]
tmp_last_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111100]
tmp_id_V                        (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111]
tmp_dest_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111]
tmp_short_8                     (trunc            ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
current_sample                  (add              ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111100]
br_ln104                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
or_ln105                        (or               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
sext_ln148                      (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln148                      (icmp             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
br_ln148                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln150                      (icmp             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
br_ln150                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
r_V                             (add              ) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000]
r_V_2                           (sub              ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000]
sext_ln1317_1                   (sext             ) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000]
r_V_10                          (mul              ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000]
ret_V_3_cast                    (partselect       ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000]
trunc_ln1049_1                  (trunc            ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000]
p_Result_8                      (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049_1                   (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_2                         (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048_1                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_3                         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1                        (sub              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
br_ln152                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
sext_ln1317                     (sext             ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000]
r_V_9                           (mul              ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000]
ret_V_cast                      (partselect       ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000]
trunc_ln1049                    (trunc            ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000]
p_Result_s                      (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049                     (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048                   (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_1                         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                          (add              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
br_ln150                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
empty_61                        (phi              ) [ 000000000000000000000111000000000000000000000000000000000000000000000000000000]
tmp_short                       (phi              ) [ 000000000000000000000111000000000000000000000000000000000000000000000000000000]
br_ln108                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index_1_load (load             ) [ 000000000000000000000010000000000000000000000000000000000000000000000000000000]
or_ln110                        (or               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
call_ret                        (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_short_3                     (extractvalue     ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index        (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln112                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln112                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
empty_62                        (phi              ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111000]
tmp_short_4                     (phi              ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111000]
br_ln113                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
delay_buffer_index_load         (load             ) [ 000000000000000000000000111111111111111111111111111111111111111111111111110000]
sub_ln209                       (sub              ) [ 000000000000000000000000111111111111111111111111111111111110000000000000000000]
add_ln213                       (add              ) [ 000000000000000000000000111111111111111111111111111111111110000000000000000000]
srem_ln209                      (srem             ) [ 000000000000000000000000000000000000000000000000000000000001000000000000000000]
delay_buffer_index_1            (srem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln209                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln209                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000]
delay_buffer_load               (load             ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000000]
sext_ln209                      (sext             ) [ 000000000000000000000000000000000000000000000000000000000000001111100000000000]
conv2_i                         (sitofp           ) [ 000000000000000000000000000000000000000000000000000000000000000000011110000000]
dc                              (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000000]
data_V                          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000110000]
xs_exp_V                        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_13                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000]
zext_ln346                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346                       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                           (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000]
sub_ln1512                      (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512                     (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000]
mantissa                        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                       (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488                     (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_7                           (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_8                           (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                          (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000]
result_V_4                      (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000]
or_ln115                        (or               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
p_Result_12                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                        (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
output                          (add              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
zext_ln212                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_2             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln212                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln117                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
empty_63                        (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001100]
tmp_short_2                     (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001100]
br_ln118                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111110]
wah_buffer_index_1_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
store_ln122                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln120                        (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_ret                         (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_short_6                     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_buffer_index                (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln122                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln122                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64                        (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_short_9                     (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
sext_ln258                      (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln132                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln97                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln97                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
debug_output_local_0_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln105                     (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln0                       (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln97                         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln141                       (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_r_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_r_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_r_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_r_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_r_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_r_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUTPUT_r_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="axilite_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axilite_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="distortion_threshold">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_threshold"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="distortion_clip_factor">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_clip_factor"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compression_min_threshold">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_min_threshold"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="compression_max_threshold">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_max_threshold"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="compression_zero_threshold">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delay_mult">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_mult"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="delay_samples">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_samples"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tempo">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="wah_coeffs">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah_coeffs"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="debug_output">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_output"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="starting_sample">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="starting_sample"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="lpf_coefficients">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpf_coefficients"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="244" class="1004" name="empty_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="compression_buffer_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compression_buffer/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="delay_buffer_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="wah_values_buffer_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wah_values_buffer/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="control_signals_buffer_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="control_signals_buffer/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="empty_54_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_54/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="current_sample_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_sample_1/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="empty_58_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_58/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="delay_buffer_index_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer_index/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="compression_buffer_index_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compression_buffer_index_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="wah_buffer_index_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wah_buffer_index_1/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="debug_output_local_0_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="debug_output_local_0/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="wah_coeffs_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wah_coeffs_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="delay_samples_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_samples_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="delay_mult_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="63"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_mult_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="compression_zero_threshold_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="compression_max_threshold_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_max_threshold_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="compression_min_threshold_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_min_threshold_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="distortion_clip_factor_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_clip_factor_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="distortion_threshold_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_threshold_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="control_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_readreq_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="gmem_addr_read_read_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="7"/>
<pin id="360" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="empty_60_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="54" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="0" index="3" bw="4" slack="0"/>
<pin id="367" dir="0" index="4" bw="2" slack="0"/>
<pin id="368" dir="0" index="5" bw="1" slack="0"/>
<pin id="369" dir="0" index="6" bw="5" slack="0"/>
<pin id="370" dir="0" index="7" bw="6" slack="0"/>
<pin id="371" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_60/14 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_write_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="0" index="3" bw="4" slack="0"/>
<pin id="385" dir="0" index="4" bw="2" slack="0"/>
<pin id="386" dir="0" index="5" bw="1" slack="0"/>
<pin id="387" dir="0" index="6" bw="5" slack="0"/>
<pin id="388" dir="0" index="7" bw="6" slack="0"/>
<pin id="389" dir="0" index="8" bw="16" slack="0"/>
<pin id="390" dir="0" index="9" bw="4" slack="58"/>
<pin id="391" dir="0" index="10" bw="4" slack="58"/>
<pin id="392" dir="0" index="11" bw="2" slack="58"/>
<pin id="393" dir="0" index="12" bw="1" slack="0"/>
<pin id="394" dir="0" index="13" bw="5" slack="58"/>
<pin id="395" dir="0" index="14" bw="6" slack="58"/>
<pin id="396" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/75 write_ln304/75 "/>
</bind>
</comp>

<comp id="406" class="1004" name="write_ln105_write_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/75 "/>
</bind>
</comp>

<comp id="414" class="1004" name="write_ln0_write_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="0" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/75 "/>
</bind>
</comp>

<comp id="421" class="1004" name="compression_buffer_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="9" slack="0"/>
<pin id="425" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln0_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="delay_buffer_addr_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="17" slack="0"/>
<pin id="438" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="17" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="0"/>
<pin id="443" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/3 delay_buffer_load/59 store_ln212/73 "/>
</bind>
</comp>

<comp id="447" class="1004" name="wah_values_buffer_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="7" slack="0"/>
<pin id="451" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln85_access_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="control_signals_buffer_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="7" slack="0"/>
<pin id="464" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="control_signals_buffer_addr/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln86_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="5" slack="0"/>
<pin id="469" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="delay_buffer_addr_1_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="17" slack="0"/>
<pin id="477" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_1/59 "/>
</bind>
</comp>

<comp id="480" class="1004" name="delay_buffer_addr_2_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_2/73 "/>
</bind>
</comp>

<comp id="487" class="1005" name="empty_61_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_61 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="empty_61_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="4"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="32" slack="4"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="6" bw="32" slack="4"/>
<pin id="498" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_61/21 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_short_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="1"/>
<pin id="503" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_short (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_short_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="1"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="16" slack="1"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="4" bw="16" slack="4"/>
<pin id="510" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="6" bw="16" slack="4"/>
<pin id="512" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_short/21 "/>
</bind>
</comp>

<comp id="515" class="1005" name="empty_62_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="50"/>
<pin id="517" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="empty_62 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="empty_62_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="2"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="32" slack="1"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="32" slack="50"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_62/23 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_short_4_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="50"/>
<pin id="528" dir="1" index="1" bw="16" slack="50"/>
</pin_list>
<bind>
<opset="tmp_short_4 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_short_4_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="2"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="16" slack="1"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="16" slack="50"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_short_4/23 "/>
</bind>
</comp>

<comp id="537" class="1005" name="empty_63_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_63 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="empty_63_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="32" slack="51"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_63/74 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_short_2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="1"/>
<pin id="550" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_short_2 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_short_2_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="16" slack="51"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_short_2/74 "/>
</bind>
</comp>

<comp id="559" class="1005" name="empty_64_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="561" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_64 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="empty_64_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="32" slack="1"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_64/75 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_short_9_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="572" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_short_9 (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_short_9_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="16" slack="1"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_short_9/75 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_compression_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="17"/>
<pin id="584" dir="0" index="3" bw="32" slack="17"/>
<pin id="585" dir="0" index="4" bw="32" slack="17"/>
<pin id="586" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="587" dir="0" index="6" bw="16" slack="0"/>
<pin id="588" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="8" bw="8" slack="0"/>
<pin id="590" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/21 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_wah_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="0" index="2" bw="31" slack="57"/>
<pin id="598" dir="0" index="3" bw="16" slack="0"/>
<pin id="599" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="600" dir="0" index="5" bw="32" slack="0"/>
<pin id="601" dir="0" index="6" bw="64" slack="70"/>
<pin id="602" dir="0" index="7" bw="5" slack="2147483647"/>
<pin id="603" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="wah_ret/74 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="63"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc/67 dc_1/64 dc/110 mul/28 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv2_i/61 conv1/58 conv/104 conv/22 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln24_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="1" index="1" bw="1" slack="70"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln67_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="9" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_load_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="1"/>
<pin id="625" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="exitcond3725_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="0"/>
<pin id="633" dir="0" index="1" bw="9" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3725/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="empty_53_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_53/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln0_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="0"/>
<pin id="645" dir="0" index="1" bw="9" slack="1"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln0_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="17" slack="0"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="p_load57_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="17" slack="1"/>
<pin id="655" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load57/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_cast4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="17" slack="0"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="exitcond3712_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="17" slack="0"/>
<pin id="663" dir="0" index="1" bw="17" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3712/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="empty_56_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="17" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_56/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln0_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="17" slack="0"/>
<pin id="675" dir="0" index="1" bw="17" slack="1"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln84_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="7" slack="0"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="i_2_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="7" slack="1"/>
<pin id="685" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln84_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln84_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="0"/>
<pin id="694" dir="0" index="1" bw="7" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln84_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln84_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="7" slack="0"/>
<pin id="706" dir="0" index="1" bw="7" slack="1"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="3"/>
<pin id="712" dir="0" index="2" bw="3" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_12_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="3"/>
<pin id="719" dir="0" index="2" bw="3" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_13_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="3"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="store_ln97_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="16" slack="0"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln97_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="16" slack="0"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln97_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln97_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln97_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="trunc_ln4_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="62" slack="0"/>
<pin id="757" dir="0" index="1" bw="64" slack="4"/>
<pin id="758" dir="0" index="2" bw="3" slack="0"/>
<pin id="759" dir="0" index="3" bw="7" slack="0"/>
<pin id="760" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="sext_ln94_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="62" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="gmem_addr_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="0"/>
<pin id="771" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="empty_59_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="12"/>
<pin id="777" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_59/13 "/>
</bind>
</comp>

<comp id="778" class="1004" name="negative_threshold_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="16" slack="0"/>
<pin id="781" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="negative_threshold/13 "/>
</bind>
</comp>

<comp id="784" class="1004" name="conv7_i_i_i_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="12"/>
<pin id="786" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_i/13 "/>
</bind>
</comp>

<comp id="787" class="1004" name="store_ln97_store_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="0" index="1" bw="32" slack="9"/>
<pin id="790" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/13 "/>
</bind>
</comp>

<comp id="791" class="1004" name="current_sample_1_load_load_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="10"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_sample_1_load/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="p_load58_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="10"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load58/14 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln77_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="31" slack="57"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/14 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_data_V_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="54" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/14 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_keep_V_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="54" slack="0"/>
<pin id="807" dir="1" index="1" bw="4" slack="58"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/14 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_strb_V_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="54" slack="0"/>
<pin id="811" dir="1" index="1" bw="4" slack="58"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/14 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_user_V_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="54" slack="0"/>
<pin id="815" dir="1" index="1" bw="2" slack="58"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/14 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_last_V_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="54" slack="0"/>
<pin id="819" dir="1" index="1" bw="1" slack="58"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/14 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_id_V_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="54" slack="0"/>
<pin id="823" dir="1" index="1" bw="5" slack="58"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_dest_V_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="54" slack="0"/>
<pin id="827" dir="1" index="1" bw="6" slack="58"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/14 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_short_8_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_short_8/14 "/>
</bind>
</comp>

<comp id="833" class="1004" name="current_sample_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="58"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_sample/14 "/>
</bind>
</comp>

<comp id="839" class="1004" name="or_ln105_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/14 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sext_ln148_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="0"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148/14 "/>
</bind>
</comp>

<comp id="849" class="1004" name="icmp_ln148_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="13"/>
<pin id="852" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/14 "/>
</bind>
</comp>

<comp id="854" class="1004" name="icmp_ln150_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="0"/>
<pin id="856" dir="0" index="1" bw="16" slack="1"/>
<pin id="857" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/14 "/>
</bind>
</comp>

<comp id="859" class="1004" name="r_V_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="0"/>
<pin id="861" dir="0" index="1" bw="32" slack="13"/>
<pin id="862" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/14 "/>
</bind>
</comp>

<comp id="864" class="1004" name="r_V_2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="13"/>
<pin id="867" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/14 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln1317_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_1/15 "/>
</bind>
</comp>

<comp id="872" class="1004" name="grp_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="2"/>
<pin id="875" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/15 "/>
</bind>
</comp>

<comp id="877" class="1004" name="ret_V_3_cast_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="0"/>
<pin id="879" dir="0" index="1" bw="40" slack="0"/>
<pin id="880" dir="0" index="2" bw="4" slack="0"/>
<pin id="881" dir="0" index="3" bw="6" slack="0"/>
<pin id="882" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_3_cast/16 "/>
</bind>
</comp>

<comp id="887" class="1004" name="trunc_ln1049_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="40" slack="0"/>
<pin id="889" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049_1/16 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_Result_8_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="40" slack="1"/>
<pin id="894" dir="0" index="2" bw="7" slack="0"/>
<pin id="895" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/17 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln1049_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="7" slack="1"/>
<pin id="900" dir="0" index="1" bw="7" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/17 "/>
</bind>
</comp>

<comp id="903" class="1004" name="ret_V_2_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="16" slack="1"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/17 "/>
</bind>
</comp>

<comp id="908" class="1004" name="select_ln1048_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="16" slack="1"/>
<pin id="911" dir="0" index="2" bw="16" slack="0"/>
<pin id="912" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048_1/17 "/>
</bind>
</comp>

<comp id="915" class="1004" name="ret_V_3_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="16" slack="0"/>
<pin id="918" dir="0" index="2" bw="16" slack="1"/>
<pin id="919" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_3/17 "/>
</bind>
</comp>

<comp id="922" class="1004" name="result_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="0"/>
<pin id="924" dir="0" index="1" bw="16" slack="4"/>
<pin id="925" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_1/17 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sext_ln1317_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/18 "/>
</bind>
</comp>

<comp id="930" class="1004" name="grp_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="0" index="1" bw="8" slack="2"/>
<pin id="933" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/18 "/>
</bind>
</comp>

<comp id="935" class="1004" name="ret_V_cast_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="0"/>
<pin id="937" dir="0" index="1" bw="40" slack="0"/>
<pin id="938" dir="0" index="2" bw="4" slack="0"/>
<pin id="939" dir="0" index="3" bw="6" slack="0"/>
<pin id="940" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/19 "/>
</bind>
</comp>

<comp id="945" class="1004" name="trunc_ln1049_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="40" slack="0"/>
<pin id="947" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/19 "/>
</bind>
</comp>

<comp id="949" class="1004" name="p_Result_s_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="40" slack="1"/>
<pin id="952" dir="0" index="2" bw="7" slack="0"/>
<pin id="953" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/20 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln1049_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="7" slack="1"/>
<pin id="958" dir="0" index="1" bw="7" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/20 "/>
</bind>
</comp>

<comp id="961" class="1004" name="ret_V_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="1"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/20 "/>
</bind>
</comp>

<comp id="966" class="1004" name="select_ln1048_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="16" slack="1"/>
<pin id="969" dir="0" index="2" bw="16" slack="0"/>
<pin id="970" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/20 "/>
</bind>
</comp>

<comp id="973" class="1004" name="ret_V_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="16" slack="0"/>
<pin id="976" dir="0" index="2" bw="16" slack="1"/>
<pin id="977" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_1/20 "/>
</bind>
</comp>

<comp id="980" class="1004" name="result_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="0"/>
<pin id="982" dir="0" index="1" bw="16" slack="4"/>
<pin id="983" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/20 "/>
</bind>
</comp>

<comp id="985" class="1004" name="compression_buffer_index_1_load_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="14"/>
<pin id="987" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compression_buffer_index_1_load/21 "/>
</bind>
</comp>

<comp id="989" class="1004" name="or_ln110_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="0" index="1" bw="32" slack="0"/>
<pin id="992" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/22 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_short_3_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_short_3/22 "/>
</bind>
</comp>

<comp id="999" class="1004" name="compression_buffer_index_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="compression_buffer_index/22 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="store_ln112_store_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="0"/>
<pin id="1005" dir="0" index="1" bw="16" slack="15"/>
<pin id="1006" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/22 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="delay_buffer_index_load_load_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="16"/>
<pin id="1010" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_buffer_index_load/23 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sub_ln209_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="19"/>
<pin id="1014" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln209/23 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="grp_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="0"/>
<pin id="1018" dir="0" index="1" bw="18" slack="0"/>
<pin id="1019" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln209/23 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="add_ln213_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/23 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="grp_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="18" slack="0"/>
<pin id="1031" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="delay_buffer_index_1/23 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="store_ln117_store_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="18" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="51"/>
<pin id="1037" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/58 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="trunc_ln209_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="17" slack="1"/>
<pin id="1041" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/59 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln209_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="17" slack="0"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/59 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sext_ln209_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln209/61 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="data_V_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/71 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="xs_exp_V_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="32" slack="0"/>
<pin id="1057" dir="0" index="2" bw="6" slack="0"/>
<pin id="1058" dir="0" index="3" bw="6" slack="0"/>
<pin id="1059" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/71 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="p_Result_13_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="0"/>
<pin id="1066" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_13/71 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln346_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="0"/>
<pin id="1070" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/71 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="add_ln346_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="0"/>
<pin id="1075" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/71 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="isNeg_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="9" slack="0"/>
<pin id="1081" dir="0" index="2" bw="5" slack="0"/>
<pin id="1082" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/71 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sub_ln1512_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/71 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="sext_ln1512_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="0"/>
<pin id="1094" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/71 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="ush_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="9" slack="0"/>
<pin id="1099" dir="0" index="2" bw="9" slack="0"/>
<pin id="1100" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/71 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="mantissa_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="25" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="0" index="2" bw="23" slack="1"/>
<pin id="1108" dir="0" index="3" bw="1" slack="0"/>
<pin id="1109" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/72 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="zext_ln15_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="25" slack="0"/>
<pin id="1115" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/72 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="sext_ln1488_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="9" slack="1"/>
<pin id="1119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/72 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="zext_ln1488_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="9" slack="0"/>
<pin id="1122" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/72 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="r_V_7_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="25" slack="0"/>
<pin id="1126" dir="0" index="1" bw="32" slack="0"/>
<pin id="1127" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_7/72 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="r_V_8_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="25" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="0"/>
<pin id="1133" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_8/72 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_19_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="63" slack="0"/>
<pin id="1139" dir="0" index="2" bw="6" slack="0"/>
<pin id="1140" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/72 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="zext_ln818_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/72 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="tmp_s_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="0"/>
<pin id="1150" dir="0" index="1" bw="63" slack="0"/>
<pin id="1151" dir="0" index="2" bw="6" slack="0"/>
<pin id="1152" dir="0" index="3" bw="7" slack="0"/>
<pin id="1153" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/72 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="val_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="0" index="1" bw="16" slack="0"/>
<pin id="1161" dir="0" index="2" bw="16" slack="0"/>
<pin id="1162" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/72 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="result_V_4_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="16" slack="0"/>
<pin id="1168" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_4/72 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="or_ln115_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="50"/>
<pin id="1173" dir="0" index="1" bw="32" slack="0"/>
<pin id="1174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115/73 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="p_Result_12_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="32" slack="2"/>
<pin id="1180" dir="0" index="2" bw="6" slack="0"/>
<pin id="1181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/73 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="result_V_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="16" slack="1"/>
<pin id="1187" dir="0" index="2" bw="16" slack="1"/>
<pin id="1188" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/73 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="output_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="16" slack="0"/>
<pin id="1192" dir="0" index="1" bw="16" slack="50"/>
<pin id="1193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output/73 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln212_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="50"/>
<pin id="1199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/73 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="wah_buffer_index_1_load_load_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="16" slack="67"/>
<pin id="1203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wah_buffer_index_1_load/74 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="store_ln122_store_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="29" slack="0"/>
<pin id="1207" dir="0" index="1" bw="32" slack="67"/>
<pin id="1208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/74 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="or_ln120_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="0" index="1" bw="32" slack="0"/>
<pin id="1213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/75 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_short_6_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="0"/>
<pin id="1219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_short_6/75 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="wah_buffer_index_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="0"/>
<pin id="1224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wah_buffer_index/75 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="store_ln122_store_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="0"/>
<pin id="1228" dir="0" index="1" bw="16" slack="68"/>
<pin id="1229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/75 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="sext_ln258_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="16" slack="0"/>
<pin id="1233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln258/75 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="store_ln97_store_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="0"/>
<pin id="1238" dir="0" index="1" bw="32" slack="68"/>
<pin id="1239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/75 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="store_ln97_store_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="58"/>
<pin id="1243" dir="0" index="1" bw="32" slack="68"/>
<pin id="1244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/75 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="debug_output_local_0_load_load_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="68"/>
<pin id="1247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_output_local_0_load/75 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="empty_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="9" slack="0"/>
<pin id="1251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1256" class="1005" name="wah_coeffs_read_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="64" slack="4"/>
<pin id="1258" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="wah_coeffs_read "/>
</bind>
</comp>

<comp id="1262" class="1005" name="delay_samples_read_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="19"/>
<pin id="1264" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="delay_samples_read "/>
</bind>
</comp>

<comp id="1267" class="1005" name="delay_mult_read_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="63"/>
<pin id="1269" dir="1" index="1" bw="32" slack="63"/>
</pin_list>
<bind>
<opset="delay_mult_read "/>
</bind>
</comp>

<comp id="1272" class="1005" name="compression_zero_threshold_read_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="17"/>
<pin id="1274" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="compression_zero_threshold_read "/>
</bind>
</comp>

<comp id="1277" class="1005" name="compression_max_threshold_read_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="17"/>
<pin id="1279" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="compression_max_threshold_read "/>
</bind>
</comp>

<comp id="1282" class="1005" name="compression_min_threshold_read_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="17"/>
<pin id="1284" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="compression_min_threshold_read "/>
</bind>
</comp>

<comp id="1287" class="1005" name="distortion_clip_factor_read_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="12"/>
<pin id="1289" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="distortion_clip_factor_read "/>
</bind>
</comp>

<comp id="1292" class="1005" name="distortion_threshold_read_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="12"/>
<pin id="1294" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="distortion_threshold_read "/>
</bind>
</comp>

<comp id="1300" class="1005" name="control_read_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="8" slack="3"/>
<pin id="1302" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="control_read "/>
</bind>
</comp>

<comp id="1307" class="1005" name="trunc_ln24_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="70"/>
<pin id="1309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="empty_54_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="17" slack="0"/>
<pin id="1316" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="i_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="7" slack="0"/>
<pin id="1326" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1334" class="1005" name="current_sample_1_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_sample_1 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="empty_58_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_58 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="delay_buffer_index_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="0"/>
<pin id="1350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="delay_buffer_index "/>
</bind>
</comp>

<comp id="1355" class="1005" name="compression_buffer_index_1_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="16" slack="0"/>
<pin id="1357" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="compression_buffer_index_1 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="wah_buffer_index_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="16" slack="0"/>
<pin id="1364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="wah_buffer_index_1 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="debug_output_local_0_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="9"/>
<pin id="1371" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="debug_output_local_0 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="tmp_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="10"/>
<pin id="1378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1380" class="1005" name="tmp_12_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="14"/>
<pin id="1382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="tmp_13_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="16"/>
<pin id="1386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="gmem_addr_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1394" class="1005" name="gmem_addr_read_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1399" class="1005" name="empty_59_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="16" slack="4"/>
<pin id="1401" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="empty_59 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="negative_threshold_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="16" slack="1"/>
<pin id="1407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="negative_threshold "/>
</bind>
</comp>

<comp id="1410" class="1005" name="conv7_i_i_i_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="40" slack="2"/>
<pin id="1412" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="conv7_i_i_i "/>
</bind>
</comp>

<comp id="1422" class="1005" name="trunc_ln77_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="31" slack="57"/>
<pin id="1424" dir="1" index="1" bw="31" slack="57"/>
</pin_list>
<bind>
<opset="trunc_ln77 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="tmp_keep_V_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="4" slack="58"/>
<pin id="1429" dir="1" index="1" bw="4" slack="58"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_strb_V_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="4" slack="58"/>
<pin id="1434" dir="1" index="1" bw="4" slack="58"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_user_V_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="2" slack="58"/>
<pin id="1439" dir="1" index="1" bw="2" slack="58"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1442" class="1005" name="tmp_last_V_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="58"/>
<pin id="1444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1446" class="1005" name="tmp_id_V_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="5" slack="58"/>
<pin id="1448" dir="1" index="1" bw="5" slack="58"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1451" class="1005" name="tmp_dest_V_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="6" slack="58"/>
<pin id="1453" dir="1" index="1" bw="6" slack="58"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1456" class="1005" name="tmp_short_8_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="16" slack="4"/>
<pin id="1458" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_short_8 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="current_sample_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="58"/>
<pin id="1464" dir="1" index="1" bw="32" slack="58"/>
</pin_list>
<bind>
<opset="current_sample "/>
</bind>
</comp>

<comp id="1467" class="1005" name="or_ln105_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="4"/>
<pin id="1469" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="or_ln105 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="r_V_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="1"/>
<pin id="1482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1485" class="1005" name="r_V_2_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="1"/>
<pin id="1487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="sext_ln1317_1_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="40" slack="1"/>
<pin id="1492" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317_1 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="r_V_10_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="40" slack="1"/>
<pin id="1497" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="ret_V_3_cast_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="16" slack="1"/>
<pin id="1502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3_cast "/>
</bind>
</comp>

<comp id="1507" class="1005" name="trunc_ln1049_1_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="7" slack="1"/>
<pin id="1509" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1049_1 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="result_1_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="16" slack="1"/>
<pin id="1514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="sext_ln1317_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="40" slack="1"/>
<pin id="1519" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="r_V_9_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="40" slack="1"/>
<pin id="1524" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="ret_V_cast_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="16" slack="1"/>
<pin id="1529" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast "/>
</bind>
</comp>

<comp id="1534" class="1005" name="trunc_ln1049_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="7" slack="1"/>
<pin id="1536" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1049 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="result_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="16" slack="1"/>
<pin id="1541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="1547" class="1005" name="or_ln110_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="32" slack="1"/>
<pin id="1549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln110 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="tmp_short_3_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="16" slack="1"/>
<pin id="1554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_short_3 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="delay_buffer_index_load_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="50"/>
<pin id="1559" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="delay_buffer_index_load "/>
</bind>
</comp>

<comp id="1562" class="1005" name="sub_ln209_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="1"/>
<pin id="1564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln209 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="add_ln213_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="1"/>
<pin id="1569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="srem_ln209_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="17" slack="1"/>
<pin id="1574" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln209 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="delay_buffer_addr_1_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="17" slack="1"/>
<pin id="1579" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_addr_1 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="delay_buffer_load_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="16" slack="1"/>
<pin id="1584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_load "/>
</bind>
</comp>

<comp id="1587" class="1005" name="sext_ln209_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="1"/>
<pin id="1589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln209 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="conv2_i_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="1"/>
<pin id="1594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i "/>
</bind>
</comp>

<comp id="1597" class="1005" name="dc_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="1"/>
<pin id="1599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="1602" class="1005" name="data_V_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="2"/>
<pin id="1604" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="1607" class="1005" name="p_Result_13_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="23" slack="1"/>
<pin id="1609" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="isNeg_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="1" slack="1"/>
<pin id="1614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1617" class="1005" name="ush_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="9" slack="1"/>
<pin id="1619" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1622" class="1005" name="val_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="16" slack="1"/>
<pin id="1624" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1627" class="1005" name="result_V_4_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="16" slack="1"/>
<pin id="1629" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_V_4 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="or_ln115_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="32" slack="1"/>
<pin id="1634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln115 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="output_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="16" slack="1"/>
<pin id="1639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output "/>
</bind>
</comp>

<comp id="1645" class="1005" name="sext_ln258_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="1"/>
<pin id="1647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln258 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="247"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="132" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="132" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="132" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="132" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="66" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="180" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="182" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="372"><net_src comp="186" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="2" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="4" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="6" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="376"><net_src comp="8" pin="0"/><net_sink comp="362" pin=4"/></net>

<net id="377"><net_src comp="10" pin="0"/><net_sink comp="362" pin=5"/></net>

<net id="378"><net_src comp="12" pin="0"/><net_sink comp="362" pin=6"/></net>

<net id="379"><net_src comp="14" pin="0"/><net_sink comp="362" pin=7"/></net>

<net id="397"><net_src comp="240" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="398"><net_src comp="16" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="401"><net_src comp="22" pin="0"/><net_sink comp="380" pin=4"/></net>

<net id="402"><net_src comp="24" pin="0"/><net_sink comp="380" pin=5"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="380" pin=6"/></net>

<net id="404"><net_src comp="28" pin="0"/><net_sink comp="380" pin=7"/></net>

<net id="405"><net_src comp="224" pin="0"/><net_sink comp="380" pin=12"/></net>

<net id="411"><net_src comp="242" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="222" pin="0"/><net_sink comp="380" pin=12"/></net>

<net id="419"><net_src comp="242" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="144" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="146" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="439"><net_src comp="144" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="146" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="434" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="452"><net_src comp="144" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="146" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="447" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="465"><net_src comp="144" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="168" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="460" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="478"><net_src comp="144" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="473" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="485"><net_src comp="144" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="480" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="500"><net_src comp="490" pin="8"/><net_sink comp="487" pin=0"/></net>

<net id="514"><net_src comp="504" pin="8"/><net_sink comp="501" pin=0"/></net>

<net id="524"><net_src comp="487" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="518" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="535"><net_src comp="501" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="529" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="546"><net_src comp="515" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="547"><net_src comp="540" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="557"><net_src comp="526" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="558"><net_src comp="551" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="568"><net_src comp="537" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="569"><net_src comp="562" pin="4"/><net_sink comp="406" pin=2"/></net>

<net id="579"><net_src comp="548" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="591"><net_src comp="202" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="592"><net_src comp="504" pin="8"/><net_sink comp="580" pin=1"/></net>

<net id="593"><net_src comp="56" pin="0"/><net_sink comp="580" pin=8"/></net>

<net id="604"><net_src comp="236" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="605"><net_src comp="551" pin="4"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="0" pin="0"/><net_sink comp="594" pin=5"/></net>

<net id="617"><net_src comp="344" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="134" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="635"><net_src comp="623" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="136" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="623" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="142" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="148" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="665"><net_src comp="653" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="150" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="653" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="154" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="156" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="696"><net_src comp="683" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="158" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="683" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="162" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="714"><net_src comp="170" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="172" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="170" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="174" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="170" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="58" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="734"><net_src comp="146" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="146" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="74" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="74" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="74" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="761"><net_src comp="176" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="174" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="763"><net_src comp="178" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="767"><net_src comp="755" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="0" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="774"><net_src comp="768" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="782"><net_src comp="146" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="775" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="800"><net_src comp="791" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="362" pin="8"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="362" pin="8"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="362" pin="8"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="362" pin="8"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="362" pin="8"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="362" pin="8"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="362" pin="8"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="801" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="791" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="58" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="794" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="188" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="829" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="829" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="845" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="845" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="876"><net_src comp="869" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="883"><net_src comp="190" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="872" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="885"><net_src comp="192" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="886"><net_src comp="194" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="890"><net_src comp="872" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="896"><net_src comp="196" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="198" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="902"><net_src comp="156" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="200" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="898" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="903" pin="2"/><net_sink comp="908" pin=2"/></net>

<net id="920"><net_src comp="891" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="908" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="926"><net_src comp="915" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="934"><net_src comp="927" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="941"><net_src comp="190" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="930" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="192" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="194" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="948"><net_src comp="930" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="196" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="198" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="960"><net_src comp="156" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="965"><net_src comp="200" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="956" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="961" pin="2"/><net_sink comp="966" pin=2"/></net>

<net id="978"><net_src comp="949" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="966" pin="3"/><net_sink comp="973" pin=1"/></net>

<net id="984"><net_src comp="973" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="985" pin="1"/><net_sink comp="580" pin=6"/></net>

<net id="993"><net_src comp="487" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="204" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="998"><net_src comp="580" pin="9"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="580" pin="9"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1015"><net_src comp="1008" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1020"><net_src comp="1011" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="206" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="1008" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="58" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="206" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1050"><net_src comp="1047" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1060"><net_src comp="208" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="1051" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="210" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="212" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1067"><net_src comp="1051" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="1054" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="214" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1083"><net_src comp="216" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1072" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="188" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1090"><net_src comp="218" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1054" pin="4"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="1078" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="1072" pin="2"/><net_sink comp="1096" pin=2"/></net>

<net id="1110"><net_src comp="220" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="222" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1112"><net_src comp="224" pin="0"/><net_sink comp="1104" pin=3"/></net>

<net id="1116"><net_src comp="1104" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1128"><net_src comp="1113" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1120" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1134"><net_src comp="1113" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1120" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1141"><net_src comp="226" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1142"><net_src comp="1124" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1143"><net_src comp="228" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1147"><net_src comp="1136" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1154"><net_src comp="230" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="1130" pin="2"/><net_sink comp="1148" pin=1"/></net>

<net id="1156"><net_src comp="228" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1157"><net_src comp="198" pin="0"/><net_sink comp="1148" pin=3"/></net>

<net id="1163"><net_src comp="1144" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1164"><net_src comp="1148" pin="4"/><net_sink comp="1158" pin=2"/></net>

<net id="1169"><net_src comp="146" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1158" pin="3"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="515" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="174" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="232" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="234" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1189"><net_src comp="1177" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1194"><net_src comp="1184" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="526" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1196"><net_src comp="1190" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="1200"><net_src comp="1197" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1204"><net_src comp="1201" pin="1"/><net_sink comp="594" pin=3"/></net>

<net id="1209"><net_src comp="238" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1214"><net_src comp="537" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="58" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1216"><net_src comp="1210" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="1220"><net_src comp="594" pin="8"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1225"><net_src comp="594" pin="8"/><net_sink comp="1222" pin=0"/></net>

<net id="1230"><net_src comp="1222" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1234"><net_src comp="573" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="380" pin=8"/></net>

<net id="1240"><net_src comp="562" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1248"><net_src comp="1245" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1252"><net_src comp="244" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1259"><net_src comp="296" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="594" pin=6"/></net>

<net id="1265"><net_src comp="302" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1270"><net_src comp="308" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1275"><net_src comp="314" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="580" pin=4"/></net>

<net id="1280"><net_src comp="320" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="580" pin=3"/></net>

<net id="1285"><net_src comp="326" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1290"><net_src comp="332" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1295"><net_src comp="338" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1298"><net_src comp="1292" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1299"><net_src comp="1292" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1303"><net_src comp="344" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1306"><net_src comp="1300" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1310"><net_src comp="614" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1317"><net_src comp="264" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1320"><net_src comp="1314" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1327"><net_src comp="268" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1330"><net_src comp="1324" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1337"><net_src comp="272" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1344"><net_src comp="276" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1347"><net_src comp="1341" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1351"><net_src comp="280" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1354"><net_src comp="1348" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1358"><net_src comp="284" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1361"><net_src comp="1355" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1365"><net_src comp="288" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1368"><net_src comp="1362" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1372"><net_src comp="292" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1375"><net_src comp="1369" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1379"><net_src comp="709" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1383"><net_src comp="716" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1387"><net_src comp="723" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1391"><net_src comp="768" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1397"><net_src comp="357" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1402"><net_src comp="775" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1408"><net_src comp="778" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1413"><net_src comp="784" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1425"><net_src comp="797" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="1430"><net_src comp="805" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="380" pin=9"/></net>

<net id="1435"><net_src comp="809" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="380" pin=10"/></net>

<net id="1440"><net_src comp="813" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="380" pin=11"/></net>

<net id="1445"><net_src comp="817" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1449"><net_src comp="821" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="380" pin=13"/></net>

<net id="1454"><net_src comp="825" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="380" pin=14"/></net>

<net id="1459"><net_src comp="829" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="504" pin=4"/></net>

<net id="1461"><net_src comp="1456" pin="1"/><net_sink comp="504" pin=6"/></net>

<net id="1465"><net_src comp="833" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1470"><net_src comp="839" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1473"><net_src comp="1467" pin="1"/><net_sink comp="490" pin=6"/></net>

<net id="1483"><net_src comp="859" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1488"><net_src comp="864" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1493"><net_src comp="869" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1498"><net_src comp="872" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1503"><net_src comp="877" pin="4"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1506"><net_src comp="1500" pin="1"/><net_sink comp="915" pin=2"/></net>

<net id="1510"><net_src comp="887" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1515"><net_src comp="922" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1520"><net_src comp="927" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1525"><net_src comp="930" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1530"><net_src comp="935" pin="4"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1532"><net_src comp="1527" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1533"><net_src comp="1527" pin="1"/><net_sink comp="973" pin=2"/></net>

<net id="1537"><net_src comp="945" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1542"><net_src comp="980" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1550"><net_src comp="989" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1555"><net_src comp="995" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1560"><net_src comp="1008" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1565"><net_src comp="1011" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1570"><net_src comp="1022" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1575"><net_src comp="1016" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1580"><net_src comp="473" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1585"><net_src comp="440" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1590"><net_src comp="1047" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1595"><net_src comp="611" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1600"><net_src comp="607" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1605"><net_src comp="1051" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1610"><net_src comp="1064" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1104" pin=2"/></net>

<net id="1615"><net_src comp="1078" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1620"><net_src comp="1096" pin="3"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1625"><net_src comp="1158" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1184" pin=2"/></net>

<net id="1630"><net_src comp="1165" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1635"><net_src comp="1171" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1640"><net_src comp="1190" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1648"><net_src comp="1231" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="380" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r_V_data_V | {76 77 }
	Port: OUTPUT_r_V_keep_V | {76 77 }
	Port: OUTPUT_r_V_strb_V | {76 77 }
	Port: OUTPUT_r_V_user_V | {76 77 }
	Port: OUTPUT_r_V_last_V | {76 77 }
	Port: OUTPUT_r_V_id_V | {76 77 }
	Port: OUTPUT_r_V_dest_V | {76 77 }
	Port: axilite_out | {75 }
	Port: debug_output | {75 }
 - Input state : 
	Port: guitar_effects : gmem | {5 6 7 8 9 10 11 12 74 75 }
	Port: guitar_effects : INPUT_r_V_data_V | {14 }
	Port: guitar_effects : INPUT_r_V_keep_V | {14 }
	Port: guitar_effects : INPUT_r_V_strb_V | {14 }
	Port: guitar_effects : INPUT_r_V_user_V | {14 }
	Port: guitar_effects : INPUT_r_V_last_V | {14 }
	Port: guitar_effects : INPUT_r_V_id_V | {14 }
	Port: guitar_effects : INPUT_r_V_dest_V | {14 }
	Port: guitar_effects : control | {1 }
	Port: guitar_effects : distortion_threshold | {1 }
	Port: guitar_effects : distortion_clip_factor | {1 }
	Port: guitar_effects : compression_min_threshold | {1 }
	Port: guitar_effects : compression_max_threshold | {1 }
	Port: guitar_effects : compression_zero_threshold | {1 }
	Port: guitar_effects : delay_mult | {1 }
	Port: guitar_effects : delay_samples | {1 }
	Port: guitar_effects : wah_coeffs | {1 }
	Port: guitar_effects : lpf_coefficients | {21 22 }
  - Chain level:
	State 1
		store_ln67 : 1
	State 2
		p_cast : 1
		exitcond3725 : 1
		empty_53 : 1
		br_ln0 : 2
		compression_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln0 : 1
	State 3
		p_cast4 : 1
		exitcond3712 : 1
		empty_56 : 1
		br_ln0 : 2
		delay_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln84 : 1
	State 4
		zext_ln84 : 1
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
		wah_values_buffer_addr : 2
		store_ln85 : 3
		control_signals_buffer_addr : 2
		store_ln86 : 3
		store_ln84 : 2
		store_ln97 : 1
		store_ln97 : 1
		store_ln97 : 1
		store_ln97 : 1
		store_ln97 : 1
	State 5
		sext_ln94 : 1
		gmem_addr : 2
		gmem_load_req : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		negative_threshold : 1
	State 14
		trunc_ln77 : 1
		tmp_short_8 : 1
		current_sample : 1
		or_ln105 : 1
		sext_ln148 : 2
		icmp_ln148 : 3
		br_ln148 : 4
		icmp_ln150 : 2
		br_ln150 : 3
		r_V : 3
		r_V_2 : 3
	State 15
		r_V_10 : 1
	State 16
		ret_V_3_cast : 1
		trunc_ln1049_1 : 1
	State 17
		select_ln1048_1 : 1
		ret_V_3 : 2
		result_1 : 3
	State 18
		r_V_9 : 1
	State 19
		ret_V_cast : 1
		trunc_ln1049 : 1
	State 20
		select_ln1048 : 1
		ret_V_1 : 2
		result : 3
	State 21
		call_ret : 1
	State 22
		tmp_short_3 : 1
		compression_buffer_index : 1
		store_ln112 : 2
	State 23
		sub_ln209 : 1
		srem_ln209 : 2
		add_ln213 : 1
		delay_buffer_index_1 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		store_ln117 : 1
	State 59
		zext_ln209 : 1
		delay_buffer_addr_1 : 2
		delay_buffer_load : 3
	State 60
	State 61
		conv2_i : 1
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
		xs_exp_V : 1
		p_Result_13 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 72
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V_7 : 2
		r_V_8 : 2
		tmp_19 : 3
		zext_ln818 : 4
		tmp_s : 3
		val : 5
		result_V_4 : 6
	State 73
		result_V : 1
		output : 2
		delay_buffer_addr_2 : 1
		store_ln212 : 3
	State 74
		wah_ret : 1
	State 75
		tmp_short_6 : 1
		wah_buffer_index : 1
		store_ln122 : 2
		empty_64 : 1
		tmp_short_9 : 2
		sext_ln258 : 3
		write_ln304 : 4
		store_ln97 : 2
		write_ln105 : 2
		write_ln304 : 4
		write_ln0 : 1
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   |            grp_compression_fu_580           |    4    | 19.2946 |   2428  |   3542  |
|          |                grp_wah_fu_594               |    11   |  12.704 |   2340  |   3055  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   srem   |                 grp_fu_1016                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_1028                 |    0    |    0    |   394   |   238   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_607                 |    3    |    0    |   143   |   321   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    mul   |                  grp_fu_872                 |    1    |    0    |   165   |    50   |
|          |                  grp_fu_930                 |    1    |    0    |   165   |    50   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               empty_53_fu_637               |    0    |    0    |    0    |    14   |
|          |               empty_56_fu_667               |    0    |    0    |    0    |    24   |
|          |               add_ln84_fu_698               |    0    |    0    |    0    |    14   |
|          |            current_sample_fu_833            |    0    |    0    |    0    |    39   |
|          |                  r_V_fu_859                 |    0    |    0    |    0    |    39   |
|    add   |                ret_V_2_fu_903               |    0    |    0    |    0    |    23   |
|          |                 ret_V_fu_961                |    0    |    0    |    0    |    23   |
|          |                result_fu_980                |    0    |    0    |    0    |    23   |
|          |              add_ln213_fu_1022              |    0    |    0    |    0    |    39   |
|          |              add_ln346_fu_1072              |    0    |    0    |    0    |    15   |
|          |                output_fu_1190               |    0    |    0    |    0    |    23   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |          negative_threshold_fu_778          |    0    |    0    |    0    |    23   |
|          |                 r_V_2_fu_864                |    0    |    0    |    0    |    39   |
|    sub   |               result_1_fu_922               |    0    |    0    |    0    |    23   |
|          |              sub_ln209_fu_1011              |    0    |    0    |    0    |    39   |
|          |              sub_ln1512_fu_1086             |    0    |    0    |    0    |    15   |
|          |              result_V_4_fu_1165             |    0    |    0    |    0    |    23   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |            select_ln1048_1_fu_908           |    0    |    0    |    0    |    16   |
|          |                ret_V_3_fu_915               |    0    |    0    |    0    |    16   |
|          |             select_ln1048_fu_966            |    0    |    0    |    0    |    16   |
|  select  |                ret_V_1_fu_973               |    0    |    0    |    0    |    16   |
|          |                 ush_fu_1096                 |    0    |    0    |    0    |    9    |
|          |                 val_fu_1158                 |    0    |    0    |    0    |    16   |
|          |               result_V_fu_1184              |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   lshr   |                r_V_7_fu_1124                |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    shl   |                r_V_8_fu_1130                |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             exitcond3725_fu_631             |    0    |    0    |    0    |    11   |
|          |             exitcond3712_fu_661             |    0    |    0    |    0    |    13   |
|          |               icmp_ln84_fu_692              |    0    |    0    |    0    |    10   |
|   icmp   |              icmp_ln148_fu_849              |    0    |    0    |    0    |    18   |
|          |              icmp_ln150_fu_854              |    0    |    0    |    0    |    13   |
|          |             icmp_ln1049_1_fu_898            |    0    |    0    |    0    |    10   |
|          |              icmp_ln1049_fu_956             |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |         wah_coeffs_read_read_fu_296         |    0    |    0    |    0    |    0    |
|          |        delay_samples_read_read_fu_302       |    0    |    0    |    0    |    0    |
|          |         delay_mult_read_read_fu_308         |    0    |    0    |    0    |    0    |
|          | compression_zero_threshold_read_read_fu_314 |    0    |    0    |    0    |    0    |
|          |  compression_max_threshold_read_read_fu_320 |    0    |    0    |    0    |    0    |
|   read   |  compression_min_threshold_read_read_fu_326 |    0    |    0    |    0    |    0    |
|          |   distortion_clip_factor_read_read_fu_332   |    0    |    0    |    0    |    0    |
|          |    distortion_threshold_read_read_fu_338    |    0    |    0    |    0    |    0    |
|          |           control_read_read_fu_344          |    0    |    0    |    0    |    0    |
|          |          gmem_addr_read_read_fu_357         |    0    |    0    |    0    |    0    |
|          |             empty_60_read_fu_362            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_350             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               grp_write_fu_380              |    0    |    0    |    0    |    0    |
|   write  |           write_ln105_write_fu_406          |    0    |    0    |    0    |    0    |
|          |            write_ln0_write_fu_414           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_611                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln24_fu_614              |    0    |    0    |    0    |    0    |
|          |               empty_59_fu_775               |    0    |    0    |    0    |    0    |
|          |              trunc_ln77_fu_797              |    0    |    0    |    0    |    0    |
|   trunc  |              tmp_short_8_fu_829             |    0    |    0    |    0    |    0    |
|          |            trunc_ln1049_1_fu_887            |    0    |    0    |    0    |    0    |
|          |             trunc_ln1049_fu_945             |    0    |    0    |    0    |    0    |
|          |             trunc_ln209_fu_1039             |    0    |    0    |    0    |    0    |
|          |             p_Result_13_fu_1064             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                p_cast_fu_626                |    0    |    0    |    0    |    0    |
|          |                p_cast4_fu_656               |    0    |    0    |    0    |    0    |
|          |               zext_ln84_fu_686              |    0    |    0    |    0    |    0    |
|          |              zext_ln209_fu_1042             |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln346_fu_1068             |    0    |    0    |    0    |    0    |
|          |              zext_ln15_fu_1113              |    0    |    0    |    0    |    0    |
|          |             zext_ln1488_fu_1120             |    0    |    0    |    0    |    0    |
|          |              zext_ln818_fu_1144             |    0    |    0    |    0    |    0    |
|          |              zext_ln212_fu_1197             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_709                 |    0    |    0    |    0    |    0    |
|          |                tmp_12_fu_716                |    0    |    0    |    0    |    0    |
|          |                tmp_13_fu_723                |    0    |    0    |    0    |    0    |
| bitselect|              p_Result_8_fu_891              |    0    |    0    |    0    |    0    |
|          |              p_Result_s_fu_949              |    0    |    0    |    0    |    0    |
|          |                isNeg_fu_1078                |    0    |    0    |    0    |    0    |
|          |                tmp_19_fu_1136               |    0    |    0    |    0    |    0    |
|          |             p_Result_12_fu_1177             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln4_fu_755              |    0    |    0    |    0    |    0    |
|          |             ret_V_3_cast_fu_877             |    0    |    0    |    0    |    0    |
|partselect|              ret_V_cast_fu_935              |    0    |    0    |    0    |    0    |
|          |               xs_exp_V_fu_1054              |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_1148                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               sext_ln94_fu_764              |    0    |    0    |    0    |    0    |
|          |              conv7_i_i_i_fu_784             |    0    |    0    |    0    |    0    |
|          |              sext_ln148_fu_845              |    0    |    0    |    0    |    0    |
|          |             sext_ln1317_1_fu_869            |    0    |    0    |    0    |    0    |
|   sext   |              sext_ln1317_fu_927             |    0    |    0    |    0    |    0    |
|          |              sext_ln209_fu_1047             |    0    |    0    |    0    |    0    |
|          |             sext_ln1512_fu_1092             |    0    |    0    |    0    |    0    |
|          |             sext_ln1488_fu_1117             |    0    |    0    |    0    |    0    |
|          |              sext_ln258_fu_1231             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              tmp_data_V_fu_801              |    0    |    0    |    0    |    0    |
|          |              tmp_keep_V_fu_805              |    0    |    0    |    0    |    0    |
|          |              tmp_strb_V_fu_809              |    0    |    0    |    0    |    0    |
|          |              tmp_user_V_fu_813              |    0    |    0    |    0    |    0    |
|          |              tmp_last_V_fu_817              |    0    |    0    |    0    |    0    |
|extractvalue|               tmp_id_V_fu_821               |    0    |    0    |    0    |    0    |
|          |              tmp_dest_V_fu_825              |    0    |    0    |    0    |    0    |
|          |              tmp_short_3_fu_995             |    0    |    0    |    0    |    0    |
|          |       compression_buffer_index_fu_999       |    0    |    0    |    0    |    0    |
|          |             tmp_short_6_fu_1217             |    0    |    0    |    0    |    0    |
|          |           wah_buffer_index_fu_1222          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               or_ln105_fu_839               |    0    |    0    |    0    |    0    |
|    or    |               or_ln110_fu_989               |    0    |    0    |    0    |    0    |
|          |               or_ln115_fu_1171              |    0    |    0    |    0    |    0    |
|          |               or_ln120_fu_1210              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|               mantissa_fu_1104              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    20   | 31.9986 |   6029  |   8322  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|  compression_buffer  |    1   |    0   |    0   |    0   |
|control_signals_buffer|    0   |    5   |    8   |    0   |
|     delay_buffer     |   128  |    0   |    0   |    0   |
|   lpf_coefficients   |    1   |    0   |    0   |    -   |
|   wah_values_buffer  |    1   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |   131  |    5   |    8   |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|           add_ln213_reg_1567           |   32   |
|   compression_buffer_index_1_reg_1355  |   16   |
| compression_max_threshold_read_reg_1277|   32   |
| compression_min_threshold_read_reg_1282|   32   |
|compression_zero_threshold_read_reg_1272|   32   |
|          control_read_reg_1300         |    8   |
|            conv2_i_reg_1592            |   32   |
|          conv7_i_i_i_reg_1410          |   40   |
|        current_sample_1_reg_1334       |   32   |
|         current_sample_reg_1462        |   32   |
|             data_V_reg_1602            |   32   |
|               dc_reg_1597              |   32   |
|      debug_output_local_0_reg_1369     |   32   |
|      delay_buffer_addr_1_reg_1577      |   17   |
|    delay_buffer_index_load_reg_1557    |   32   |
|       delay_buffer_index_reg_1348      |   32   |
|       delay_buffer_load_reg_1582       |   16   |
|        delay_mult_read_reg_1267        |   32   |
|       delay_samples_read_reg_1262      |   32   |
|  distortion_clip_factor_read_reg_1287  |    8   |
|   distortion_threshold_read_reg_1292   |   32   |
|            empty_54_reg_1314           |   17   |
|            empty_58_reg_1341           |   32   |
|            empty_59_reg_1399           |   16   |
|            empty_61_reg_487            |   32   |
|            empty_62_reg_515            |   32   |
|            empty_63_reg_537            |   32   |
|            empty_64_reg_559            |   32   |
|             empty_reg_1249             |    9   |
|         gmem_addr_read_reg_1394        |   32   |
|           gmem_addr_reg_1388           |   32   |
|               i_reg_1324               |    7   |
|             isNeg_reg_1612             |    1   |
|       negative_threshold_reg_1405      |   16   |
|            or_ln105_reg_1467           |   32   |
|            or_ln110_reg_1547           |   32   |
|            or_ln115_reg_1632           |   32   |
|             output_reg_1637            |   16   |
|          p_Result_13_reg_1607          |   23   |
|             r_V_10_reg_1495            |   40   |
|             r_V_2_reg_1485             |   32   |
|             r_V_9_reg_1522             |   40   |
|              r_V_reg_1480              |   32   |
|            result_1_reg_1512           |   16   |
|           result_V_4_reg_1627          |   16   |
|             result_reg_1539            |   16   |
|          ret_V_3_cast_reg_1500         |   16   |
|           ret_V_cast_reg_1527          |   16   |
|         sext_ln1317_1_reg_1490         |   40   |
|          sext_ln1317_reg_1517          |   40   |
|           sext_ln209_reg_1587          |   32   |
|           sext_ln258_reg_1645          |   32   |
|           srem_ln209_reg_1572          |   17   |
|           sub_ln209_reg_1562           |   32   |
|             tmp_12_reg_1380            |    1   |
|             tmp_13_reg_1384            |    1   |
|           tmp_dest_V_reg_1451          |    6   |
|            tmp_id_V_reg_1446           |    5   |
|           tmp_keep_V_reg_1427          |    4   |
|           tmp_last_V_reg_1442          |    1   |
|              tmp_reg_1376              |    1   |
|           tmp_short_2_reg_548          |   16   |
|          tmp_short_3_reg_1552          |   16   |
|           tmp_short_4_reg_526          |   16   |
|          tmp_short_8_reg_1456          |   16   |
|           tmp_short_9_reg_570          |   16   |
|            tmp_short_reg_501           |   16   |
|           tmp_strb_V_reg_1432          |    4   |
|           tmp_user_V_reg_1437          |    2   |
|         trunc_ln1049_1_reg_1507        |    7   |
|          trunc_ln1049_reg_1534         |    7   |
|           trunc_ln24_reg_1307          |    1   |
|           trunc_ln77_reg_1422          |   31   |
|              ush_reg_1617              |    9   |
|              val_reg_1622              |   16   |
|       wah_buffer_index_1_reg_1362      |   16   |
|        wah_coeffs_read_reg_1256        |   64   |
+----------------------------------------+--------+
|                  Total                 |  1699  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_350 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_380  |  p8  |   2  |  16  |   32   ||    9    |
|  grp_write_fu_380  |  p12 |   2  |   1  |    2   |
|  grp_access_fu_440 |  p0  |   4  |  17  |   68   ||    20   |
|  grp_access_fu_440 |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_611     |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_872     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_930     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1016    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1028    |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   486  || 16.1186 ||    92   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |   31   |  6029  |  8322  |    -   |
|   Memory  |   131  |    -   |    -   |    5   |    8   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   92   |    -   |
|  Register |    -   |    -   |    -   |  1699  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   131  |   20   |   48   |  7733  |  8422  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
