{
    "BENCHMARKS": {
        "udma_core": {
            "design":"RTL_Benchmark/SVerilog/Cores/udma_core/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk_i",
                "Clock2": "per_clk_i"
            }
        },
        "cv32e40p": {
            "design":"RTL_Benchmark/SVerilog/Cores/cv32e40p/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "cva_64_a": {
            "design":"RTL_Benchmark/SVerilog/Cores/cva_64_a/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        }
    }
}
