// Seed: 3583100631
`define pp_7 0
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6
);
  logic id_7 = 1, id_8, id_9, id_10;
  type_15 id_11 (
      id_1,
      id_7
  );
  logic id_12;
endmodule
