/*
 * OMAP Secure API infrastructure.
 *
 * Copyright (C) 2011 Texas Instruments, Inc.
 *	Santosh Shilimkar <santosh.shilimkar@ti.com>
 *
 *
 * This program is free software,you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/memblock.h>
#include <linux/cpu_pm.h>

#include <asm/cacheflush.h>
#include <asm/memblock.h>

#include <mach/omap-secure.h>

#include "common.h"
#include "clockdomain.h"

static unsigned int ppa_service_0_index;
static phys_addr_t omap_secure_memblock_base;
static struct clockdomain *l4_secure_clkdm;

/**
 * omap_sec_dispatcher: Routine to dispatch low power secure
 * service routines
 * @idx: The HAL API index
 * @flag: The flag indicating criticality of operation
 * @nargs: Number of valid arguments out of four.
 * @arg1, arg2, arg3 args4: Parameters passed to secure API
 *
 * Return the non-zero error value on failure.
 */
u32 omap_secure_dispatcher(u32 idx, u32 flag, u32 nargs, u32 arg1, u32 arg2,
							 u32 arg3, u32 arg4)
{
	u32 ret = 0;
	u32 param[5];

	param[0] = nargs;
	param[1] = arg1;
	param[2] = arg2;
	param[3] = arg3;
	param[4] = arg4;

	if (!l4_secure_clkdm) {
		if (cpu_is_omap54xx())
			l4_secure_clkdm = clkdm_lookup("l4sec_clkdm");
		else
			l4_secure_clkdm = clkdm_lookup("l4_secure_clkdm");
	}

	if (!l4_secure_clkdm) {
		pr_err("%s: failed to get l4_secure_clkdm\n", __func__);
		return -EINVAL;
	}

	clkdm_wakeup(l4_secure_clkdm);

	/*
	 * Secure API needs physical address
	 * pointer for the parameters
	 */
	flush_cache_all();
	outer_clean_range(__pa(param), __pa(param + 5));
	ret = omap_smc2(idx, flag, __pa(param));

	clkdm_allow_idle(l4_secure_clkdm);

	return ret;
}

/* Allocate the memory to save secure ram */
int __init omap_secure_ram_reserve_memblock(void)
{
	u32 size = OMAP_SECURE_RAM_STORAGE;

	size = ALIGN(size, SZ_1M);
	omap_secure_memblock_base = arm_memblock_steal(size, SZ_1M);

	return 0;
}

phys_addr_t omap_secure_ram_mempool_base(void)
{
	return omap_secure_memblock_base;
}

#ifdef CONFIG_CPU_PM
static int secure_notifier(struct notifier_block *self, unsigned long cmd,
			   void *v)
{
	switch (cmd) {
	case CPU_CLUSTER_PM_EXIT:
		/*
		 * Dummy dispatcher call after OSWR and OFF
		 * Restore the right return Kernel address (with MMU on) for
		 * subsequent calls to secure ROM. Otherwise the return address
		 * will be to a PA return address and the system will hang.
		 */
		omap_secure_dispatcher(ppa_service_0_index,
				       FLAG_START_CRITICAL,
				       0, 0, 0, 0, 0);
		break;
	}
	return NOTIFY_OK;
}

static struct notifier_block secure_notifier_block = {
	.notifier_call = secure_notifier,
};

static int __init secure_pm_init(void)
{
	if (omap_type() != OMAP2_DEVICE_TYPE_GP)
		cpu_pm_register_notifier(&secure_notifier_block);

	if (cpu_is_omap44xx())
		ppa_service_0_index = OMAP4_PPA_SERVICE_0;
	else if (cpu_is_omap54xx())
		ppa_service_0_index = OMAP5_PPA_SERVICE_0;

	return 0;
}
early_initcall(secure_pm_init);
#endif
