AArch64 A202
(* Test ANDS instruction *)

{
  int64_t 0: X1 = 3;
  int64_t 0: X2 = 0xFFFFFFFFFFFFFFFC;
}

P0 ;
ANDS X0, X1, X2;
CSET W3, MI; (* Fetch N *)
CSET W4, EQ; (* Fetch Z *)
CSET W5, CS; (* Fetch C *)
CSET W6, VS; (* Fetch V *)

forall (
    0: X3 = 0 /\
    0: X4 = 1 /\
    0: X5 = 0 /\
    0: X6 = 0
)
