library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity FSM is
	port(reset		: in  std_logic;
		  clk			: in  std_logic;
		  intermit	: in  std_logic;
		  newTime	: out std_logic;
		  timeVal	: out std_logic_vector(7 downto 0);
		  timeExp	: in  std_logic;
end FSM;

architecture Behavioral of TrafficLightsFSM is

	constant Meter_agua		: std_logic_vector(7 downto 0) := "00000101"; -- 5 s
	constant enxaguar			: std_logic_vector(7 downto 0) := "00001001"; -- 9 s
	constant tirar_agua		: std_logic_vector(7 downto 0) := "00000010"; -- 2 s
	constant spin				: std_logic_vector(7 downto 0) := "00000100"; -- 4 s

begin
	sync_proc : process(clk)
	begin
		if (rising_edge(clk)) then
			if (reset = '1') then
				s_currentState <= TInit;
				s_stateChanged <= '1';
			else
				if (s_currentState /= s_nextState) then
					s_stateChanged <= '1';
				else
					s_stateChanged <= '0';
				end if;
				s_currentState	<= s_nextState;
			end if;
		end if;
	end process;