"ADCX140_PAGE_SELECT"   :	[0x00, "PAGE_CFG Device page register" 															,0		]
"ADCX140_SW_RESET"      :	[0x01, "SW_RESETSoftware reset registerSW_RESET Register" 										,1		]
"ADCX140_SLEEP_CFG"     :	[0x02, "SLEEP_CFGSleep mode registerSLEEP_CFG Register" 										,2		]
"ADCX140_SHDN_CFG"      :	[0x05, "SHDN_CFGShutdown configuration registerSHDN_CFG Register" 								,5		]
"ADCX140_ASI_CFG0"      :	[0x07, "ASI_CFG0ASI configuration register 0ASI_CFG0 Register"									,7		]
"ADCX140_ASI_CFG1"      :	[0x08, "ASI_CFG1ASI configuration register 1ASI_CFG1 Register"									,8		]
"ADCX140_ASI_CFG2"      :	[0x09, "ASI_CFG2ASI configuration register 2ASI_CFG2 Register"									,9		]
"ADCX140_ASI_CH1"       :	[0x0B, "ASI_CH1Channel 1 ASI slot configuration registerASI_CH1 Register" 						,11		]
"ADCX140_ASI_CH2"       :	[0x0C, "ASI_CH2Channel 2 ASI slot configuration registerASI_CH2 Register" 						,12		]
"ADCX140_ASI_CH3"       :	[0x0D, "ASI_CH3Channel 3 ASI slot configuration registerASI_CH3 Register" 						,13		]
"ADCX140_ASI_CH4"       :	[0x0E, "ASI_CH4Channel 4 ASI slot configuration registerASI_CH4 Register" 						,14		]
"ADCX140_ASI_CH5"       :	[0x0F, "ASI_CH5Channel 5 ASI slot configuration registerASI_CH5 Register" 						,15		]
"ADCX140_ASI_CH6"       :	[0x10, "ASI_CH6Channel 6 ASI slot configuration registerASI_CH6 Register" 						,16		]
"ADCX140_ASI_CH7"       :	[0x11, "ASI_CH7Channel 7 ASI slot configuration registerASI_CH7 Register" 						,17		]
"ADCX140_ASI_CH8"       :	[0x12, "ASI_CH8Channel 8 ASI slot configuration registerASI_CH8 Register" 						,18		]
"ADCX140_MST_CFG0"      :	[0x13, "MST_CFG0ASI master mode configuration register 0MST_CFG0 Register" 						,19		]
"ADCX140_MST_CFG1"      :	[0x14, "MST_CFG1ASI master mode configuration register 1MST_CFG1 Register" 						,20		]
"ADCX140_ASI_STS"       :	[0x15, "ASI_STSASI bus clock monitor status registerASI_STS Register" 							,21		]
"ADCX140_CLK_SRC"       :	[0x16, "CLK_SRCClock source configuration register 0CLK_SRC Register" 							,22		]
"ADCX140_PDMCLK_CFG"    :	[0x1F, "PDMCLK_CFGPDM clock generation configuration registerPDMCLK_CFG Register" 				,31		]
"ADCX140_PDM_CFG"       :	[0x20, "PDMIN_CFGPDM DINx sampling edge registerPDMIN_CFG Register"								,32		]
"ADCX140_GPIO_CFG0"     :	[0x21, "GPIO_CFG0GPIO configuration register 0GPIO_CFG0 Register" 								,33		]
"ADCX140_GPO_CFG0"      :	[0x22, "GPO_CFG0GPO configuration register 0GPO_CFG0 Register" 									,34		]
"ADCX140_GPO_CFG1"      :	[0x23, "GPO_CFG1GPO configuration register 1GPO_CFG1 Register" 									,35		]
"ADCX140_GPO_CFG2"      :	[0x24, "GPO_CFG2GPO configuration register 2GPO_CFG2 Register" 									,36		]
"ADCX140_GPO_CFG3"      :	[0x25, "GPO_CFG3GPO configuration register 3GPO_CFG3 Register" 									,37		]
"ADCX140_GPO_VAL"       :	[0x29, "GPO_VALGPIO, GPO output value registerGPO_VAL Register"									,41		]
"ADCX140_GPIO_MON"      :	[0x2A, "GPIO_MONGPIO monitor value registerGPIO_MON Register" 									,42		]
"ADCX140_GPI_CFG0"      :	[0x2B, "GPI_CFG0GPI configuration register 0GPI_CFG0 Register" 									,43		]
"ADCX140_GPI_CFG1"      :	[0x2C, "GPI_CFG1GPI configuration register 1GPI_CFG1 Register" 									,44		]
"ADCX140_GPI_MON"       :	[0x2F, "GPI_MONGPI monitor value register GPI_MON Register"										,47		]
"ADCX140_INT_CFG"       :	[0x32, "INT_CFGInterrupt configuration registerINT_CFG Register" 								,50		]
"ADCX140_INT_MASK0"     :	[0x33, "INT_MASK0Interrupt mask register 0INT_MASK0 Register" 									,51		]
"ADCX140_INT_LTCH0"     :	[0x36, "INT_LTCH0Latched interrupt readback register INT_LTCH0 Register" 						,54		]
"ADCX140_BIAS_CFG"      :	[00x3, "BBIAS_CFGBias and ADC configuration registerBIAS_CFG Register" 							,59		]
"ADCX140_CH1_CFG0"      :	[0x3C, "CH1_CFG0Channel 1 configuration register 0CH1_CFG0 Register"							,60		]
"ADCX140_CH1_CFG1"      :	[0x3D, "CH1_CFG1Channel 1 configuration register 1CH1_CFG1 Register"							,61		]
"ADCX140_CH1_CFG2"      :	[0x3E, "CH1_CFG2Channel 1 configuration register 2CH1_CFG2 Register"							,62		]
"ADCX140_CH1_CFG3"      :	[0x3F, "CH1_CFG3Channel 1 configuration register 3CH1_CFG3 Register"							,63		]
"ADCX140_CH1_CFG4"      :	[0x40, "CH1_CFG4Channel 1 configuration register 4CH1_CFG4 Register"							,64		]
"ADCX140_CH2_CFG0"      :	[0x41, "CH2_CFG0Channel 2 configuration register 0CH2_CFG0 Register"							,65		]
"ADCX140_CH2_CFG1"      :	[0x42, "CH2_CFG1Channel 2 configuration register 1CH2_CFG1 Register"							,66		]
"ADCX140_CH2_CFG2"      :	[0x43, "CH2_CFG2Channel 2 configuration register 2CH2_CFG2 Register"							,67		]
"ADCX140_CH2_CFG3"      :	[0x44, "CH2_CFG3Channel 2 configuration register 3CH2_CFG3 Register"							,68		]
"ADCX140_CH2_CFG4"      :	[0x45, "CH2_CFG4Channel 2 configuration register 4CH2_CFG4 Register"							,69		]
"ADCX140_CH3_CFG0"      :	[0x46, "CH3_CFG0Channel 3 configuration register 0CH3_CFG0 Register"							,70		]
"ADCX140_CH3_CFG1"      :	[0x47, "CH3_CFG1Channel 3 configuration register 1CH3_CFG1 Register"							,71		]
"ADCX140_CH3_CFG2"      :	[0x48, "CH3_CFG2Channel 3 configuration register 2CH3_CFG2 Register"							,72		]
"ADCX140_CH3_CFG3"      :	[0x49, "CH3_CFG3Channel 3 configuration register 3CH3_CFG3 Register"							,73		]
"ADCX140_CH3_CFG4"      :	[0x4A, "CH3_CFG4Channel 3 configuration register 4CH3_CFG4 Register"							,74		]
"ADCX140_CH4_CFG0"      :	[0x4B, "CH4_CFG0Channel 4 configuration register 0CH4_CFG0 Register"							,75		]
"ADCX140_CH4_CFG1"      :	[0x4C, "CH4_CFG1Channel 4 configuration register 1CH4_CFG1 Register"							,76		]
"ADCX140_CH4_CFG2"      :	[0x4D, "CH4_CFG2Channel 4 configuration register 2CH4_CFG2 Register"							,77		]
"ADCX140_CH4_CFG3"      :	[0x4E, "CH4_CFG3Channel 4 configuration register 3CH4_CFG3 Register"							,78		]
"ADCX140_CH4_CFG4"      :	[0x4F, "CH4_CFG4Channel 4 configuration register 4CH4_CFG4 Register"							,79		]
"ADCX140_CH5_CFG2"      :	[0x52, "CH5_CFG2Channel 5 (PDM only configuration register 2CH5_CFG2 Register"					,82		]
"ADCX140_CH5_CFG3"      :	[0x53, "CH5_CFG3Channel 5 (PDM only configuration register 3CH5_CFG3 Register"					,83		]
"ADCX140_CH5_CFG4"      :	[0x54, "CH5_CFG4Channel 5 (PDM only configuration register 4CH5_CFG4 Register"					,84		]
"ADCX140_CH6_CFG2"      :	[0x57, "CH6_CFG2Channel 6 (PDM only configuration register 2CH6_CFG2 Register"					,87		]
"ADCX140_CH6_CFG3"      :	[0x58, "CH6_CFG3Channel 6 (PDM only configuration register 3CH6_CFG3 Register"					,88		]
"ADCX140_CH6_CFG4"      :	[0x59, "CH6_CFG4Channel 6 (PDM only configuration register 4CH6_CFG4 Register"					,89		]
"ADCX140_CH7_CFG2"      :	[0x5C, "CH7_CFG2Channel 7 (PDM only configuration register 2CH7_CFG2 Register"					,92		]
"ADCX140_CH7_CFG3"      :	[0x5D, "CH7_CFG3Channel 7 (PDM only configuration register 3CH7_CFG3 Register"					,93		]
"ADCX140_CH7_CFG4"      :	[0x5E, "CH7_CFG4Channel 7 (PDM only configuration register 4CH7_CFG4 Register"					,94		]
"ADCX140_CH8_CFG2"      :	[0x61, "CH8_CFG2Channel 8 (PDM only configuration register 2CH8_CFG2 Register"					,97		]
"ADCX140_CH8_CFG3"      :	[0x62, "CH8_CFG3Channel 8 (PDM only configuration register 3CH8_CFG3 Register"					,98		]
"ADCX140_CH8_CFG4"      :	[0x63, "CH8_CFG4Channel 8 (PDM only configuration register 4CH8_CFG4 Register"					,99		]
"ADCX140_DSP_CFG0"      :	[0x6B, "DSP_CFG0DSP configuration register 0DSP_CFG0 Register" 									,107	]
"ADCX140_DSP_CFG1"      :	[0x6C, "DSP_CFG1DSP configuration register 1DSP_CFG1 Register" 									,108	]
"ADCX140_DRE_CFG0"      :	[0x6D, "DRE_CFG0DRE configuration register 0DRE_CFG0 Register" 									,109	]
"ADCX140_AGC_CFG0"      :	[0x70, "AGC_CFG0AGC configuration register 0AGC_CFG0 Register" 									,112	]
"ADCX140_IN_CH_EN"      :	[0x73, "IN_CH_ENInput channel enable configuration register IN_CH_EN Register" 					,115	]
"ADCX140_ASI_OUT_CH_EN" :	[0x74, "ASI_OUT_CH_ENASI output channel enable configuration register ASI_OUT_CH_EN Register" 	,116	]
"ADCX140_PWR_CFG"       :	[0x75, "PWR_CFGPower up configuration registerPWR_CFG Register" 								,117	]
"ADCX140_DEV_STS0"      :	[0x76, "DEV_STS0Device status value register 0DEV_STS0 Register" 								,118	]
"ADCX140_DEV_STS1"      :	[0x77, "DEV_STS1Device status value register 1DEV_STS1 Register" 								,119	]
"I2C_CKSUMI2C" 		    :	[0x7E, "I2C_CKSUMI2C checksum registerI2C_CKSUM Register" 							    		,126	]
