$date
	Thu Apr 13 18:01:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! zz $end
$upscope $end
$scope module testbench $end
$var reg 3 " yy [2:0] $end
$upscope $end
$scope module testbench $end
$var reg 2 # ss [1:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b0 "
1!
$end
#20
0!
b10 "
#40
1!
b1 #
#60
0!
b11 "
#80
1!
b10 #
#100
0!
b0 "
#120
1!
b11 #
b111 "
#140
0!
b100 "
#160
