INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/sim_1/synth/func/testbench_CORDIC_Arch2_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-311] analyzing module Mux_2x1_0
INFO: [VRFC 10-311] analyzing module Mux_2x1_1
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd_10
INFO: [VRFC 10-311] analyzing module RegisterAdd_6
INFO: [VRFC 10-311] analyzing module RegisterAdd_7
INFO: [VRFC 10-311] analyzing module RegisterAdd_8
INFO: [VRFC 10-311] analyzing module RegisterAdd_9
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-311] analyzing module Simple_Subt_5
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-311] analyzing module d_ff_en_2
INFO: [VRFC 10-311] analyzing module d_ff_en_3
INFO: [VRFC 10-311] analyzing module d_ff_en_4
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized0
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized1
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized10
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized11
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized12
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized13
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized2
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized3
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized4
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized5
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized6
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized7
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized8
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
