Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 22e5ccb5c0474707b04eef84e599d197 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.modulator
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.demodulator
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
