# reading /home/leoko805/TDTS01/hls/behavioral/behavioral.mpf
# vsim work.workbench(sort_test) 
# //  ModelSim SE/EE 5.4d Sep 15 2000 SunOS 5.10
# //
# //  Copyright (c) Mentor Graphics Corporation, 1982-2000, All Rights Reserved.
# //                       UNPUBLISHED, LICENSED SOFTWARE.
# //            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# //  Copyright (c) Model Technology Incorporated 1990-2000, All Rights Reserved.
# //
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../std.standard
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../ieee.std_logic_1164(body)
# Loading work.r_sort_pkg
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../ieee.numeric_bit(body)
# Loading work.workbench(sort_test)
# Loading work.r_sort(high_level)
# Loading work.clock_gen(behavioral)
vsim work.workbench(sort_test)
# vsim work.workbench(sort_test) 
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../std.standard
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../ieee.std_logic_1164(body)
# Loading work.r_sort_pkg
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../ieee.numeric_bit(body)
# Loading work.workbench(sort_test)
# Loading work.r_sort(high_level)
# Loading work.clock_gen(behavioral)
#  
# Building Library work  
#  
do /home/leoko805/TDTS01/hls/behavioral/build_work.do
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture high_level of r_sort
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity r_sort
# -- Loading entity clock_gen
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
view *
# .structure .signals .variables .process .source .wave .list .dataflow
vsim work.workbench(sort_test)
# vsim work.workbench(sort_test) 
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../std.standard
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../ieee.std_logic_1164(body)
# Loading work.r_sort_pkg
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../ieee.numeric_bit(body)
# Loading work.workbench(sort_test)
# Loading work.r_sort(high_level)
# Loading work.clock_gen(behavioral)
add wave -r /*
run 300 ns
run 500 ns
destroy .wave
