// Seed: 76844180
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  uwire id_3,
    output uwire id_4,
    output tri   id_5,
    output wire  id_6,
    input  wand  id_7
);
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2#(
        .id_9 (-1'b0),
        .id_10(1),
        .id_11((1)),
        .id_12(1)
    ),
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7
);
  uwire id_13;
  always id_12 <= 1;
  wire id_14;
  assign id_12 = id_9;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_7 = 0;
  assign id_13 = 'd0;
  wire id_15;
  logic [-1 : -1 'h0] id_16 = -1;
endmodule
