# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../verif/configuration/configuration_pkg.sv" \
"../../../../../verif/agent/seg_agent_pkg.sv" \
"../../../../../verif/axi_agent/seg_axi_agent_pkg.sv" \
"../../../../../verif/sequence/seg_sequence_pkg.sv" \
"../../../../../verif/test_pkg.sv" \
"../../../../../verif/seg_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
