{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A777505436",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (XIX, 354 p)",
            "creator": [
                "Thomas, Donald E.",
                "Moorby, Philip R."
            ],
            "description": [
                "online resource",
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots."
            ],
            "identifier": [
                "(doi)10.1007/978-1-4757-2896-5",
                "(isbn13)9781475728965",
                "(firstid)GBV:777505436",
                "(ppn)777505436"
            ],
            "publisher": "Springer US",
            "subject": [
                "Computer-aided engineering.",
                "Computer aided design",
                "Electronic circuits.",
                "(classificationName=loc)TK7888.4",
                "Electrical engineering.",
                "(classificationName=linseach:mapping)inf",
                "Computers.",
                "(classificationName=ddc)621.3815",
                "Computer engineering",
                "Systems engineering",
                "Engineering",
                "Computer hardware",
                "(classificationName=linseach:mapping)elt"
            ],
            "title": "The Verilog\u00ae Hardware Description Language",
            "abstract": [
                "XV Acknowledgments xvii Chapter 1 Verilog - A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits II Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Behavioral Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines IS Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment(\".",
                "1 Verilog \u2014 A Tutorial Introduction -- 2 Behavioral Modeling -- 3 Concurrent Processes -- 4 Logic Level Modeling -- 5 Advanced Timing -- 6 Logic Synthesis -- 7 Behavioral Synthesis -- 8 User-Defined Primitives -- 9 Switch Level Modeling -- 10 Projects -- Appendix A Tutorial Questions and Discussion -- Structural Descriptions -- Testbench Modules -- Combinational Circuits Using always -- Sequential Circuits -- Hierarchical Descriptions -- Finite State Machine and Datapath -- Cycle-Accurate Descriptions -- Appendix B Lexical Conventions -- White Space and Comments -- Operators -- Numbers -- Strings -- Identifiers, System Names, and Keywords -- Appendix C Verilog Operators -- Table of Operators -- Operator Precedence -- Operator Truth Tables -- Expression Bit Lengths -- Appendix D Verilog Gate Types -- Logic Gates -- BUF and NOT Gates -- BUFIF and NOTIF Gates -- MOS Gates -- Bidirectional Gates -- CMOS Gates -- Pullup and Pulldown Gates -- Appendix E Registers, Memories, Integers, and Time -- Registers -- Memories -- Integers and Times -- Appendix F System Tasks and Functions -- Display and Write Tasks -- Continuous Monitoring -- Strobed Monitoring -- File Output -- Simulation Time -- Stop and Finish -- Random -- Reading Data From Disk Files -- Appendix G Formal Syntax Definition -- Tutorial Guide to Formal Syntax Specification -- Source Text -- Declarations -- Primitive Instances -- Module Instantiation -- UDP Declaration and Instantiation -- Behavioral Statements -- Specify Section -- Expressions -- General."
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SXE"
            ],
            "issued": "1998",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "isLike": "doi:10.1007/978-1-4757-2896-5",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "contributor": "http://purl.org/dc/terms/contributor",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "title": "http://purl.org/dc/elements/1.1/title",
        "description": "http://purl.org/dc/elements/1.1/description",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "license": "http://purl.org/dc/terms/license",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "issued": "http://purl.org/dc/terms/issued",
        "abstract": "http://purl.org/dc/terms/abstract",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}