//
// Copyright (C) 2022-2023 Intel Corporation.
// SPDX-License-Identifier: Apache 2.0
//

// RUN: vpux-opt --split-input-file --init-compiler="vpu-arch=%arch%" --convert-VPUMI37XX-to-ELF %s | FileCheck %s
// REQUIRES: arch-NPU37XX

#NHWC = affine_map<(d0, d1, d2, d3) -> (d0, d2, d3, d1)>
module @mainModule {
  IE.CNNNetwork entryPoint : @maxpool_f16_f16 inputsInfo : {
    DataInfo "input_0" : tensor<1x64x16x16xf16>
  } outputsInfo : {
    DataInfo "output_0" : tensor<1x64x8x8xf16>
  }
  func.func private @maxpool_f16_f16(%arg0: memref<1x64x16x16xf16, #NHWC, @DDR>, %arg1: memref<1x64x8x8xf16, #NHWC, @DDR>) -> memref<1x64x8x8xf16, #NHWC, @DDR> {
    %2 = VPURT.DeclareBuffer <CMX_NN> [0] <8192> -> memref<1x64x16x16xf16, #NHWC, [@CMX_NN, 0]>
    %3 = VPURT.DeclareBuffer <CMX_NN> [0] <0> -> memref<1x64x8x8xf16, #NHWC, [@CMX_NN, 0]>
    %4 = VPURT.DeclareBuffer <CMX_NN> [0] <8192> -> memref<1x64x16x16xf16, #NHWC, [@CMX_NN, 0]>
    %5 = VPURT.DeclareBuffer <CMX_NN> [0] <0> -> memref<1x64x8x8xf16, #NHWC, [@CMX_NN, 0]>
    %7 = VPURT.DeclareBuffer <CMX_NN> [0] <40976> -> memref<64x1x1x4xsi32, #NHWC, [@CMX_NN, 0]>
    %11 = VPUMI37XX.DPUInvariant {clean_after = 0 : ui64, kernel_padding = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, kernel_size = [2, 2], kernel_strides = [2, 2], mpe_frequent_mode = #VPU.mpe_mode<CUBOID_16x16>, start_after = 0 : ui64, nce_task_type = #VPUIP.nce_task_type<MAXPOOL>} input(%2 : memref<1x64x16x16xf16, #NHWC, [@CMX_NN, 0]>) weight_table(%7 : memref<64x1x1x4xsi32, #NHWC, [@CMX_NN, 0]>) parent_input(%4 : memref<1x64x16x16xf16, #NHWC, [@CMX_NN, 0]>) parent_output(%5 : memref<1x64x8x8xf16, #NHWC, [@CMX_NN, 0]>) outputs(%3 : memref<1x64x8x8xf16, #NHWC, [@CMX_NN, 0]>) -> <0:0:0> PPE : {
      VPUMI37XX.PPETask {ppe = #VPU.PPEStub<>}
    }
    %12 = "VPUMI37XX.DPUVariant"(%11) {end = [7, 7, 63], mpe_mode = #VPU.mpe_mode<CUBOID_16x16>, pad = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, start = [0, 0, 0]} : (!VPURegMapped.Index<0:0:0>) -> !VPURegMapped.Index<0:0:0>
    %14 = VPUMI37XX.MappedInference invariants(%11 : !VPURegMapped.Index<0:0:0>) variants(%12 : !VPURegMapped.Index<0:0:0>) dmaCount([0, 0]) invariantCount(1) variantCount(1) actKernelRangesCount(0) actKernelInvocationsCount(0) barrierCount(0) -> !VPURegMapped.Index<0:0:0>
    return %arg1 : memref<1x64x8x8xf16, #NHWC, @DDR>
  }
}


//CHECK: %[[VAL11:.*]] = VPUMI37XX.DPUInvariant
//CHECK: %[[VAL12:.*]] = "VPUMI37XX.DPUVariant"

//CHECK: %[[IVARSEC:.*]] = ELFNPU37XX.CreateSection {{.*}} secName = ".text.DPUInvariants"
//CHECK-NEXT: ELFNPU37XX.PutOpInSection %[[VAL11]] : !VPURegMapped.Index<0:0:0>

//CHECK: %[[VARSEC:.*]] = ELFNPU37XX.CreateSection {{.*}} secName = ".text.DPUVariants"
//CHECK-NEXT: ELFNPU37XX.PutOpInSection %[[VAL12]] : !VPURegMapped.Index<0:0:0>

//CHECK: %[[RT_SYMTAB:.*]] = ELFNPU37XX.CreateSymbolTableSection secName("VPU_RT_SYMTAB")

//CHECK: ELFNPU37XX.CreateRelocationSection secName(".rlt.text.DPUInvariants") sourceSymbolTableSection(%[[RT_SYMTAB]]) targetSection(%[[IVARSEC]])
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL11]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_32>
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL11]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_64_LSHIFT>
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL11]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_64_LSHIFT>
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL11]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_32>
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL11]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_32_MULTICAST_BASE>
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL11]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_32_MULTICAST_BASE>
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL11]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_32>
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL11]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_32>


//CHECK: ELFNPU37XX.CreateRelocationSection secName(".rlt.text.DPUVariants") sourceSymbolTableSection(%[[RT_SYMTAB]]) targetSection(%[[VARSEC]])
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL12]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_32_RTM>
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL12]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_32_SUM>
//CHECK: ELFNPU37XX.Reloc baseOp(%[[VAL12]] : !VPURegMapped.Index<0:0:0>) {{.*}} <R_VPU_32>
