

================================================================
== Vitis HLS Report for 'threshold_Pipeline_VITIS_LOOP_54_1'
================================================================
* Date:           Mon Jul 25 22:36:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.091 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    109|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|     44|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     44|    154|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_79_p2        |         +|   0|  0|  14|           9|           1|
    |add_ln56_fu_108_p2       |         +|   0|  0|  39|          32|           1|
    |icmp_ln54_fu_73_p2       |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln55_fu_102_p2      |      icmp|   0|  0|  11|           8|           3|
    |over_thresh_1_fu_114_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 109|          60|          49|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_36                  |   9|          2|    9|         18|
    |over_thresh_fu_32        |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   52|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_36                  |   9|   0|    9|          0|
    |over_thresh_fu_32        |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  44|   0|   44|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_54_1|  return value|
|appear_address0         |  out|    8|   ap_memory|                              appear|         array|
|appear_ce0              |  out|    1|   ap_memory|                              appear|         array|
|appear_q0               |   in|    8|   ap_memory|                              appear|         array|
|over_thresh_out         |  out|   32|      ap_vld|                     over_thresh_out|       pointer|
|over_thresh_out_ap_vld  |  out|    1|      ap_vld|                     over_thresh_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------+--------------+

