{
  "design": {
    "design_info": {
      "boundary_crc": "0x8447CE2470E901E5",
      "device": "xc7a35tcpg236-1",
      "name": "TOP_BD_OV7670_VGA",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "rst_clk_wiz_0_100M": "",
      "buttonControl_0": "",
      "VGA_controller_0": "",
      "pixel_clock_generator_0": "",
      "pixel_coord_converter_0": "",
      "BRAM_320x240_control_0": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "axi_uartlite_0": "",
      "OV7670_RCV_BRAM_0": "",
      "myip_SCCB_Transceiver_0": ""
    },
    "interface_ports": {
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "i_btn_start": {
        "direction": "I"
      },
      "i_sw_contFrame": {
        "direction": "I"
      },
      "i_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TOP_BD_OV7670_VGA_i_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "o_vgaBlue": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "o_vgaGreen": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "o_vgaRed": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "o_Hsync": {
        "direction": "O"
      },
      "o_Vsync": {
        "direction": "O"
      },
      "o_XCLK": {
        "direction": "O"
      },
      "i_VS": {
        "direction": "I"
      },
      "i_PCLK": {
        "direction": "I"
      },
      "i_HS": {
        "direction": "I"
      },
      "i_DATA": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "o_led_present_state": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "o_SCL": {
        "direction": "O"
      },
      "io_SDA": {
        "direction": "IO"
      },
      "o_PCLK": {
        "direction": "O"
      },
      "o_VS": {
        "direction": "O"
      },
      "o_HS": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "TOP_BD_OV7670_VGA_clk_wiz_0_3",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_JITTER": {
            "value": "175.402"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "25.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "40"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "TOP_BD_OV7670_VGA_rst_clk_wiz_0_100M_3"
      },
      "buttonControl_0": {
        "vlnv": "xilinx.com:module_ref:buttonControl:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_buttonControl_0_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "buttonControl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_reset",
                "value_src": "constant"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I"
          },
          "i_btn": {
            "direction": "I"
          },
          "o_btn_posedge": {
            "direction": "O"
          },
          "o_btn_negedge": {
            "direction": "O"
          }
        }
      },
      "VGA_controller_0": {
        "vlnv": "xilinx.com:module_ref:VGA_controller:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_VGA_controller_0_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VGA_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_p": {
            "type": "rst",
            "direction": "I"
          },
          "pixel_clock_pulse": {
            "direction": "I"
          },
          "in_vgaRed": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "in_vgaGreen": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "in_vgaBlue": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Hsync": {
            "direction": "O"
          },
          "Vsync": {
            "direction": "O"
          },
          "out_display_on": {
            "direction": "O"
          },
          "out_vgaRed": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "out_vgaGreen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "out_vgaBlue": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "count_h": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "count_v": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      },
      "pixel_clock_generator_0": {
        "vlnv": "xilinx.com:module_ref:pixel_clock_generator:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_pixel_clock_generator_0_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pixel_clock_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_p": {
            "type": "rst",
            "direction": "I"
          },
          "pixel_clock_pulse": {
            "direction": "O"
          }
        }
      },
      "pixel_coord_converter_0": {
        "vlnv": "xilinx.com:module_ref:pixel_coord_converter:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_pixel_coord_converter_0_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pixel_coord_converter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "addr_x": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "addr_y": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "addr_x_scaler": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "addr_y_scaler": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      },
      "BRAM_320x240_control_0": {
        "vlnv": "xilinx.com:module_ref:BRAM_320x240_controller:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_BRAM_320x240_control_0_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BRAM_320x240_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_p": {
            "type": "rst",
            "direction": "I"
          },
          "write_enable": {
            "direction": "I"
          },
          "porta_addr_x": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "porta_addr_y": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "porta_vgaRed": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "porta_vgaGreen": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "porta_vgaBlue": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "portb_addr_x": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "portb_addr_y": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "portb_vgaRed": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "portb_vgaGreen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "portb_vgaBlue": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "myip_SCCB_Transceiver_0": {
        "vlnv": "xilinx.com:user:myip_SCCB_Transceiver:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_myip_SCCB_Transceiver_0_0"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "TOP_BD_OV7670_VGA_microblaze_0_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "8"
          },
          "G_USE_EXCEPTIONS": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > TOP_BD_OV7670_VGA microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "TOP_BD_OV7670_VGA_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "TOP_BD_OV7670_VGA_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "TOP_BD_OV7670_VGA_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > TOP_BD_OV7670_VGA microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "TOP_BD_OV7670_VGA_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "TOP_BD_OV7670_VGA_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "TOP_BD_OV7670_VGA_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "TOP_BD_OV7670_VGA_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "TOP_BD_OV7670_VGA_microblaze_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "TOP_BD_OV7670_VGA_microblaze_0_xlconcat_0"
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "TOP_BD_OV7670_VGA_mdm_1_0"
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "TOP_BD_OV7670_VGA_axi_uartlite_0_0",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "OV7670_RCV_BRAM_0": {
        "vlnv": "xilinx.com:module_ref:OV7670_RCV_BRAM:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_OV7670_RCV_BRAM_0_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OV7670_RCV_BRAM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_n_reset",
                "value_src": "constant"
              }
            }
          },
          "i_n_reset": {
            "type": "rst",
            "direction": "I"
          },
          "i_xclk": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "i_next_frame": {
            "direction": "I"
          },
          "i_start_capture": {
            "direction": "I"
          },
          "o_present_state": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "i_PCLK": {
            "direction": "I"
          },
          "i_VS": {
            "direction": "I"
          },
          "i_HS": {
            "direction": "I"
          },
          "i_DATA": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_XCLK": {
            "direction": "O"
          },
          "o_PCLK": {
            "direction": "O"
          },
          "o_VS": {
            "direction": "O"
          },
          "o_HS": {
            "direction": "O"
          },
          "o_h_addr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "o_v_addr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "o_valid": {
            "direction": "O"
          },
          "o_pxl_r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_pxl_g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_pxl_b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "myip_SCCB_Transceiver_0": {
        "vlnv": "xilinx.com:user:myip_SCCB_Transceiver:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_myip_SCCB_Transceiver_0_4"
      }
    },
    "interface_nets": {
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "myip_SCCB_Transceiver_0/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      }
    },
    "nets": {
      "i_btn_0_1": {
        "ports": [
          "i_btn_start",
          "buttonControl_0/i_btn"
        ]
      },
      "i_next_frame_0_1": {
        "ports": [
          "i_sw_contFrame",
          "OV7670_RCV_BRAM_0/i_next_frame"
        ]
      },
      "buttonControl_0_o_btn_posedge": {
        "ports": [
          "buttonControl_0/o_btn_posedge",
          "OV7670_RCV_BRAM_0/i_start_capture"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "i_clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "rst_clk_wiz_0_100M/slowest_sync_clk",
          "buttonControl_0/i_clk",
          "VGA_controller_0/clk",
          "pixel_clock_generator_0/clk",
          "BRAM_320x240_control_0/clk",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_local_memory/LMB_Clk",
          "microblaze_0_axi_periph/M01_ACLK",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0_axi_periph/M02_ACLK",
          "OV7670_RCV_BRAM_0/i_clk",
          "myip_SCCB_Transceiver_0/s00_axi_aclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_100M/dcm_locked"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset",
          "rst_clk_wiz_0_100M/ext_reset_in"
        ]
      },
      "OV7670_RCV_BRAM_0_o_h_addr": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_h_addr",
          "BRAM_320x240_control_0/porta_addr_x"
        ]
      },
      "OV7670_RCV_BRAM_0_o_v_addr": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_v_addr",
          "BRAM_320x240_control_0/porta_addr_y"
        ]
      },
      "OV7670_RCV_BRAM_0_o_valid": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_valid",
          "BRAM_320x240_control_0/write_enable"
        ]
      },
      "OV7670_RCV_BRAM_0_o_pxl_r": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_pxl_r",
          "BRAM_320x240_control_0/porta_vgaRed"
        ]
      },
      "OV7670_RCV_BRAM_0_o_pxl_g": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_pxl_g",
          "BRAM_320x240_control_0/porta_vgaGreen"
        ]
      },
      "OV7670_RCV_BRAM_0_o_pxl_b": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_pxl_b",
          "BRAM_320x240_control_0/porta_vgaBlue"
        ]
      },
      "pixel_clock_generator_0_pixel_clock_pulse": {
        "ports": [
          "pixel_clock_generator_0/pixel_clock_pulse",
          "VGA_controller_0/pixel_clock_pulse"
        ]
      },
      "BRAM_320x240_control_0_portb_vgaRed": {
        "ports": [
          "BRAM_320x240_control_0/portb_vgaRed",
          "VGA_controller_0/in_vgaRed"
        ]
      },
      "BRAM_320x240_control_0_portb_vgaGreen": {
        "ports": [
          "BRAM_320x240_control_0/portb_vgaGreen",
          "VGA_controller_0/in_vgaGreen"
        ]
      },
      "BRAM_320x240_control_0_portb_vgaBlue": {
        "ports": [
          "BRAM_320x240_control_0/portb_vgaBlue",
          "VGA_controller_0/in_vgaBlue"
        ]
      },
      "VGA_controller_0_out_vgaBlue": {
        "ports": [
          "VGA_controller_0/out_vgaBlue",
          "o_vgaBlue"
        ]
      },
      "VGA_controller_0_out_vgaGreen": {
        "ports": [
          "VGA_controller_0/out_vgaGreen",
          "o_vgaGreen"
        ]
      },
      "VGA_controller_0_out_vgaRed": {
        "ports": [
          "VGA_controller_0/out_vgaRed",
          "o_vgaRed"
        ]
      },
      "VGA_controller_0_Hsync": {
        "ports": [
          "VGA_controller_0/Hsync",
          "o_Hsync"
        ]
      },
      "VGA_controller_0_Vsync": {
        "ports": [
          "VGA_controller_0/Vsync",
          "o_Vsync"
        ]
      },
      "i_VS_0_1": {
        "ports": [
          "i_VS",
          "OV7670_RCV_BRAM_0/i_VS"
        ]
      },
      "i_PCLK_0_1": {
        "ports": [
          "i_PCLK",
          "OV7670_RCV_BRAM_0/i_PCLK"
        ]
      },
      "i_HS_0_1": {
        "ports": [
          "i_HS",
          "OV7670_RCV_BRAM_0/i_HS"
        ]
      },
      "i_DATA_0_1": {
        "ports": [
          "i_DATA",
          "OV7670_RCV_BRAM_0/i_DATA"
        ]
      },
      "OV7670_RCV_BRAM_0_o_present_state": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_present_state",
          "o_led_present_state"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_reset",
          "buttonControl_0/i_reset",
          "VGA_controller_0/reset_p",
          "pixel_clock_generator_0/reset_p",
          "BRAM_320x240_control_0/reset_p"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "microblaze_0_axi_periph/M01_ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M02_ARESETN",
          "OV7670_RCV_BRAM_0/i_n_reset",
          "myip_SCCB_Transceiver_0/s00_axi_aresetn"
        ]
      },
      "OV7670_RCV_BRAM_0_o_XCLK": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_XCLK",
          "o_XCLK"
        ]
      },
      "VGA_controller_0_count_h": {
        "ports": [
          "VGA_controller_0/count_h",
          "pixel_coord_converter_0/addr_x"
        ]
      },
      "VGA_controller_0_count_v": {
        "ports": [
          "VGA_controller_0/count_v",
          "pixel_coord_converter_0/addr_y"
        ]
      },
      "pixel_coord_converter_0_addr_x_scaler": {
        "ports": [
          "pixel_coord_converter_0/addr_x_scaler",
          "BRAM_320x240_control_0/portb_addr_x"
        ]
      },
      "pixel_coord_converter_0_addr_y_scaler": {
        "ports": [
          "pixel_coord_converter_0/addr_y_scaler",
          "BRAM_320x240_control_0/portb_addr_y"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "OV7670_RCV_BRAM_0/i_xclk"
        ]
      },
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "rst_clk_wiz_0_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_clk_wiz_0_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_0_100M/mb_debug_sys_rst"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "myip_SCCB_Transceiver_0_o_intrpt_done": {
        "ports": [
          "myip_SCCB_Transceiver_0/o_intrpt_done",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "myip_SCCB_Transceiver_0_o_sio_c": {
        "ports": [
          "myip_SCCB_Transceiver_0/o_sio_c",
          "o_SCL"
        ]
      },
      "Net": {
        "ports": [
          "io_SDA",
          "myip_SCCB_Transceiver_0/io_sio_d"
        ]
      },
      "OV7670_RCV_BRAM_0_o_PCLK": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_PCLK",
          "o_PCLK"
        ]
      },
      "OV7670_RCV_BRAM_0_o_VS": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_VS",
          "o_VS"
        ]
      },
      "OV7670_RCV_BRAM_0_o_HS": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_HS",
          "o_HS"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_myip_SCCB_Transceiver_0_S00_AXI_reg": {
                "address_block": "/myip_SCCB_Transceiver_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K"
              }
            }
          }
        }
      }
    }
  }
}