Analysis & Synthesis report for top_arc4
Wed Jan 12 00:02:22 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1
 16. Source assignments for doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1
 17. Source assignments for doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1
 18. Source assignments for doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1
 19. Source assignments for doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1
 20. Source assignments for doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1
 21. Source assignments for doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1
 22. Source assignments for doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1
 23. Parameter Settings for User Entity Instance: ct_mem:ct|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component
 31. Parameter Settings for Inferred Entity Instance: doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|lpm_divide:Mod0
 32. Parameter Settings for Inferred Entity Instance: doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|lpm_divide:Mod0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "doublecrack:dc|pt_mem:pt"
 35. Port Connectivity Checks: "ct_mem:ct"
 36. In-System Memory Content Editor Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jan 12 00:02:22 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; top_arc4                                    ;
; Top-level Entity Name           ; top_arc4                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1104                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16,384                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_arc4           ; top_arc4           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; top_arc4.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv                                                        ;             ;
; prga.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/circl/OneDrive/Desktop/ARC4/prga.sv                                                            ;             ;
; ksa.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/circl/OneDrive/Desktop/ARC4/ksa.sv                                                             ;             ;
; init.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/circl/OneDrive/Desktop/ARC4/init.sv                                                            ;             ;
; doublecrack.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/circl/OneDrive/Desktop/ARC4/doublecrack.sv                                                     ;             ;
; crack.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/circl/OneDrive/Desktop/ARC4/crack.sv                                                           ;             ;
; arc4.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv                                                            ;             ;
; s_mem.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/circl/OneDrive/Desktop/ARC4/s_mem.v                                                            ;             ;
; pt_mem.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/circl/OneDrive/Desktop/ARC4/pt_mem.v                                                           ;             ;
; ct_mem.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/circl/OneDrive/Desktop/ARC4/ct_mem.v                                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; db/altsyncram_15s1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_15s1.tdf                                             ;             ;
; db/altsyncram_8hi2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_8hi2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
; db/altsyncram_kmr1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_kmr1.tdf                                             ;             ;
; db/altsyncram_e2i2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_e2i2.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/decode_5la.tdf                                                  ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/decode_u0a.tdf                                                  ;             ;
; db/mux_lfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/mux_lfb.tdf                                                     ;             ;
; db/altsyncram_pvp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_pvp1.tdf                                             ;             ;
; db/altsyncram_4fg2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_4fg2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/sld10d0bca1/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                   ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                  ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                              ;             ;
; db/lpm_divide_72m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/lpm_divide_72m.tdf                                              ;             ;
; db/sign_div_unsign_akh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/sign_div_unsign_akh.tdf                                         ;             ;
; db/alt_u_div_qse.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/circl/OneDrive/Desktop/ARC4/db/alt_u_div_qse.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1118                     ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1635                     ;
;     -- 7 input functions                    ; 26                       ;
;     -- 6 input functions                    ; 334                      ;
;     -- 5 input functions                    ; 297                      ;
;     -- 4 input functions                    ; 313                      ;
;     -- <=3 input functions                  ; 665                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1104                     ;
;                                             ;                          ;
; I/O pins                                    ; 67                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 16384                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 680                      ;
; Total fan-out                               ; 13061                    ;
; Average fan-out                             ; 4.40                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_arc4                                                                                                                               ; 1635 (26)           ; 1104 (2)                  ; 16384             ; 0          ; 67   ; 0            ; |top_arc4                                                                                                                                                                                                                                                                                                                                            ; top_arc4                          ; work         ;
;    |ct_mem:ct|                                                                                                                          ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|ct_mem:ct                                                                                                                                                                                                                                                                                                                                  ; ct_mem                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_15s1:auto_generated|                                                                                               ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_15s1                   ; work         ;
;             |altsyncram_8hi2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1                                                                                                                                                                                                                                       ; altsyncram_8hi2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 40 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |doublecrack:dc|                                                                                                                     ; 1335 (119)          ; 843 (108)                 ; 14336             ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc                                                                                                                                                                                                                                                                                                                             ; doublecrack                       ; work         ;
;       |crack:c1|                                                                                                                        ; 542 (83)            ; 311 (56)                  ; 4096              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1                                                                                                                                                                                                                                                                                                                    ; crack                             ; work         ;
;          |arc4:a4|                                                                                                                      ; 407 (0)             ; 216 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4                                                                                                                                                                                                                                                                                                            ; arc4                              ; work         ;
;             |fsm:FSM|                                                                                                                   ; 29 (29)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|fsm:FSM                                                                                                                                                                                                                                                                                                    ; fsm                               ; work         ;
;             |init:INT|                                                                                                                  ; 24 (24)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|init:INT                                                                                                                                                                                                                                                                                                   ; init                              ; work         ;
;             |ksa:KSA|                                                                                                                   ; 132 (88)            ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA                                                                                                                                                                                                                                                                                                    ; ksa                               ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|lpm_divide:Mod0                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;                   |lpm_divide_72m:auto_generated|                                                                                       ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                                                                                                                                                      ; lpm_divide_72m                    ; work         ;
;                      |sign_div_unsign_akh:divider|                                                                                      ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                          ; sign_div_unsign_akh               ; work         ;
;                         |alt_u_div_qse:divider|                                                                                         ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                                                                    ; alt_u_div_qse                     ; work         ;
;             |prga:PRGA|                                                                                                                 ; 164 (164)           ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA                                                                                                                                                                                                                                                                                                  ; prga                              ; work         ;
;             |s_mem:s|                                                                                                                   ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s                                                                                                                                                                                                                                                                                                    ; s_mem                             ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                   |altsyncram_pvp1:auto_generated|                                                                                      ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_pvp1                   ; work         ;
;                      |altsyncram_4fg2:altsyncram1|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                                         ; altsyncram_4fg2                   ; work         ;
;                      |sld_mod_ram_rom:mgl_prim2|                                                                                        ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                         |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                            ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;             |signal_control:Ctrl|                                                                                                       ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|signal_control:Ctrl                                                                                                                                                                                                                                                                                        ; signal_control                    ; work         ;
;          |pt_mem:pt1|                                                                                                                   ; 52 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1                                                                                                                                                                                                                                                                                                         ; pt_mem                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 52 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_kmr1:auto_generated|                                                                                         ; 52 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_kmr1                   ; work         ;
;                   |altsyncram_e2i2:altsyncram1|                                                                                         ; 4 (0)               ; 2 (2)                     ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1                                                                                                                                                                                                              ; altsyncram_e2i2                   ; work         ;
;                      |decode_5la:decode4|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|decode_5la:decode4                                                                                                                                                                                           ; decode_5la                        ; work         ;
;                      |decode_5la:decode5|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|decode_5la:decode5                                                                                                                                                                                           ; decode_5la                        ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 48 (30)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;       |crack:c2|                                                                                                                        ; 542 (84)            ; 312 (57)                  ; 4096              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2                                                                                                                                                                                                                                                                                                                    ; crack                             ; work         ;
;          |arc4:a4|                                                                                                                      ; 406 (0)             ; 216 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4                                                                                                                                                                                                                                                                                                            ; arc4                              ; work         ;
;             |fsm:FSM|                                                                                                                   ; 29 (29)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|fsm:FSM                                                                                                                                                                                                                                                                                                    ; fsm                               ; work         ;
;             |init:INT|                                                                                                                  ; 24 (24)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|init:INT                                                                                                                                                                                                                                                                                                   ; init                              ; work         ;
;             |ksa:KSA|                                                                                                                   ; 131 (87)            ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA                                                                                                                                                                                                                                                                                                    ; ksa                               ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|lpm_divide:Mod0                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;                   |lpm_divide_72m:auto_generated|                                                                                       ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                                                                                                                                                      ; lpm_divide_72m                    ; work         ;
;                      |sign_div_unsign_akh:divider|                                                                                      ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                          ; sign_div_unsign_akh               ; work         ;
;                         |alt_u_div_qse:divider|                                                                                         ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                                                                    ; alt_u_div_qse                     ; work         ;
;             |prga:PRGA|                                                                                                                 ; 164 (164)           ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA                                                                                                                                                                                                                                                                                                  ; prga                              ; work         ;
;             |s_mem:s|                                                                                                                   ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s                                                                                                                                                                                                                                                                                                    ; s_mem                             ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                   |altsyncram_pvp1:auto_generated|                                                                                      ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_pvp1                   ; work         ;
;                      |altsyncram_4fg2:altsyncram1|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                                         ; altsyncram_4fg2                   ; work         ;
;                      |sld_mod_ram_rom:mgl_prim2|                                                                                        ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                         |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                            ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;             |signal_control:Ctrl|                                                                                                       ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|signal_control:Ctrl                                                                                                                                                                                                                                                                                        ; signal_control                    ; work         ;
;          |pt_mem:pt1|                                                                                                                   ; 52 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1                                                                                                                                                                                                                                                                                                         ; pt_mem                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 52 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_kmr1:auto_generated|                                                                                         ; 52 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_kmr1                   ; work         ;
;                   |altsyncram_e2i2:altsyncram1|                                                                                         ; 4 (0)               ; 2 (2)                     ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1                                                                                                                                                                                                              ; altsyncram_e2i2                   ; work         ;
;                      |decode_5la:decode4|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|decode_5la:decode4                                                                                                                                                                                           ; decode_5la                        ; work         ;
;                      |decode_5la:decode5|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|decode_5la:decode5                                                                                                                                                                                           ; decode_5la                        ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 48 (30)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;       |ct_mem:ct1|                                                                                                                      ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct1                                                                                                                                                                                                                                                                                                                  ; ct_mem                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_15s1:auto_generated|                                                                                            ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_15s1                   ; work         ;
;                |altsyncram_8hi2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_8hi2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |ct_mem:ct2|                                                                                                                      ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct2                                                                                                                                                                                                                                                                                                                  ; ct_mem                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_15s1:auto_generated|                                                                                            ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_15s1                   ; work         ;
;                |altsyncram_8hi2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_8hi2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |pt_mem:pt|                                                                                                                       ; 52 (0)              ; 38 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|pt_mem:pt                                                                                                                                                                                                                                                                                                                   ; pt_mem                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 52 (0)              ; 38 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_kmr1:auto_generated|                                                                                            ; 52 (0)              ; 38 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_kmr1                   ; work         ;
;                |altsyncram_e2i2:altsyncram1|                                                                                            ; 4 (0)               ; 1 (1)                     ; 2048              ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_e2i2                   ; work         ;
;                   |decode_5la:decode4|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|decode_5la:decode4                                                                                                                                                                                                     ; decode_5la                        ; work         ;
;                   |decode_5la:decode5|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|decode_5la:decode5                                                                                                                                                                                                     ; decode_5la                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 48 (30)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 192 (1)             ; 222 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 191 (0)             ; 222 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 191 (0)             ; 222 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 191 (1)             ; 222 (12)                  ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 190 (0)             ; 210 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 190 (147)           ; 210 (180)                 ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sseg:hex0|                                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sseg:hex0                                                                                                                                                                                                                                                                                                                                  ; sseg                              ; work         ;
;    |sseg:hex1|                                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sseg:hex1                                                                                                                                                                                                                                                                                                                                  ; sseg                              ; work         ;
;    |sseg:hex2|                                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sseg:hex2                                                                                                                                                                                                                                                                                                                                  ; sseg                              ; work         ;
;    |sseg:hex3|                                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sseg:hex3                                                                                                                                                                                                                                                                                                                                  ; sseg                              ; work         ;
;    |sseg:hex4|                                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sseg:hex4                                                                                                                                                                                                                                                                                                                                  ; sseg                              ; work         ;
;    |sseg:hex5|                                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_arc4|sseg:hex5                                                                                                                                                                                                                                                                                                                                  ; sseg                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                          ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+------+
; ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1|ALTSYNCRAM                               ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|ALTSYNCRAM      ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|ALTSYNCRAM      ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1|ALTSYNCRAM               ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1|ALTSYNCRAM               ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|ALTSYNCRAM                ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_arc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; doublecrack:dc|key_increment_2[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|key_increment_2[1]                                                                                                                               ; Stuck at VCC due to stuck port data_in                       ;
; doublecrack:dc|key_increment_2[2..23]                                                                                                                           ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|key_increment_1[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|key_increment_1[1]                                                                                                                               ; Stuck at VCC due to stuck port data_in                       ;
; doublecrack:dc|key_increment_1[2..23]                                                                                                                           ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|starting_key_2[0]                                                                                                                                ; Stuck at VCC due to stuck port data_in                       ;
; doublecrack:dc|starting_key_2[1..23]                                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|starting_key_1[0..23]                                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|j_index[8]                                                                                                            ; Lost fanout                                                  ;
; doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|index[8]                                                                                                              ; Lost fanout                                                  ;
; doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|j_index[8]                                                                                                            ; Lost fanout                                                  ;
; doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|index[8]                                                                                                              ; Lost fanout                                                  ;
; doublecrack:dc|en_crack_2                                                                                                                                       ; Merged with doublecrack:dc|en_crack_1                        ;
; doublecrack:dc|ct_wren_2                                                                                                                                        ; Merged with doublecrack:dc|ct_wren_1                         ;
; doublecrack:dc|ct_wrdata_2[0]                                                                                                                                   ; Merged with doublecrack:dc|ct_wrdata_1[0]                    ;
; doublecrack:dc|ct_addr_2[0]                                                                                                                                     ; Merged with doublecrack:dc|ct_addr_1[0]                      ;
; doublecrack:dc|ct_addr_2[1]                                                                                                                                     ; Merged with doublecrack:dc|ct_addr_1[1]                      ;
; doublecrack:dc|ct_addr_2[2]                                                                                                                                     ; Merged with doublecrack:dc|ct_addr_1[2]                      ;
; doublecrack:dc|ct_addr_2[3]                                                                                                                                     ; Merged with doublecrack:dc|ct_addr_1[3]                      ;
; doublecrack:dc|ct_addr_2[4]                                                                                                                                     ; Merged with doublecrack:dc|ct_addr_1[4]                      ;
; doublecrack:dc|ct_addr_2[5]                                                                                                                                     ; Merged with doublecrack:dc|ct_addr_1[5]                      ;
; doublecrack:dc|ct_addr_2[6]                                                                                                                                     ; Merged with doublecrack:dc|ct_addr_1[6]                      ;
; doublecrack:dc|ct_addr_2[7]                                                                                                                                     ; Merged with doublecrack:dc|ct_addr_1[7]                      ;
; doublecrack:dc|pt_wren_copy_2                                                                                                                                   ; Merged with doublecrack:dc|pt_wren_copy_1                    ;
; doublecrack:dc|pt_addr_copy_2[7]                                                                                                                                ; Merged with doublecrack:dc|pt_addr_copy_1[7]                 ;
; doublecrack:dc|pt_addr_copy_2[0]                                                                                                                                ; Merged with doublecrack:dc|pt_addr_copy_1[0]                 ;
; doublecrack:dc|pt_addr_copy_2[1]                                                                                                                                ; Merged with doublecrack:dc|pt_addr_copy_1[1]                 ;
; doublecrack:dc|pt_addr_copy_2[2]                                                                                                                                ; Merged with doublecrack:dc|pt_addr_copy_1[2]                 ;
; doublecrack:dc|pt_addr_copy_2[3]                                                                                                                                ; Merged with doublecrack:dc|pt_addr_copy_1[3]                 ;
; doublecrack:dc|pt_addr_copy_2[4]                                                                                                                                ; Merged with doublecrack:dc|pt_addr_copy_1[4]                 ;
; doublecrack:dc|pt_addr_copy_2[5]                                                                                                                                ; Merged with doublecrack:dc|pt_addr_copy_1[5]                 ;
; doublecrack:dc|pt_addr_copy_2[6]                                                                                                                                ; Merged with doublecrack:dc|pt_addr_copy_1[6]                 ;
; doublecrack:dc|crack:c1|arc4:a4|init:INT|wrdata[0]                                                                                                              ; Merged with doublecrack:dc|crack:c1|arc4:a4|init:INT|addr[0] ;
; doublecrack:dc|crack:c1|arc4:a4|init:INT|wrdata[1]                                                                                                              ; Merged with doublecrack:dc|crack:c1|arc4:a4|init:INT|addr[1] ;
; doublecrack:dc|crack:c1|arc4:a4|init:INT|wrdata[2]                                                                                                              ; Merged with doublecrack:dc|crack:c1|arc4:a4|init:INT|addr[2] ;
; doublecrack:dc|crack:c1|arc4:a4|init:INT|wrdata[3]                                                                                                              ; Merged with doublecrack:dc|crack:c1|arc4:a4|init:INT|addr[3] ;
; doublecrack:dc|crack:c1|arc4:a4|init:INT|wrdata[4]                                                                                                              ; Merged with doublecrack:dc|crack:c1|arc4:a4|init:INT|addr[4] ;
; doublecrack:dc|crack:c1|arc4:a4|init:INT|wrdata[5]                                                                                                              ; Merged with doublecrack:dc|crack:c1|arc4:a4|init:INT|addr[5] ;
; doublecrack:dc|crack:c1|arc4:a4|init:INT|wrdata[6]                                                                                                              ; Merged with doublecrack:dc|crack:c1|arc4:a4|init:INT|addr[6] ;
; doublecrack:dc|crack:c1|arc4:a4|init:INT|wrdata[7]                                                                                                              ; Merged with doublecrack:dc|crack:c1|arc4:a4|init:INT|addr[7] ;
; doublecrack:dc|crack:c2|arc4:a4|init:INT|wrdata[0]                                                                                                              ; Merged with doublecrack:dc|crack:c2|arc4:a4|init:INT|addr[0] ;
; doublecrack:dc|crack:c2|arc4:a4|init:INT|wrdata[1]                                                                                                              ; Merged with doublecrack:dc|crack:c2|arc4:a4|init:INT|addr[1] ;
; doublecrack:dc|crack:c2|arc4:a4|init:INT|wrdata[2]                                                                                                              ; Merged with doublecrack:dc|crack:c2|arc4:a4|init:INT|addr[2] ;
; doublecrack:dc|crack:c2|arc4:a4|init:INT|wrdata[3]                                                                                                              ; Merged with doublecrack:dc|crack:c2|arc4:a4|init:INT|addr[3] ;
; doublecrack:dc|crack:c2|arc4:a4|init:INT|wrdata[4]                                                                                                              ; Merged with doublecrack:dc|crack:c2|arc4:a4|init:INT|addr[4] ;
; doublecrack:dc|crack:c2|arc4:a4|init:INT|wrdata[5]                                                                                                              ; Merged with doublecrack:dc|crack:c2|arc4:a4|init:INT|addr[5] ;
; doublecrack:dc|crack:c2|arc4:a4|init:INT|wrdata[6]                                                                                                              ; Merged with doublecrack:dc|crack:c2|arc4:a4|init:INT|addr[6] ;
; doublecrack:dc|crack:c2|arc4:a4|init:INT|wrdata[7]                                                                                                              ; Merged with doublecrack:dc|crack:c2|arc4:a4|init:INT|addr[7] ;
; doublecrack:dc|ct_wrdata_2[7]                                                                                                                                   ; Merged with doublecrack:dc|ct_wrdata_1[7]                    ;
; doublecrack:dc|ct_wrdata_2[6]                                                                                                                                   ; Merged with doublecrack:dc|ct_wrdata_1[6]                    ;
; doublecrack:dc|ct_wrdata_2[5]                                                                                                                                   ; Merged with doublecrack:dc|ct_wrdata_1[5]                    ;
; doublecrack:dc|ct_wrdata_2[4]                                                                                                                                   ; Merged with doublecrack:dc|ct_wrdata_1[4]                    ;
; doublecrack:dc|ct_wrdata_2[3]                                                                                                                                   ; Merged with doublecrack:dc|ct_wrdata_1[3]                    ;
; doublecrack:dc|ct_wrdata_2[1]                                                                                                                                   ; Merged with doublecrack:dc|ct_wrdata_1[1]                    ;
; doublecrack:dc|ct_wrdata_2[2]                                                                                                                                   ; Merged with doublecrack:dc|ct_wrdata_1[2]                    ;
; doublecrack:dc|crack:c2|arc4:a4|fsm:FSM|current_state[3]                                                                                                        ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|state[3]                                                                                                                ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|crack:c1|Potential_Key[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|crack:c1|arc4:a4|fsm:FSM|current_state[3]                                                                                                        ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|state[3]                                                                                                                ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|pt_wren_copy_1                                                                                                                                   ; Stuck at GND due to stuck port data_in                       ;
; ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                               ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]               ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]               ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in                       ;
; doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 157                                                                                                                         ;                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                             ;
+----------------------------------+---------------------------+------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register   ;
+----------------------------------+---------------------------+------------------------------------------+
; doublecrack:dc|starting_key_1[0] ; Stuck at GND              ; doublecrack:dc|crack:c1|Potential_Key[0] ;
;                                  ; due to stuck port data_in ;                                          ;
+----------------------------------+---------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1104  ;
; Number of registers using Synchronous Clear  ; 284   ;
; Number of registers using Synchronous Load   ; 437   ;
; Number of registers using Asynchronous Clear ; 327   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 907   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|ct_addr_reg[5]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|message_length[1]                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|pt_addr_reg[8]                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|s_wrdata[0]                                                                                                                                               ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|pt_wrdata[3]                                                                                                                                              ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|s_wrdata[0]                                                                                                                                               ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|pt_wrdata[6]                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|pt_wrdata[6]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|init:INT|addr[0]                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|index[5]                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|si[2]                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|sj[1]                                                                                                                                                       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|wrdata[3]                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|init:INT|addr[1]                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|index[1]                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|si[5]                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|sj[4]                                                                                                                                                       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|wrdata[1]                                                                                                                                                   ;
; 17:1               ; 8 bits    ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|pt_addr[1]                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|addr[6]                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|j[1]                                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|addr[0]                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|j[3]                                                                                                                                                        ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|pt_addr_copy_1[5]                                                                                                                                                                    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|k_index[4]                                                                                                                                                ;
; 9:1                ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|k_index[3]                                                                                                                                                ;
; 12:1               ; 23 bits   ; 184 LEs       ; 0 LEs                ; 184 LEs                ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|Potential_Key[14]                                                                                                                                                           ;
; 12:1               ; 23 bits   ; 184 LEs       ; 0 LEs                ; 184 LEs                ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|Potential_Key[23]                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|pt_addr[3]                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|ct_addr[3]                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|ct_addr[0]                                                                                                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|index[2]                                                                                                                                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|j_index[5]                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|pt_addr[1]                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|ct_addr[5]                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|ct_addr[0]                                                                                                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|index[7]                                                                                                                                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|j_index[5]                                                                                                                                                ;
; 19:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|ct_addr[4]                                                                                                                                                                           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_arc4|ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 21:1               ; 8 bits    ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |top_arc4|doublecrack:dc|ct_addr_1[4]                                                                                                                                                                         ;
; 14:1               ; 23 bits   ; 207 LEs       ; 92 LEs               ; 115 LEs                ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|key[8]                                                                                                                                                                      ;
; 14:1               ; 22 bits   ; 198 LEs       ; 88 LEs               ; 110 LEs                ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|key[13]                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|s_addr[5]                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|s_addr[2]                                                                                                                                                 ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|fsm:FSM|mask[0]                                                                                                                                                     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|fsm:FSM|mask[0]                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_arc4|Mux5                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_arc4|doublecrack:dc|crack:c1|crack_state                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_arc4|doublecrack:dc|crack:c2|done                                                                                                                                                                        ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|prga:PRGA|j_index                                                                                                                                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|prga:PRGA|j_index                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|Add0                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|Add0                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |top_arc4|doublecrack:dc|crack:c1|arc4:a4|signal_control:Ctrl|Mux9                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |top_arc4|doublecrack:dc|crack:c2|arc4:a4|signal_control:Ctrl|Mux14                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ct_mem:ct|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ../test2.hex         ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_15s1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../test2.hex         ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_15s1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../test2.hex         ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_15s1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_kmr1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_kmr1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_pvp1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_kmr1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_pvp1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                       ;
; Entity Instance                           ; ct_mem:ct|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "doublecrack:dc|pt_mem:pt"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "ct_mem:ct"  ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; wren ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                           ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                     ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; 0              ; ct          ; 8     ; 256   ; Read/Write ; ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated                               ;
; 1              ; ct          ; 8     ; 256   ; Read/Write ; doublecrack:dc|ct_mem:ct1|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated               ;
; 2              ; ct          ; 8     ; 256   ; Read/Write ; doublecrack:dc|ct_mem:ct2|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated               ;
; 3              ; PT          ; 8     ; 256   ; Read/Write ; doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated                ;
; 4              ; PT          ; 8     ; 256   ; Read/Write ; doublecrack:dc|crack:c1|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated      ;
; 5              ; S           ; 8     ; 256   ; Read/Write ; doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated ;
; 6              ; PT          ; 8     ; 256   ; Read/Write ; doublecrack:dc|crack:c2|pt_mem:pt1|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated      ;
; 7              ; S           ; 8     ; 256   ; Read/Write ; doublecrack:dc|crack:c2|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 882                         ;
;     CLR               ; 40                          ;
;     ENA               ; 292                         ;
;     ENA CLR           ; 56                          ;
;     ENA CLR SLD       ; 64                          ;
;     ENA SCLR          ; 154                         ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 129                         ;
;     SCLR              ; 24                          ;
;     SCLR SLD          ; 76                          ;
;     SLD               ; 18                          ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 1485                        ;
;     arith             ; 308                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 212                         ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 30                          ;
;     extend            ; 19                          ;
;         7 data inputs ; 19                          ;
;     normal            ; 1142                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 175                         ;
;         3 data inputs ; 130                         ;
;         4 data inputs ; 253                         ;
;         5 data inputs ; 260                         ;
;         6 data inputs ; 279                         ;
;     shared            ; 16                          ;
;         3 data inputs ; 16                          ;
; boundary_port         ; 283                         ;
; stratixv_ram_block    ; 88                          ;
;                       ;                             ;
; Max LUT depth         ; 14.30                       ;
; Average LUT depth     ; 3.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jan 12 00:01:33 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARC4 -c top_arc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file top_arc4.sv
    Info (12023): Found entity 1: top_arc4 File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Info (12023): Found entity 2: sseg File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file prga.sv
    Info (12023): Found entity 1: prga File: C:/Users/circl/OneDrive/Desktop/ARC4/prga.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa File: C:/Users/circl/OneDrive/Desktop/ARC4/ksa.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file init.sv
    Info (12023): Found entity 1: init File: C:/Users/circl/OneDrive/Desktop/ARC4/init.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file doublecrack.sv
    Info (12023): Found entity 1: doublecrack File: C:/Users/circl/OneDrive/Desktop/ARC4/doublecrack.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file crack.sv
    Info (12023): Found entity 1: crack File: C:/Users/circl/OneDrive/Desktop/ARC4/crack.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file arc4.sv
    Info (12023): Found entity 1: arc4 File: C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv Line: 1
    Info (12023): Found entity 2: fsm File: C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv Line: 132
    Info (12023): Found entity 3: signal_control File: C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv Line: 192
Info (12021): Found 1 design units, including 1 entities, in source file s_mem.v
    Info (12023): Found entity 1: s_mem File: C:/Users/circl/OneDrive/Desktop/ARC4/s_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pt_mem.v
    Info (12023): Found entity 1: pt_mem File: C:/Users/circl/OneDrive/Desktop/ARC4/pt_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ct_mem.v
    Info (12023): Found entity 1: ct_mem File: C:/Users/circl/OneDrive/Desktop/ARC4/ct_mem.v Line: 39
Info (12127): Elaborating entity "top_arc4" for the top level hierarchy
Warning (10034): Output port "LEDR[9..2]" at top_arc4.sv(4) has no driver File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 4
Info (12128): Elaborating entity "ct_mem" for hierarchy "ct_mem:ct" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 20
Info (12128): Elaborating entity "altsyncram" for hierarchy "ct_mem:ct|altsyncram:altsyncram_component" File: C:/Users/circl/OneDrive/Desktop/ARC4/ct_mem.v Line: 85
Info (12130): Elaborated megafunction instantiation "ct_mem:ct|altsyncram:altsyncram_component" File: C:/Users/circl/OneDrive/Desktop/ARC4/ct_mem.v Line: 85
Info (12133): Instantiated megafunction "ct_mem:ct|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/circl/OneDrive/Desktop/ARC4/ct_mem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../test2.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ct"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_15s1.tdf
    Info (12023): Found entity 1: altsyncram_15s1 File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_15s1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_15s1" for hierarchy "ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8hi2.tdf
    Info (12023): Found entity 1: altsyncram_8hi2 File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_8hi2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8hi2" for hierarchy "ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|altsyncram_8hi2:altsyncram1" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_15s1.tdf Line: 36
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../test2.hex -- setting all initial values to 0 File: C:/Users/circl/OneDrive/Desktop/ARC4/ct_mem.v Line: 85
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_15s1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_15s1.tdf Line: 37
Info (12133): Instantiated megafunction "ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_15s1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1668546560"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ct_mem:ct|altsyncram:altsyncram_component|altsyncram_15s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "doublecrack" for hierarchy "doublecrack:dc" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 30
Warning (10036): Verilog HDL or VHDL warning at doublecrack.sv(20): object "req" assigned a value but never read File: C:/Users/circl/OneDrive/Desktop/ARC4/doublecrack.sv Line: 20
Info (12128): Elaborating entity "pt_mem" for hierarchy "doublecrack:dc|pt_mem:pt" File: C:/Users/circl/OneDrive/Desktop/ARC4/doublecrack.sv Line: 142
Info (12128): Elaborating entity "altsyncram" for hierarchy "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component" File: C:/Users/circl/OneDrive/Desktop/ARC4/pt_mem.v Line: 85
Info (12130): Elaborated megafunction instantiation "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component" File: C:/Users/circl/OneDrive/Desktop/ARC4/pt_mem.v Line: 85
Info (12133): Instantiated megafunction "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/circl/OneDrive/Desktop/ARC4/pt_mem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME= PT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmr1.tdf
    Info (12023): Found entity 1: altsyncram_kmr1 File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_kmr1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kmr1" for hierarchy "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2i2.tdf
    Info (12023): Found entity 1: altsyncram_e2i2 File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_e2i2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_e2i2" for hierarchy "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_kmr1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/circl/OneDrive/Desktop/ARC4/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|decode_5la:decode4" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_e2i2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/circl/OneDrive/Desktop/ARC4/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|decode_u0a:rden_decode_a" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_e2i2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/circl/OneDrive/Desktop/ARC4/db/mux_lfb.tdf Line: 22
Info (12128): Elaborating entity "mux_lfb" for hierarchy "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|altsyncram_e2i2:altsyncram1|mux_lfb:mux6" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_e2i2.tdf Line: 53
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_kmr1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_kmr1.tdf Line: 37
Info (12133): Instantiated megafunction "doublecrack:dc|pt_mem:pt|altsyncram:altsyncram_component|altsyncram_kmr1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_kmr1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1347682304"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "crack" for hierarchy "doublecrack:dc|crack:c1" File: C:/Users/circl/OneDrive/Desktop/ARC4/doublecrack.sv Line: 158
Warning (10036): Verilog HDL or VHDL warning at crack.sv(15): object "req" assigned a value but never read File: C:/Users/circl/OneDrive/Desktop/ARC4/crack.sv Line: 15
Info (12128): Elaborating entity "arc4" for hierarchy "doublecrack:dc|crack:c1|arc4:a4" File: C:/Users/circl/OneDrive/Desktop/ARC4/crack.sv Line: 48
Info (12128): Elaborating entity "s_mem" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|s_mem:s" File: C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component" File: C:/Users/circl/OneDrive/Desktop/ARC4/s_mem.v Line: 85
Info (12130): Elaborated megafunction instantiation "doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component" File: C:/Users/circl/OneDrive/Desktop/ARC4/s_mem.v Line: 85
Info (12133): Instantiated megafunction "doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/circl/OneDrive/Desktop/ARC4/s_mem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pvp1.tdf
    Info (12023): Found entity 1: altsyncram_pvp1 File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_pvp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pvp1" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4fg2.tdf
    Info (12023): Found entity 1: altsyncram_4fg2 File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_4fg2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4fg2" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_pvp1.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_pvp1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_pvp1.tdf Line: 37
Info (12133): Instantiated megafunction "doublecrack:dc|crack:c1|arc4:a4|s_mem:s|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/circl/OneDrive/Desktop/ARC4/db/altsyncram_pvp1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "signal_control" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|signal_control:Ctrl" File: C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv Line: 69
Info (12128): Elaborating entity "init" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|init:INT" File: C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv Line: 78
Info (12128): Elaborating entity "ksa" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|ksa:KSA" File: C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv Line: 90
Warning (10230): Verilog HDL assignment warning at ksa.sv(21): truncated value with size 32 to match size of target (8) File: C:/Users/circl/OneDrive/Desktop/ARC4/ksa.sv Line: 21
Warning (10230): Verilog HDL assignment warning at ksa.sv(22): truncated value with size 32 to match size of target (8) File: C:/Users/circl/OneDrive/Desktop/ARC4/ksa.sv Line: 22
Warning (10230): Verilog HDL assignment warning at ksa.sv(23): truncated value with size 32 to match size of target (8) File: C:/Users/circl/OneDrive/Desktop/ARC4/ksa.sv Line: 23
Info (12128): Elaborating entity "prga" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|prga:PRGA" File: C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv Line: 107
Warning (10230): Verilog HDL assignment warning at prga.sv(44): truncated value with size 32 to match size of target (8) File: C:/Users/circl/OneDrive/Desktop/ARC4/prga.sv Line: 44
Warning (10230): Verilog HDL assignment warning at prga.sv(45): truncated value with size 32 to match size of target (8) File: C:/Users/circl/OneDrive/Desktop/ARC4/prga.sv Line: 45
Warning (10230): Verilog HDL assignment warning at prga.sv(46): truncated value with size 32 to match size of target (8) File: C:/Users/circl/OneDrive/Desktop/ARC4/prga.sv Line: 46
Warning (10230): Verilog HDL assignment warning at prga.sv(47): truncated value with size 32 to match size of target (8) File: C:/Users/circl/OneDrive/Desktop/ARC4/prga.sv Line: 47
Warning (10230): Verilog HDL assignment warning at prga.sv(66): truncated value with size 32 to match size of target (8) File: C:/Users/circl/OneDrive/Desktop/ARC4/prga.sv Line: 66
Info (12128): Elaborating entity "fsm" for hierarchy "doublecrack:dc|crack:c1|arc4:a4|fsm:FSM" File: C:/Users/circl/OneDrive/Desktop/ARC4/arc4.sv Line: 123
Info (12128): Elaborating entity "sseg" for hierarchy "sseg:hex0" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 40
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.01.12.00:01:59 Progress: Loading sld10d0bca1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10d0bca1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 382
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/circl/OneDrive/Desktop/ARC4/db/ip/sld10d0bca1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|Mod0" File: C:/Users/circl/OneDrive/Desktop/ARC4/ksa.sv Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "doublecrack:dc|crack:c2|arc4:a4|ksa:KSA|Mod0" File: C:/Users/circl/OneDrive/Desktop/ARC4/ksa.sv Line: 22
Info (12130): Elaborated megafunction instantiation "doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|lpm_divide:Mod0" File: C:/Users/circl/OneDrive/Desktop/ARC4/ksa.sv Line: 22
Info (12133): Instantiated megafunction "doublecrack:dc|crack:c1|arc4:a4|ksa:KSA|lpm_divide:Mod0" with the following parameter: File: C:/Users/circl/OneDrive/Desktop/ARC4/ksa.sv Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf
    Info (12023): Found entity 1: lpm_divide_72m File: C:/Users/circl/OneDrive/Desktop/ARC4/db/lpm_divide_72m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/circl/OneDrive/Desktop/ARC4/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: C:/Users/circl/OneDrive/Desktop/ARC4/db/alt_u_div_qse.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 4
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 4
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 4
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 4
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 4
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 4
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 4
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 4
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/circl/OneDrive/Desktop/ARC4/output_files/top_arc4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/circl/OneDrive/Desktop/ARC4/top_arc4.sv Line: 1
Info (21057): Implemented 2255 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 2095 logic cells
    Info (21064): Implemented 88 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4980 megabytes
    Info: Processing ended: Wed Jan 12 00:02:22 2022
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/circl/OneDrive/Desktop/ARC4/output_files/top_arc4.map.smsg.


