#-----------------------------------------------------------
# xsim v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jul 23 19:50:44 2019
# Process ID: 25947
# Current directory: /BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim
# Command line: xsim -log xsim_postsynth.log -mode tcl -source {xsim.dir/target_postsynth/xsim_script.tcl}
# Log file: /BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim/xsim_postsynth.log
# Journal file: /BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim/xsim.jou
#-----------------------------------------------------------
source xsim.dir/target_postsynth/xsim_script.tcl
# xsim {target_postsynth} -autoloadwcfg -tclbatch {./run_sim.tcl}
Vivado Simulator 2017.1
Time resolution is 1 ps
source ./run_sim.tcl
## run all
Failure: Simulation Ended!, TEST PASSATO
Time: 4900100 ps  Iteration: 1  Process: /project_tb/test  File: /BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/tb/testbench.vhd
$finish called at time : 4900100 ps
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 23 19:50:57 2019...
