INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/nisitha/My_Passport/MOODLE/Vivado_projects/SNN_project/snn_iris_project/snn_iris_project/snn_iris_project.srcs/sources_1/new/control_iris.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_iris
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/nisitha/My_Passport/MOODLE/Vivado_projects/SNN_project/snn_iris_project/snn_iris_project/snn_iris_project.srcs/sources_1/new/gen_input_single.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_input_single
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/nisitha/My_Passport/MOODLE/Vivado_projects/SNN_project/snn_iris_project/snn_iris_project/snn_iris_project.srcs/sources_1/new/neuron_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/nisitha/My_Passport/MOODLE/Vivado_projects/SNN_project/snn_iris_project/snn_iris_project/snn_iris_project.srcs/sources_1/new/snn_iris_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snn_iris_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/nisitha/My_Passport/MOODLE/Vivado_projects/SNN_project/snn_iris_project/snn_iris_project/snn_iris_project.srcs/sim_1/new/tb_snn_iris_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_snn_iris_top
