Flow report for DUT
Sat Oct  2 19:38:10 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Sat Oct  2 19:38:10 2021       ;
; Quartus Prime Version ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name         ; DUT                                         ;
; Top-level Entity Name ; TopLevel                                    ;
; Family                ; MAX V                                       ;
; Device                ; 5M1270ZT144C5                               ;
; Timing Models         ; Final                                       ;
; Total logic elements  ; 103 / 1,270 ( 8 % )                         ;
; Total pins            ; 5 / 114 ( 4 % )                             ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/02/2021 19:35:44 ;
; Main task         ; Compilation         ;
; Revision Name     ; DUT                 ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                  ;
+--------------------------------------+----------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                      ; Value                                                    ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------+----------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                ; 181404243440261.163318354404283                          ; --            ; --          ; --                                ;
; EDA_DESIGN_INSTANCE_NAME             ; dut_instance                                             ; --            ; --          ; testbench                         ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                      ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                      ; --            ; --          ; eda_timing_analysis               ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                      ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                      ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                      ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                      ; --            ; --          ; eda_formal_verification           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                      ; --            ; --          ; eda_board_design_symbol           ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; testbench                                                ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT               ; Vhdl                                                     ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (VHDL)                                   ; <None>        ; --          ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                          ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                  ; TRACEFILE.txt                                            ; --            ; --          ; testbench                         ;
; EDA_TEST_BENCH_FILE                  ; Testbench.vhdl                                           ; --            ; --          ; testbench                         ;
; EDA_TEST_BENCH_MODULE_NAME           ; testbench                                                ; --            ; --          ; testbench                         ;
; EDA_TEST_BENCH_NAME                  ; testbench                                                ; --            ; --          ; eda_simulation                    ;
; EDA_TIME_SCALE                       ; 1 ps                                                     ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                       ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                        ; --            ; --          ; --                                ;
; MISC_FILE                            ; v_jtag/synthesis/../v_jtag.cmp                           ; --            ; --          ; --                                ;
; MISC_FILE                            ; v_jtag/synthesis/../../v_jtag.qsys                       ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION        ; No Heat Sink With Still Air                              ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                             ; --            ; --          ; --                                ;
; SLD_FILE                             ; v_jtag/synthesis/v_jtag.debuginfo                        ; --            ; --          ; --                                ;
; SLD_INFO                             ; QSYS_NAME v_jtag HAS_SOPCINFO 1 GENERATION_ID 1623670142 ; --            ; v_jtag      ; --                                ;
; SOPCINFO_FILE                        ; v_jtag/synthesis/../../v_jtag.sopcinfo                   ; --            ; --          ; --                                ;
; SYNTHESIS_ONLY_QIP                   ; On                                                       ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                     ; TopLevel                                                 ; DUT           ; --          ; --                                ;
+--------------------------------------+----------------------------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:01:10     ; 1.0                     ; 438 MB              ; 00:01:16                           ;
; Fitter               ; 00:00:34     ; 1.0                     ; 563 MB              ; 00:00:03                           ;
; Assembler            ; 00:00:05     ; 1.0                     ; 359 MB              ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:04     ; 1.0                     ; 364 MB              ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:06     ; 1.0                     ; 613 MB              ; 00:00:05                           ;
; Total                ; 00:01:59     ; --                      ; --                  ; 00:01:28                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                ;
+----------------------+--------------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname         ; OS Name        ; OS Version ; Processor type ;
+----------------------+--------------------------+----------------+------------+----------------+
; Analysis & Synthesis ; kalp-HP-Laptop-15-db0xxx ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Fitter               ; kalp-HP-Laptop-15-db0xxx ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Assembler            ; kalp-HP-Laptop-15-db0xxx ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Timing Analyzer      ; kalp-HP-Laptop-15-db0xxx ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; EDA Netlist Writer   ; kalp-HP-Laptop-15-db0xxx ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
+----------------------+--------------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off sequential1_struc -c DUT
quartus_fit --read_settings_files=off --write_settings_files=off sequential1_struc -c DUT
quartus_asm --read_settings_files=off --write_settings_files=off sequential1_struc -c DUT
quartus_sta sequential1_struc -c DUT
quartus_eda --read_settings_files=off --write_settings_files=off sequential1_struc -c DUT



