/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 392 208)
	(text "simple_dual_port_ram_single_clock" (rect 5 0 178 12)(font "Arial" ))
	(text "inst" (rect 8 128 25 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "data[DATA_WIDTH-1..0]" (rect 0 0 121 12)(font "Arial" ))
		(text "data[DATA_WIDTH-1..0]" (rect 21 27 142 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 328 48)
		(input)
		(text "read_addr[ADDR_WIDTH-1..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "read_addr[ADDR_WIDTH-1..0]" (rect 176 40 328 52)(font "Arial" ))
		(line (pt 312 48)(pt 328 48)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "write_addr[ADDR_WIDTH-1..0]" (rect 0 0 153 12)(font "Arial" ))
		(text "write_addr[ADDR_WIDTH-1..0]" (rect 21 43 174 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "we" (rect 0 0 12 12)(font "Arial" ))
		(text "we" (rect 21 59 33 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 96)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 91 35 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 328 32)
		(output)
		(text "q[DATA_WIDTH-1..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "q[DATA_WIDTH-1..0]" (rect 218 27 324 39)(font "Arial" ))
		(line (pt 328 32)(pt 312 32)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_WIDTH"
		"6"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 312 128))
	)
	(annotation_block (parameter)(rect 392 0 584 64))
)
