#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun  3 15:51:23 2024
# Process ID: 10896
# Current directory: D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1
# Command line: vivado.exe -log RV32I.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source RV32I.tcl -notrace
# Log file: D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.vdi
# Journal file: D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source RV32I.tcl -notrace
Command: link_design -top RV32I -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1104.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/Verilog_WS/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/Verilog_WS/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.586 . Memory (MB): peak = 1104.609 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 137b009d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.977 ; gain = 342.367

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 206e306ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1652.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 30 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bd7e7cfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1652.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17fa3d2cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1652.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17fa3d2cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1652.422 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17fa3d2cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1652.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17fa3d2cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1652.422 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              30  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1652.422 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 208dbf295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1652.422 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 208dbf295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1652.422 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 208dbf295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.422 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1652.422 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 208dbf295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1652.422 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1652.422 ; gain = 547.812
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1652.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1/RV32I_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file RV32I_drc_opted.rpt -pb RV32I_drc_opted.pb -rpx RV32I_drc_opted.rpx
Command: report_drc -file RV32I_drc_opted.rpt -pb RV32I_drc_opted.pb -rpx RV32I_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1/RV32I_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c4f27fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1701.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90e1097f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16c7190c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16c7190c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 1701.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16c7190c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13c0e6a76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14733fba9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 13 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 8, total 10, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 10 new cells, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |              6  |                    16  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |              6  |                    16  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 12a4cd080

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.531 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 126aeea73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.531 ; gain = 0.000
Phase 2 Global Placement | Checksum: 126aeea73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aa5a09de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24a2d4ac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24b5bbb81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24b5bbb81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1fc3cb7db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e7e6a958

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19ede8c8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19ede8c8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 288ef183d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 288ef183d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22ceb8b2d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.323 | TNS=-151.266 |
Phase 1 Physical Synthesis Initialization | Checksum: 23ae34b4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 27f188c93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1701.531 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 22ceb8b2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.631. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.531 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22ee433ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22ee433ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22ee433ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.531 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 22ee433ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.531 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.531 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a95cc890

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.531 ; gain = 0.000
Ending Placer Task | Checksum: c9a65eaf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.531 ; gain = 0.004
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1/RV32I_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file RV32I_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file RV32I_utilization_placed.rpt -pb RV32I_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file RV32I_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1701.531 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.531 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.710 | TNS=-35.134 |
Phase 1 Physical Synthesis Initialization | Checksum: 200847fff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.710 | TNS=-35.134 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 200847fff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.710 | TNS=-35.134 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/Q[3].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q_reg[4]
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DataPath/U_PC/Q[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.710 | TNS=-34.750 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/Q[3].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q_reg[4]
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.708 | TNS=-34.746 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[15]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_3_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.651 | TNS=-33.932 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_12_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_12
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[10]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_6_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.626 | TNS=-33.696 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.598 | TNS=-33.640 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[21]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_3_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-32.997 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_12_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_12
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[14]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_4_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.556 | TNS=-32.673 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_7_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_7
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.533 | TNS=-31.799 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_17_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_17
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[10]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_6_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.502 | TNS=-30.879 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_24_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_24
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.498 | TNS=-30.088 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_11
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-29.646 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.486 | TNS=-29.622 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_13_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_13
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.477 | TNS=-29.240 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_8_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_8
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.476 | TNS=-28.458 |
INFO: [Physopt 32-702] Processed net U_RAM/ram_reg_0_63_28_28/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/Q[1].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q_reg[2]
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DataPath/U_PC/Q[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.475 | TNS=-28.464 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/Q[2].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q_reg[3]
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/Q[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/p_1_in. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.478 | TNS=-27.804 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.475 | TNS=-27.404 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0_repN.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-27.122 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.463 | TNS=-27.066 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.438 | TNS=-24.922 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.426 | TNS=-24.858 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_8_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_8
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.406 | TNS=-24.128 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[5]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_6_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.405 | TNS=-23.746 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_9_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_9
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.396 | TNS=-23.077 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/Q[1].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q_reg[2]
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/q[28]_i_2_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/q[28]_i_2
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[28]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-22.277 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-21.755 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-21.679 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_9_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_9
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_15_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_15
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_9_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_9_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.371 | TNS=-21.203 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_8_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_8
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.371 | TNS=-20.621 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/q[27]_i_2_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/q[27]_i_2
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[27]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.370 | TNS=-19.565 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_7
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_13
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_7_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.345 | TNS=-19.051 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[28]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_6_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.344 | TNS=-18.420 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_4_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_4
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[31]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_1_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.338 | TNS=-18.048 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/q[26]_i_2_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/q[26]_i_2
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[26]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.337 | TNS=-16.160 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_17_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_17
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.335 | TNS=-16.096 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0_repN.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0_repN. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_16_comp_2.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.329 | TNS=-15.560 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_7
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_13_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_13
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_7_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.325 | TNS=-15.090 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_8_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_8
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[24]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_2_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.322 | TNS=-15.034 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[1]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_2_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.316 | TNS=-14.605 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_9_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_9
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[9]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_3_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.307 | TNS=-14.279 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10_n_0_repN.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10_comp_1
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10_n_0_repN. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_10_comp_2.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.305 | TNS=-13.989 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_17_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_17
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[14]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_4_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.298 | TNS=-13.656 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_12_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_12
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[22]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_6_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.297 | TNS=-13.509 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_14_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_14
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.295 | TNS=-13.337 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_13_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_13
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[17]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_5_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-12.900 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_29_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_29
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[4]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_7_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.280 | TNS=-12.337 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/q[28]_i_2_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q[28]_i_2
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_7_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[28]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.279 | TNS=-11.617 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.275 | TNS=-11.501 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_comp
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[5]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_6_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.271 | TNS=-11.493 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_22_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_22
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[0]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_3_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.271 | TNS=-11.319 |
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_5_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_5
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.269 | TNS=-11.236 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_14_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_14
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.265 | TNS=-11.052 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_11_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_11
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-10.631 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_10_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_10
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-10.296 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-10.290 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0_repN.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_comp_1
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_9_comp_2.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-10.109 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_3_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_3
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/q[9]_i_2_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q[9]_i_2
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_3_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_3_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-10.055 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/q[23]_i_2_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/q[23]_i_2
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.246 | TNS=-9.735 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[8]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_4_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-9.724 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/q[8]_i_2_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/q[8]_i_2
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.243 | TNS=-8.540 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_10_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_10
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[8]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_4_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.222 | TNS=-8.368 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[30]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_2_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-8.356 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_12_n_0_repN.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_12_comp_1
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_12_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.216 | TNS=-8.214 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.213 | TNS=-7.962 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_14_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_14
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[24]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_2_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-7.912 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/q[8]_i_2_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q[8]_i_2
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_3_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-7.956 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/q[27]_i_2_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q[27]_i_2
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/q[27]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/q[27]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_ALU/q_reg[5]_10.  Did not re-place instance U_CPU_Core/U_DataPath/U_ALU/q[27]_i_4
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/q_reg[5]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/data0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[20].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__4_i_3
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-7.540 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_19_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_19
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.193 | TNS=-7.180 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5_n_0_repN.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_9_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_9
INFO: [Physopt 32-242] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_9_n_0. Rewired (signal push) U_CPU_Core/U_DataPath/U_PC/q[15]_i_2_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.192 | TNS=-6.617 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_8_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_8_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.185 | TNS=-6.257 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_14_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_14
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[16]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_6_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.185 | TNS=-5.910 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[0]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_3_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.173 | TNS=-5.810 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/q[11]_i_2_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q[11]_i_2
INFO: [Physopt 32-571] Net U_CPU_Core/U_DataPath/U_PC/q[11]_i_2_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/q[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_ALU/q_reg[5]_7.  Did not re-place instance U_CPU_Core/U_DataPath/U_ALU/q[11]_i_4
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_ALU/q_reg[5]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.170 | TNS=-5.690 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_11
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[29]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_5_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.168 | TNS=-5.519 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_9_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_9_rewire
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5_n_0_repN. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_5_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.162 | TNS=-5.354 |
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[8]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_4_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.160 | TNS=-5.191 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[21].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__4_i_2
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.159 | TNS=-4.931 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_4_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_4_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.156 | TNS=-4.821 |
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_9_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_9_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.156 | TNS=-4.737 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_24_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_24
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.155 | TNS=-4.566 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_15_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_15
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[9]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_3_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.150 | TNS=-4.258 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_17_n_0_repN.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_17_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_17_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-2.632 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/q[13]_i_2_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/q[13]_i_2
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.146 | TNS=-2.492 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_10_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_10
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.140 | TNS=-2.339 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_ALU/q_reg[5]_7.  Did not re-place instance U_CPU_Core/U_DataPath/U_ALU/q[11]_i_4
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/q_reg[5]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/data1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/q_reg[4]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[0].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_16
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/q_reg[4]_1[0]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/i__carry_i_5_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.135 | TNS=-2.239 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[3].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_4
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.126 | TNS=-1.776 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_22_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_22_comp_1
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.114 | TNS=-1.649 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/data1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[15].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__3_i_4
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.104 | TNS=-1.489 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/q[11]_i_3_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/q[11]_i_3
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/q[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-1.425 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[17].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__3_i_2
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.089 | TNS=-1.249 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_ALU/result0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[0].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_16
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/S[0]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/result0_carry_i_8_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.087 | TNS=-1.202 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[21].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__4_i_2
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.084 | TNS=-1.026 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/WData[31].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_1_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/WData[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-1.044 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[21].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/result0_carry__4_i_2
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.074 | TNS=-1.012 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[6].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_1
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.061 | TNS=-0.783 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[15].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/result0_carry__3_i_4
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.053 | TNS=-0.655 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[3].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_4
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-0.598 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_4_n_0.  Re-placed instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_4_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[22].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__4_i_1
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[22]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[14].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__2_i_1
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[14]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/WData[12].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_2
INFO: [Physopt 32-134] Processed net U_CPU_Core/U_DataPath/U_PC/WData[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/WData[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/WData[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/w_Addr[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/w_Addr[1].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_3
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/w_Addr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_8_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_8
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/w_Addr[1]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_3_comp.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_7
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[7]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_1_comp.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/q[31]_i_2_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/q[31]_i_2
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/q[31]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/w_Addr[1]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_3_comp_1.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/WData[31].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_1_comp
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DataPath/U_PC/WData[31]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/WData[31]_repN.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_1_comp_replica
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[18].  Re-placed instance U_CPU_Core/U_DataPath/U_PC/result0_carry__3_i_1
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[3].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_4
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/w_RegFileRData1[3]_repN.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_4_replica
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_8_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_8
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/WData[13]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_1_comp.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DataPath/U_PC/w_Addr[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/w_Addr[0].  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_2
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DataPath/U_PC/w_Addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_8_n_0.  Did not re-place instance U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_8
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DataPath/U_PC/w_Addr[0]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_2_comp.
Phase 3 Critical Path Optimization | Checksum: 200847fff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.531 ; gain = 0.000

Phase 4 Critical Path Optimization
Phase 4 Critical Path Optimization | Checksum: 200847fff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.005 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.715  |         35.134  |            5  |              0  |                   111  |           0  |           2  |  00:00:07  |
|  Total          |          0.715  |         35.134  |            5  |              0  |                   111  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.531 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e6f11b2e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
556 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1701.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1/RV32I_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5d3b8183 ConstDB: 0 ShapeSum: a93ccc31 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: defc3a8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1795.805 ; gain = 83.684
Post Restoration Checksum: NetGraph: b11aa3c0 NumContArr: 2de196cf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: defc3a8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1795.805 ; gain = 83.684

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: defc3a8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.797 ; gain = 89.676

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: defc3a8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.797 ; gain = 89.676
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e62e684d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1807.270 ; gain = 95.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.224  | TNS=0.000  | WHS=-0.067 | THS=-0.067 |

Phase 2 Router Initialization | Checksum: 86e317c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1807.270 ; gain = 95.148

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 785
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 785
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 86e317c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1808.703 ; gain = 96.582
Phase 3 Initial Routing | Checksum: bae00d21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1808.703 ; gain = 96.582

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 755
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.888 | TNS=-68.810| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 164de31ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1808.703 ; gain = 96.582

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.192 | TNS=-95.636| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21f82f273

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1808.703 ; gain = 96.582
Phase 4 Rip-up And Reroute | Checksum: 21f82f273

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1808.703 ; gain = 96.582

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2ca3364d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1808.703 ; gain = 96.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.796 | TNS=-58.353| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13e02bab2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1808.703 ; gain = 96.582

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13e02bab2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1808.703 ; gain = 96.582
Phase 5 Delay and Skew Optimization | Checksum: 13e02bab2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1808.703 ; gain = 96.582

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13f422b5e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1808.703 ; gain = 96.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.735 | TNS=-52.992| WHS=0.258  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13f422b5e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1808.703 ; gain = 96.582
Phase 6 Post Hold Fix | Checksum: 13f422b5e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1808.703 ; gain = 96.582

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.530415 %
  Global Horizontal Routing Utilization  = 0.615305 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1d47871d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1808.703 ; gain = 96.582

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d47871d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1809.367 ; gain = 97.246

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1128fae22

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1809.367 ; gain = 97.246

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.735 | TNS=-52.992| WHS=0.258  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1128fae22

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1809.367 ; gain = 97.246
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1809.367 ; gain = 97.246

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
574 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1809.367 ; gain = 107.836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1819.242 ; gain = 9.875
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1/RV32I_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file RV32I_drc_routed.rpt -pb RV32I_drc_routed.pb -rpx RV32I_drc_routed.rpx
Command: report_drc -file RV32I_drc_routed.rpt -pb RV32I_drc_routed.pb -rpx RV32I_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1/RV32I_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file RV32I_methodology_drc_routed.rpt -pb RV32I_methodology_drc_routed.pb -rpx RV32I_methodology_drc_routed.rpx
Command: report_methodology -file RV32I_methodology_drc_routed.rpt -pb RV32I_methodology_drc_routed.pb -rpx RV32I_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/ish/verilog/vivadoWS/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI/240603_RISC-V_GPO_GPI.runs/impl_1/RV32I_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file RV32I_power_routed.rpt -pb RV32I_power_summary_routed.pb -rpx RV32I_power_routed.rpx
Command: report_power -file RV32I_power_routed.rpt -pb RV32I_power_summary_routed.pb -rpx RV32I_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
586 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file RV32I_route_status.rpt -pb RV32I_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file RV32I_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file RV32I_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file RV32I_bus_skew_routed.rpt -pb RV32I_bus_skew_routed.pb -rpx RV32I_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force RV32I.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./RV32I.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.789 ; gain = 432.777
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 15:52:29 2024...
