// Seed: 2935639062
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output tri id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7;
  nand (id_0, id_3, id_4, id_5, id_7);
  module_2();
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  wor  id_3,
    output tri0 id_4,
    input  tri  id_5,
    output tri0 id_6
);
  assign id_6 = 1;
  wire id_8, id_9;
  module_0(
      id_4, id_2, id_4, id_0, id_5, id_3
  );
endmodule
module module_2;
  assign id_1 = id_1;
  id_3(
      .id_0(id_2['b0] - 1), .id_1(1), .id_2(), .id_3(1), .id_4(1), .id_5(id_1), .id_6(1)
  );
endmodule
