<!DOCTYPE html>
<html>
<head>

<meta charset="utf-8" />
<title>FPGA</title>

<link rel="stylesheet" href="../style.css" type="text/css" />

<link rel="stylesheet" href="../local.css" type="text/css" />

<link href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' rel='stylesheet' type='text/css'>









</head>
<body>

<article class="page">

<section class="pageheader">
<header class="header">
<span>
<span class="parentlinks">

<a href="../">bitcoin</a>/ 

</span>
<span class="title">
FPGA

</span>
</span>



</header>


<nav class="actions">
<ul>







<li><span class="createlink"><a href="/ikiwiki.cgi?from=FPGA&amp;page=Talk&amp;do=create" rel="nofollow">?</a>Talk</span></li>


</ul>
</nav>








</section>

<div id="pagebody">

<section id="content" role="main">
<p>A <strong>field-programmable gate array</strong> (FPGA) is an integrated circuit designed to be configured by the customer or designer after manufacturing&mdash;hence &quot;field-programmable&quot;. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). FPGAs can be used to implement any logical function that an ASIC could perform. The ability to update the functionality after shipping, partial re-configuration of a portion of the design<span class="createlink"><a href="/ikiwiki.cgi?page=1&amp;do=create&amp;from=FPGA" rel="nofollow">?</a>1</span> and the low non-recurring engineering costs relative to an ASIC design (notwithstanding the generally higher unit cost), offer advantages for many applications.</p>

<p>FPGAs contain programmable logic components called &quot;logic blocks&quot;, and a hierarchy of reconfigurable interconnects that allow the blocks to be &quot;wired together&quot; somewhat like many logic gates that can be inter-wired in (many) different configurations. Logic blocks can be configured to perform complex combinational functions, or merely simple logic gates like AND and XOR. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.</p>

<p>FPGA miner hardware:</p>

<ul>
<li>X6500 Miner</li>
<li><a href="http://en.qi-hardware.com/wiki/Icarus">Icarus Project</a></li>
<li>ModMiner Quad</li>
<li>BFL single</li>
<li><a href="https://en.bitcoin.it/wiki/ZTEX_FPGA_Boards_for_Bitcoin_Mining">Ztex</a></li>
</ul>


</section>







</div>

<footer id="footer" class="pagefooter" role="contentinfo">

<nav id="pageinfo">




<nav class="tags">
Tags:

<a href="../tags/Hardware/" rel="tag">Hardware</a>

</nav>



<nav id="backlinks">
Links:

<a href="../ASIC/">ASIC</a>

<a href="../Bitcoin/">Bitcoin</a>


</nav>


<div class="copyrightinfo">
Content is available under under <a href="https://creativecommons.org/licenses/by-sa/3.0/">CC by-sa</a>
</div>

<div class="pagedate">
Last edited <time datetime="2015-04-06T12:02:54Z">Mon 06 Apr 2015 12:02:54 PM Europe</time>
<!-- Created <time datetime="2013-07-14T12:07:11Z" pubdate="pubdate">Sun 14 Jul 2013 12:07:11 PM Europe</time> -->
</div>

</nav>


<!-- from bitcoin -->
</footer>
</article>

</body>
</html>
