Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 10 14:19:35 2023
| Host         : ADUAED10599LPLX running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.110        0.000                      0                  258        0.151        0.000                      0                  258        4.500        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      83.000          12.048          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.110        0.000                      0                  258        0.151        0.000                      0                  258        4.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.110ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.255ns (28.982%)  route 3.075ns (71.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.108    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDSE (Prop_fdse_C_Q)         0.478     5.586 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.885     6.471    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.301     6.772 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.733     7.504    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.148     7.652 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.977     8.629    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.957 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.481     9.438    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    87.809    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[0]/C
                         clock pessimism              0.299    88.108    
                         clock uncertainty           -0.035    88.073    
    SLICE_X34Y46         FDSE (Setup_fdse_C_S)       -0.524    87.549    R1/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         87.549    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 78.110    

Slack (MET) :             78.110ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.255ns (28.982%)  route 3.075ns (71.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.108    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDSE (Prop_fdse_C_Q)         0.478     5.586 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.885     6.471    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.301     6.772 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.733     7.504    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.148     7.652 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.977     8.629    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.957 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.481     9.438    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    87.809    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[1]/C
                         clock pessimism              0.299    88.108    
                         clock uncertainty           -0.035    88.073    
    SLICE_X34Y46         FDSE (Setup_fdse_C_S)       -0.524    87.549    R1/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         87.549    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 78.110    

Slack (MET) :             78.110ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.255ns (28.982%)  route 3.075ns (71.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.108    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDSE (Prop_fdse_C_Q)         0.478     5.586 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.885     6.471    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.301     6.772 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.733     7.504    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.148     7.652 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.977     8.629    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.957 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.481     9.438    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    87.809    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[2]/C
                         clock pessimism              0.299    88.108    
                         clock uncertainty           -0.035    88.073    
    SLICE_X34Y46         FDSE (Setup_fdse_C_S)       -0.524    87.549    R1/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         87.549    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 78.110    

Slack (MET) :             78.110ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.255ns (28.982%)  route 3.075ns (71.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.108    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDSE (Prop_fdse_C_Q)         0.478     5.586 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.885     6.471    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.301     6.772 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.733     7.504    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.148     7.652 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.977     8.629    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.957 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.481     9.438    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    87.809    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
                         clock pessimism              0.299    88.108    
                         clock uncertainty           -0.035    88.073    
    SLICE_X34Y46         FDSE (Setup_fdse_C_S)       -0.524    87.549    R1/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         87.549    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 78.110    

Slack (MET) :             78.110ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.255ns (28.982%)  route 3.075ns (71.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.108    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDSE (Prop_fdse_C_Q)         0.478     5.586 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.885     6.471    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.301     6.772 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.733     7.504    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.148     7.652 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.977     8.629    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.957 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.481     9.438    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    87.809    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[6]/C
                         clock pessimism              0.299    88.108    
                         clock uncertainty           -0.035    88.073    
    SLICE_X34Y46         FDSE (Setup_fdse_C_S)       -0.524    87.549    R1/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         87.549    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 78.110    

Slack (MET) :             78.110ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.255ns (28.982%)  route 3.075ns (71.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.108    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDSE (Prop_fdse_C_Q)         0.478     5.586 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.885     6.471    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.301     6.772 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.733     7.504    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.148     7.652 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.977     8.629    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.957 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.481     9.438    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    87.809    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[7]/C
                         clock pessimism              0.299    88.108    
                         clock uncertainty           -0.035    88.073    
    SLICE_X34Y46         FDSE (Setup_fdse_C_S)       -0.524    87.549    R1/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         87.549    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 78.110    

Slack (MET) :             78.183ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.255ns (28.982%)  route 3.075ns (71.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.108    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDSE (Prop_fdse_C_Q)         0.478     5.586 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.885     6.471    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.301     6.772 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.733     7.504    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.148     7.652 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.977     8.629    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.957 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.481     9.438    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  R1/r_Clock_Count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    87.809    R1/clk_IBUF_BUFG
    SLICE_X35Y46         FDSE                                         r  R1/r_Clock_Count_reg[4]/C
                         clock pessimism              0.277    88.086    
                         clock uncertainty           -0.035    88.051    
    SLICE_X35Y46         FDSE (Setup_fdse_C_S)       -0.429    87.622    R1/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         87.622    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 78.183    

Slack (MET) :             78.183ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.255ns (28.982%)  route 3.075ns (71.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.108    R1/clk_IBUF_BUFG
    SLICE_X34Y46         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDSE (Prop_fdse_C_Q)         0.478     5.586 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.885     6.471    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.301     6.772 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.733     7.504    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.148     7.652 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.977     8.629    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.957 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.481     9.438    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  R1/r_Clock_Count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    87.809    R1/clk_IBUF_BUFG
    SLICE_X35Y46         FDSE                                         r  R1/r_Clock_Count_reg[5]/C
                         clock pessimism              0.277    88.086    
                         clock uncertainty           -0.035    88.051    
    SLICE_X35Y46         FDSE (Setup_fdse_C_S)       -0.429    87.622    R1/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         87.622    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 78.183    

Slack (MET) :             78.233ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Ks_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.047ns (23.805%)  route 3.351ns (76.195%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.566     5.110    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  keys_mem_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.419     5.529 r  keys_mem_address_reg[2]/Q
                         net (fo=21, routed)          0.905     6.434    keys_mem_address_reg__0[2]
    SLICE_X39Y45         LUT4 (Prop_lut4_I1_O)        0.324     6.758 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.705     7.463    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     7.767 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.742     9.508    Ks_BUFG
    SLICE_X41Y50         FDRE                                         r  Ks_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  Ks_reg[17]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    87.741    Ks_reg[17]
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                 78.233    

Slack (MET) :             78.233ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Ks_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.047ns (23.805%)  route 3.351ns (76.195%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.566     5.110    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  keys_mem_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.419     5.529 r  keys_mem_address_reg[2]/Q
                         net (fo=21, routed)          0.905     6.434    keys_mem_address_reg__0[2]
    SLICE_X39Y45         LUT4 (Prop_lut4_I1_O)        0.324     6.758 r  Ks_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.705     7.463    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.304     7.767 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.742     9.508    Ks_BUFG
    SLICE_X41Y50         FDRE                                         r  Ks_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  Ks_reg[3]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    87.741    Ks_reg[3]
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                 78.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 num_xt_sampled_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            FSM_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.564     1.468    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  num_xt_sampled_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  num_xt_sampled_reg[2]/Q
                         net (fo=5, routed)           0.099     1.707    num_xt_sampled__0[2]
    SLICE_X42Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.752 r  FSM_output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    FSM_output[2]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  FSM_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.983    clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  FSM_output_reg[2]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121     1.602    FSM_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  input_xt_stream_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  input_xt_stream_reg[2]/Q
                         net (fo=2, routed)           0.098     1.706    R1/Q[2]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  R1/input_xt_stream[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    R1_n_7
    SLICE_X42Y46         FDRE                                         r  input_xt_stream_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  input_xt_stream_reg[1]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.120     1.600    input_xt_stream_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Ks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.254ns (49.154%)  route 0.263ns (50.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Ks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  Ks_reg[0]/Q
                         net (fo=2, routed)           0.156     1.786    Ks_reg_n_0_[0]
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  current_state[0]_i_4/O
                         net (fo=1, routed)           0.107     1.937    current_state[0]_i_4_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.982 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.982    current_state[0]
    SLICE_X41Y48         FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.983    clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.245     1.738    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.092     1.830    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 num_xt_sampled_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            FSM_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.564     1.468    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  num_xt_sampled_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  num_xt_sampled_reg[2]/Q
                         net (fo=5, routed)           0.101     1.709    num_xt_sampled__0[2]
    SLICE_X42Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.754 r  FSM_output[1]_i_1/O
                         net (fo=1, routed)           0.000     1.754    FSM_output[1]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  FSM_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.983    clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  FSM_output_reg[1]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120     1.601    FSM_output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 num_xt_sampled_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            FSM_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.564     1.468    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  num_xt_sampled_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  num_xt_sampled_reg[1]/Q
                         net (fo=6, routed)           0.109     1.718    num_xt_sampled__0[1]
    SLICE_X42Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.763 r  FSM_output[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    FSM_output[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  FSM_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.983    clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  FSM_output_reg[0]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121     1.602    FSM_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 R1/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Rx_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.408%)  route 0.132ns (41.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  R1/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.132     1.740    R1/r_Bit_Index_reg_n_0_[1]
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  R1/r_Rx_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.785    R1/r_Rx_Byte[3]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  R1/r_Rx_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  R1/r_Rx_Byte_reg[3]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121     1.604    R1/r_Rx_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FSM_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.564     1.468    clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  FSM_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  FSM_output_reg[0]/Q
                         net (fo=2, routed)           0.121     1.753    FSM_output[0]
    SLICE_X42Y48         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.983    clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.059     1.543    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.915%)  route 0.147ns (51.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  R1/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[6]/Q
                         net (fo=9, routed)           0.147     1.755    r_Rx_Byte[6]
    SLICE_X38Y47         FDRE                                         r  key_storage_mem_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  key_storage_mem_reg[10][6]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.060     1.544    key_storage_mem_reg[10][6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  input_xt_stream_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  input_xt_stream_reg[7]/Q
                         net (fo=2, routed)           0.123     1.730    R1/Q[7]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  R1/input_xt_stream[6]_i_1/O
                         net (fo=1, routed)           0.000     1.775    R1_n_2
    SLICE_X41Y46         FDRE                                         r  input_xt_stream_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  input_xt_stream_reg[6]/C
                         clock pessimism             -0.515     1.467    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.091     1.558    input_xt_stream_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  R1/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  R1/r_Rx_Byte_reg[2]/Q
                         net (fo=9, routed)           0.133     1.764    r_Rx_Byte[2]
    SLICE_X38Y44         FDRE                                         r  key_storage_mem_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  key_storage_mem_reg[10][2]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.059     1.542    key_storage_mem_reg[10][2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         83.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.000      80.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X42Y47   FSM_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X42Y47   FSM_output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X42Y47   FSM_output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y46   Kf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X46Y47   Kf_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y49   Kf_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y45   Kf_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X43Y43   Kf_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y49   Kf_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X42Y47   FSM_output_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X42Y47   FSM_output_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X42Y47   FSM_output_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y46   Kf_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y45   Kf_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y43   Kf_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y46   Kf_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y49   Kf_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y45   Kf_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y46   Kf_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   FSM_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   FSM_output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   FSM_output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46   Kf_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   Kf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   Kf_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y45   Kf_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y43   Kf_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   Kf_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46   Kf_reg[15]/C



