
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2594176 heartbeat IPC: 3.85479 cumulative IPC: 3.85479 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5183554 heartbeat IPC: 3.86193 cumulative IPC: 3.85836 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6478629 (Simulation time: 0 hr 1 min 4 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 30082343 heartbeat IPC: 0.401626 cumulative IPC: 0.211831 (Simulation time: 0 hr 2 min 32 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77228130 heartbeat IPC: 0.212108 cumulative IPC: 0.212016 (Simulation time: 0 hr 5 min 26 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 125428293 heartbeat IPC: 0.207468 cumulative IPC: 0.210173 (Simulation time: 0 hr 8 min 23 sec) 
Finished CPU 0 instructions: 25000002 cycles: 118949664 cumulative IPC: 0.210173 (Simulation time: 0 hr 8 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210173 instructions: 25000002 cycles: 118949664
cpu0_DTLB TOTAL     ACCESS:    4489194  HIT:    4455147  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1990452  HIT:    1985831  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2498742  HIT:    2469316  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 531.886 cycles
cpu0_ITLB TOTAL     ACCESS:     469071  HIT:     469071  MISS:          0
cpu0_ITLB LOAD      ACCESS:     469071  HIT:     469071  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     547694  HIT:     547694  MISS:          0
cpu0_L1I LOAD      ACCESS:     547694  HIT:     547694  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 963.408 cycles
cpu0_L1D TOTAL     ACCESS:    5898957  HIT:    3947317  MISS:    1951640
cpu0_L1D LOAD      ACCESS:    1399645  HIT:    1104094  MISS:     295551
cpu0_L1D RFO       ACCESS:    4467067  HIT:    2812055  MISS:    1655012
cpu0_L1D PREFETCH  ACCESS:      14523  HIT:      13455  MISS:       1068
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17722  HIT:      17713  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:      38835  ISSUED:      15316  USEFUL:        320  USELESS:        748
cpu0_L1D AVERAGE MISS LATENCY: 752.258 cycles
cpu0_L2C TOTAL     ACCESS:    3769075  HIT:    2557852  MISS:    1211223
cpu0_L2C LOAD      ACCESS:     295551  HIT:      80644  MISS:     214907
cpu0_L2C RFO       ACCESS:    1655012  HIT:     739887  MISS:     915125
cpu0_L2C PREFETCH  ACCESS:     163468  HIT:      82345  MISS:      81123
cpu0_L2C WRITEBACK ACCESS:    1655035  HIT:    1654976  MISS:         59
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     266781  ISSUED:     266774  USEFUL:      86958  USELESS:         71
cpu0_L2C AVERAGE MISS LATENCY: 1266.48 cycles
LLC TOTAL     ACCESS:    2179922  HIT:     997582  MISS:    1182340
LLC LOAD      ACCESS:     208647  HIT:      23252  MISS:     185395
LLC RFO       ACCESS:     915067  HIT:      28491  MISS:     886576
LLC PREFETCH  ACCESS:     141042  HIT:      30727  MISS:     110315
LLC WRITEBACK ACCESS:     915157  HIT:     915112  MISS:         45
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1346.48 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      65062  ROW_BUFFER_MISS:    1117233
 DBUS AVG_CONGESTED_CYCLE:    3.99663
 WQ ROW_BUFFER_HIT:      22835  ROW_BUFFER_MISS:     863826  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.483
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

