Fitter report for nios
Mon Aug 22 07:19:45 2016
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Incremental Compilation Routing Preservation
 12. Pin-Out File
 13. Fitter Resource Usage Summary
 14. Fitter Partition Statistics
 15. Input Pins
 16. Output Pins
 17. Bidir Pins
 18. Dual Purpose and Dedicated Pins
 19. I/O Bank Usage
 20. All Package Pins
 21. PLL Summary
 22. PLL Usage
 23. altmemphy Summary
 24. Fitter Resource Utilization by Entity
 25. Delay Chain Summary
 26. Pad To Core Delay Chain Fanout
 27. Control Signals
 28. Global & Other Fast Signals
 29. Non-Global High Fan-Out Signals
 30. Fitter RAM Summary
 31. |nios|nios_cpu:cpu|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|ALTSYNCRAM
 32. |nios|nios_cpu:cpu|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_hqf1:auto_generated|ALTSYNCRAM
 33. |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4181:auto_generated|ALTSYNCRAM
 34. Routing Usage Summary
 35. LAB Logic Elements
 36. LAB-wide Signals
 37. LAB Signals Sourced
 38. LAB Signals Sourced Out
 39. LAB Distinct Inputs
 40. I/O Rules Summary
 41. I/O Rules Details
 42. I/O Rules Matrix
 43. Fitter Device Options
 44. Operating Settings and Conditions
 45. Estimated Delay Added for Hold Timing Summary
 46. Estimated Delay Added for Hold Timing Details
 47. Fitter Messages
 48. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Aug 22 07:19:45 2016      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; nios                                       ;
; Top-level Entity Name              ; nios                                       ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C25F324C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 6,505 / 24,624 ( 26 % )                    ;
;     Total combinational functions  ; 5,761 / 24,624 ( 23 % )                    ;
;     Dedicated logic registers      ; 3,483 / 24,624 ( 14 % )                    ;
; Total registers                    ; 3587                                       ;
; Total pins                         ; 46 / 216 ( 21 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 178,016 / 608,256 ( 29 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C25F324C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.62        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.5%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------+
; I/O Assignment Warnings                                              ;
+-------------------------------+--------------------------------------+
; Pin Name                      ; Reason                               ;
+-------------------------------+--------------------------------------+
; ddr_sdram_memory_mem_cs_n[0]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_cke[0]   ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[0]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[1]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[2]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[3]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[4]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[5]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[6]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[7]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[8]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[9]  ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[10] ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[11] ; Missing slew rate                    ;
; ddr_sdram_memory_mem_addr[12] ; Missing slew rate                    ;
; ddr_sdram_memory_mem_ba[0]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_ba[1]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_ras_n    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_cas_n    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_we_n     ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dm[0]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dm[1]    ; Missing slew rate                    ;
; led_export                    ; Missing drive strength and slew rate ;
; ddr_sdram_memory_mem_clk[0]   ; Missing slew rate                    ;
; ddr_sdram_memory_mem_clk_n[0] ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[0]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[1]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[2]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[3]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[4]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[5]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[6]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[7]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[8]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[9]    ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[10]   ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[11]   ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[12]   ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[13]   ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[14]   ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dq[15]   ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dqs[0]   ; Missing slew rate                    ;
; ddr_sdram_memory_mem_dqs[1]   ; Missing slew rate                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[2]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[3]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf                                                                                                                                                                                                                          ; OE               ;                       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[0]                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[1]                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[2]                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[3]                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[4]                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[5]                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[6]                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[7]                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                         ;
+---------------------+--------------------------------------------+--------------+--------------+---------------+----------------------------+
; Name                ; Ignored Entity                             ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source             ;
+---------------------+--------------------------------------------+--------------+--------------+---------------+----------------------------+
; DDIO_INPUT_REGISTER ; altddio_bidir                              ;              ; input_cell_H ; HIGH          ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_bidir                              ;              ; input_cell_L ; LOW           ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_in                                 ;              ; input_cell_H ; HIGH          ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_in                                 ;              ; input_cell_L ; LOW           ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; ddio_bidir_e4h                             ;              ; input_cell_l ; LOW           ; Compiler or HDL Assignment ;
; Global Signal       ; nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[0] ; off           ; Compiler or HDL Assignment ;
; Global Signal       ; nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[1] ; off           ; Compiler or HDL Assignment ;
+---------------------+--------------------------------------------+--------------+--------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9694 )  ; 0.00 % ( 0 / 9694 )        ; 0.00 % ( 0 / 9694 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9694 )  ; 0.00 % ( 0 / 9694 )        ; 0.00 % ( 0 / 9694 )      ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.39 % ( 28 / 7150 ) ; 0.39 % ( 28 / 7150 )       ; 0.00 % ( 0 / 7150 )      ;
;     -- Achieved     ; 0.39 % ( 28 / 7150 ) ; 0.39 % ( 28 / 7150 )       ; 0.00 % ( 0 / 7150 )      ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 9418 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 255 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 21 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                   ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Top                            ; Top                            ; 0.00 % ( 0 / 41190 )   ; 0.00 % ( 0 / 41190 )  ; N/A                 ;       ;
; sld_hub:auto_hub               ; Top                            ; 0.00 % ( 0 / 203 )     ; 0.00 % ( 0 / 203 )    ; N/A                 ;       ;
; Top                            ; sld_hub:auto_hub               ; 0.00 % ( 0 / 203 )     ; 0.00 % ( 0 / 203 )    ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 0.00 % ( 0 / 990 )     ; 0.00 % ( 0 / 990 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 971 )     ; 0.00 % ( 0 / 971 )    ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 971 )     ; 0.00 % ( 0 / 971 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 34 )      ; 0.00 % ( 0 / 34 )     ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/13.1/NIOSII/output_files/nios.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,505 / 24,624 ( 26 % )    ;
;     -- Combinational with no register       ; 3022                       ;
;     -- Register only                        ; 744                        ;
;     -- Combinational with a register        ; 2739                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3135                       ;
;     -- 3 input functions                    ; 1527                       ;
;     -- <=2 input functions                  ; 1099                       ;
;     -- Register only                        ; 744                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 5148                       ;
;     -- arithmetic mode                      ; 613                        ;
;                                             ;                            ;
; Total registers*                            ; 3,587 / 25,629 ( 14 % )    ;
;     -- Dedicated logic registers            ; 3,483 / 24,624 ( 14 % )    ;
;     -- I/O registers                        ; 104 / 1,005 ( 10 % )       ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 524 / 1,539 ( 34 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 46 / 216 ( 21 % )          ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 14                         ;
; M9Ks                                        ; 41 / 66 ( 62 % )           ;
; Total block memory bits                     ; 178,016 / 608,256 ( 29 % ) ;
; Total block memory implementation bits      ; 377,856 / 608,256 ( 62 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 14 / 20 ( 70 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7% / 7% / 8%               ;
; Peak interconnect usage (total/H/V)         ; 29% / 26% / 34%            ;
; Maximum fan-out                             ; 3166                       ;
; Highest non-global fan-out                  ; 150                        ;
; Total fan-out                               ; 33134                      ;
; Average fan-out                             ; 3.29                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 6323 / 24624 ( 26 % ) ; 176 / 24624 ( < 1 % ) ; 6 / 24624 ( < 1 % )            ;
;     -- Combinational with no register        ; 2937                  ; 79                    ; 6                              ;
;     -- Register only                         ; 726                   ; 18                    ; 0                              ;
;     -- Combinational with a register         ; 2660                  ; 79                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 3063                  ; 72                    ; 0                              ;
;     -- 3 input functions                     ; 1479                  ; 45                    ; 3                              ;
;     -- <=2 input functions                   ; 1055                  ; 41                    ; 3                              ;
;     -- Register only                         ; 726                   ; 18                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 4992                  ; 150                   ; 6                              ;
;     -- arithmetic mode                       ; 605                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 3490                  ; 97                    ; 0                              ;
;     -- Dedicated logic registers             ; 3386 / 24624 ( 14 % ) ; 97 / 24624 ( < 1 % )  ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                         ; 208                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 508 / 1539 ( 33 % )   ; 17 / 1539 ( 1 % )     ; 1 / 1539 ( < 1 % )             ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 46                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 178016                ; 0                     ; 0                              ;
; Total RAM block bits                         ; 377856                ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 41 / 66 ( 62 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 10 / 24 ( 41 % )      ; 0 / 24 ( 0 % )        ; 4 / 24 ( 16 % )                ;
; Double Data Rate I/O output circuitry        ; 42 / 220 ( 19 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 18 / 220 ( 8 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 3758                  ; 141                   ; 8                              ;
;     -- Registered Input Connections          ; 3428                  ; 107                   ; 0                              ;
;     -- Output Connections                    ; 264                   ; 173                   ; 3470                           ;
;     -- Registered Output Connections         ; 8                     ; 172                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 32544                 ; 1022                  ; 3500                           ;
;     -- Registered Connections                ; 16501                 ; 709                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 232                   ; 312                   ; 3478                           ;
;     -- sld_hub:auto_hub                      ; 312                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 3478                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 43                    ; 23                    ; 8                              ;
;     -- Output Ports                          ; 30                    ; 40                    ; 6                              ;
;     -- Bidir Ports                           ; 20                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 29                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 9                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 26                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk_clk       ; V9    ; 3        ; 27           ; 0            ; 14           ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_export    ; F1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; reset_reset_n ; N2    ; 2        ; 0            ; 16           ; 14           ; 6                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard   ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ddr_sdram_memory_mem_addr[0]  ; U1    ; 3        ; 1            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[10] ; U17   ; 4        ; 43           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[11] ; V17   ; 4        ; 43           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[12] ; U16   ; 4        ; 40           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[1]  ; U5    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[2]  ; U7    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[3]  ; U8    ; 3        ; 23           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[4]  ; P8    ; 3        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[5]  ; P7    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[6]  ; P6    ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[7]  ; T14   ; 4        ; 43           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[8]  ; T13   ; 4        ; 43           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_addr[9]  ; V13   ; 4        ; 34           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_ba[0]    ; V11   ; 4        ; 29           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_ba[1]    ; V12   ; 4        ; 29           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_cas_n    ; T4    ; 3        ; 3            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_cke[0]   ; R13   ; 4        ; 45           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_cs_n[0]  ; V1    ; 3        ; 1            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_dm[0]    ; V3    ; 3        ; 11           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dm[1]    ; V8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_ras_n    ; V16   ; 4        ; 40           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr_sdram_memory_mem_we_n     ; U15   ; 4        ; 36           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_export                    ; P13   ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+----------------+------------------+--------------------+---------------------------+----------------------+------+----------------------+---------------------+
; Name                          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard   ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+----------------+------------------+--------------------+---------------------------+----------------------+------+----------------------+---------------------+
; ddr_sdram_memory_mem_clk[0]   ; U2    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ddr_sdram_memory_mem_clk_n[0] ; V2    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; ddr_sdram_memory_mem_dq[0]    ; U4    ; 3        ; 14           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[10]   ; U11   ; 4        ; 29           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[11]   ; V15   ; 4        ; 38           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[12]   ; U14   ; 4        ; 36           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[13]   ; R11   ; 4        ; 38           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[14]   ; P10   ; 4        ; 34           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[15]   ; V14   ; 4        ; 36           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[1]    ; V4    ; 3        ; 14           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[2]    ; R8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[3]    ; V5    ; 3        ; 14           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[4]    ; P9    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[5]    ; U6    ; 3        ; 18           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[6]    ; V6    ; 3        ; 20           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[7]    ; V7    ; 3        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[8]    ; U13   ; 4        ; 34           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dq[9]    ; U12   ; 4        ; 29           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dqs[0]   ; U3    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
; ddr_sdram_memory_mem_dqs[1]   ; T8    ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                ; --                        ; User                 ; 0 pF ; -                    ; Group 1244174944    ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+----------------+------------------+--------------------+---------------------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; G5       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H3       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J6       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; J1       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J2       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J5       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; K6       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; K14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; K13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; J18      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; J17      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; J14      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; E18      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 20 ( 25 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 25 ( 4 % )   ; 2.5V          ; --           ;
; 3        ; 24 / 31 ( 77 % ) ; 2.5V          ; 1.25V        ;
; 4        ; 20 / 32 ( 63 % ) ; 2.5V          ; 1.25V        ;
; 5        ; 0 / 23 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 20 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 33 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                          ;
+----------+------------+----------+-----------------------------------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard   ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
; A1       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A2       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 211        ; 8        ; GND+                                                      ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 209        ; 7        ; GND+                                                      ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 196        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 223        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 212        ; 8        ; GND+                                                      ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 210        ; 7        ; GND+                                                      ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; B11      ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 203        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; B18      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; C4       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C5       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C7       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C9       ; 214        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 207        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C12      ; 195        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C16      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; C18      ; 171        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V          ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ; 8        ; VCCIO8                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ;            ; 8        ; VCCIO8                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D7       ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ;            ; 8        ; VCCIO8                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D9       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 208        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 7        ; VCCIO7                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ; 7        ; VCCIO7                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ;            ; 7        ; VCCIO7                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D16      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 166        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; D18      ; 165        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V          ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ; --       ; VCCA3                                                     ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E6       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 213        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 206        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ;            ;          ; VCCD_PLL2                                                 ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; E16      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E17      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V          ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 26         ; 1        ; key_export                                                ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 25         ; 1        ; GND+                                                      ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCD_PLL3                                                 ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 193        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ;            ; --       ; VCCA2                                                     ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; GNDA2                                                     ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; F16      ;            ; 6        ; VCCIO6                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; F17      ; 151        ; 6        ; GND+                                                      ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; F18      ; 150        ; 6        ; GND+                                                      ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G4       ;            ; 1        ; VCCIO1                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; G5       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;                ;         ; --         ;                 ; --       ; --           ;
; G6       ; 247        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G15      ;            ; 6        ; VCCIO6                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G17      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V          ;         ; Row I/O    ; N               ; no       ; On           ;
; H4       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V          ;         ; Row I/O    ; N               ; no       ; On           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;                ;         ; --         ;                 ; --       ; --           ;
; H6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; H13      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H14      ; 168        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H15      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; H16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 157        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J2       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J3       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J4       ;            ; 1        ; VCCIO1                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; J5       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J7       ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 156        ; 6        ; ^MSEL3                                                    ;        ;                ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J17      ; 155        ; 6        ; ^MSEL2                                                    ;        ;                ;         ; --         ;                 ; --       ; --           ;
; J18      ; 154        ; 6        ; ^MSEL1                                                    ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 2        ; VCCIO2                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 24         ; 1        ; ^nCE                                                      ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ; 5        ; VCCIO5                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K17      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 145        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L6       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L18      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; M4       ;            ; 2        ; VCCIO2                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; M5       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M6       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                                                    ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 121        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; M14      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ;            ; 5        ; VCCIO5                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M17      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M18      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 28         ; 2        ; GND+                                                      ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 27         ; 2        ; reset_reset_n                                             ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCA1                                                     ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N8       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ; 109        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 122        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N14      ;            ; --       ; VCCA4                                                     ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 125        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; N17      ; 149        ; 5        ; GND+                                                      ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; N18      ; 148        ; 5        ; GND+                                                      ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P4       ;            ;          ; VCCD_PLL1                                                 ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GNDA1                                                     ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P6       ; 59         ; 3        ; ddr_sdram_memory_mem_addr[6]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ; 66         ; 3        ; ddr_sdram_memory_mem_addr[5]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P8       ; 78         ; 3        ; ddr_sdram_memory_mem_addr[4]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 79         ; 3        ; ddr_sdram_memory_mem_dq[4]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ; 98         ; 4        ; ddr_sdram_memory_mem_dq[14]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 117        ; 4        ; led_export                                                ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; P14      ;            ;          ; GNDA4                                                     ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCD_PLL4                                                 ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P17      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 3        ; VCCIO3                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ;            ; 3        ; VCCIO3                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R8       ; 76         ; 3        ; ddr_sdram_memory_mem_dq[2]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ;            ; 3        ; VCCIO3                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R10      ;            ; 4        ; VCCIO4                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R11      ; 104        ; 4        ; ddr_sdram_memory_mem_dq[13]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ;            ; 4        ; VCCIO4                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R13      ; 116        ; 4        ; ddr_sdram_memory_mem_cke[0]                               ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ;            ; 4        ; VCCIO4                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R15      ;            ; 5        ; VCCIO5                                                    ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R16      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 131        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 130        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 56         ; 3        ; ddr_sdram_memory_mem_cas_n                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T6       ; 67         ; 3        ; VREFB3N0                                                  ;        ;                ; 1.25V   ; Column I/O ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T8       ; 77         ; 3        ; ddr_sdram_memory_mem_dqs[1]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T11      ; 106        ; 4        ; VREFB4N0                                                  ;        ;                ; 1.25V   ; Column I/O ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T13      ; 111        ; 4        ; ddr_sdram_memory_mem_addr[8]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 112        ; 4        ; ddr_sdram_memory_mem_addr[7]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ;            ;          ; GND                                                       ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T16      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T17      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 52         ; 3        ; ddr_sdram_memory_mem_addr[0]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U2       ; 60         ; 3        ; ddr_sdram_memory_mem_clk[0]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U3       ; 68         ; 3        ; ddr_sdram_memory_mem_dqs[0]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U4       ; 71         ; 3        ; ddr_sdram_memory_mem_dq[0]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U5       ; 73         ; 3        ; ddr_sdram_memory_mem_addr[1]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U6       ; 80         ; 3        ; ddr_sdram_memory_mem_dq[5]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U7       ; 82         ; 3        ; ddr_sdram_memory_mem_addr[2]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 84         ; 3        ; ddr_sdram_memory_mem_addr[3]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 86         ; 3        ; GND+                                                      ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; U10      ; 88         ; 4        ; GND+                                                      ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; U11      ; 90         ; 4        ; ddr_sdram_memory_mem_dq[10]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 92         ; 4        ; ddr_sdram_memory_mem_dq[9]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 96         ; 4        ; ddr_sdram_memory_mem_dq[8]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 100        ; 4        ; ddr_sdram_memory_mem_dq[12]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 102        ; 4        ; ddr_sdram_memory_mem_we_n                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ; 107        ; 4        ; ddr_sdram_memory_mem_addr[12]                             ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U17      ; 113        ; 4        ; ddr_sdram_memory_mem_addr[10]                             ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U18      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; V1       ; 53         ; 3        ; ddr_sdram_memory_mem_cs_n[0]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V2       ; 61         ; 3        ; ddr_sdram_memory_mem_clk_n[0]                             ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V3       ; 69         ; 3        ; ddr_sdram_memory_mem_dm[0]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V4       ; 72         ; 3        ; ddr_sdram_memory_mem_dq[1]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V5       ; 74         ; 3        ; ddr_sdram_memory_mem_dq[3]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 81         ; 3        ; ddr_sdram_memory_mem_dq[6]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 83         ; 3        ; ddr_sdram_memory_mem_dq[7]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 85         ; 3        ; ddr_sdram_memory_mem_dm[1]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 87         ; 3        ; clk_clk                                                   ; input  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 89         ; 4        ; GND+                                                      ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; V11      ; 91         ; 4        ; ddr_sdram_memory_mem_ba[0]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 93         ; 4        ; ddr_sdram_memory_mem_ba[1]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 97         ; 4        ; ddr_sdram_memory_mem_addr[9]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 101        ; 4        ; ddr_sdram_memory_mem_dq[15]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 103        ; 4        ; ddr_sdram_memory_mem_dq[11]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 108        ; 4        ; ddr_sdram_memory_mem_ras_n                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 114        ; 4        ; ddr_sdram_memory_mem_addr[11]                             ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1                                                                                                                                                                                               ;
; PLL mode                      ; Normal                                                                                                                                                                                                                                                                                                                                              ;
; Compensate clock              ; clock1                                                                                                                                                                                                                                                                                                                                              ;
; Compensated input/output pins ; --                                                                                                                                                                                                                                                                                                                                                  ;
; Switchover type               ; --                                                                                                                                                                                                                                                                                                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                                                                                                                                                                                                                                                                                                            ;
; Input frequency 1             ; --                                                                                                                                                                                                                                                                                                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                                                                                                                                                                                                                                            ;
; Nominal VCO frequency         ; 1000.0 MHz                                                                                                                                                                                                                                                                                                                                          ;
; VCO post scale K counter      ; --                                                                                                                                                                                                                                                                                                                                                  ;
; VCO frequency control         ; Manual Phase                                                                                                                                                                                                                                                                                                                                        ;
; VCO phase shift step          ; 125 ps                                                                                                                                                                                                                                                                                                                                              ;
; VCO multiply                  ; --                                                                                                                                                                                                                                                                                                                                                  ;
; VCO divide                    ; --                                                                                                                                                                                                                                                                                                                                                  ;
; Freq min lock                 ; 30.01 MHz                                                                                                                                                                                                                                                                                                                                           ;
; Freq max lock                 ; 65.02 MHz                                                                                                                                                                                                                                                                                                                                           ;
; M VCO Tap                     ; 4                                                                                                                                                                                                                                                                                                                                                   ;
; M Initial                     ; 3                                                                                                                                                                                                                                                                                                                                                   ;
; M value                       ; 20                                                                                                                                                                                                                                                                                                                                                  ;
; N value                       ; 1                                                                                                                                                                                                                                                                                                                                                   ;
; Charge pump current           ; setting 1                                                                                                                                                                                                                                                                                                                                           ;
; Loop filter resistance        ; setting 27                                                                                                                                                                                                                                                                                                                                          ;
; Loop filter capacitance       ; setting 0                                                                                                                                                                                                                                                                                                                                           ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                                                                                                                                                                                                                                                                ;
; Bandwidth type                ; Medium                                                                                                                                                                                                                                                                                                                                              ;
; Real time reconfigurable      ; On                                                                                                                                                                                                                                                                                                                                                  ;
; Scan chain MIF file           ; --                                                                                                                                                                                                                                                                                                                                                  ;
; Preserve PLL counter order    ; Off                                                                                                                                                                                                                                                                                                                                                 ;
; PLL location                  ; PLL_4                                                                                                                                                                                                                                                                                                                                               ;
; Inclk0 signal                 ; clk_clk                                                                                                                                                                                                                                                                                                                                             ;
; Inclk1 signal                 ; --                                                                                                                                                                                                                                                                                                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                                                                                                                                                                                                                                       ;
; Inclk1 signal type            ; --                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 4.50 (125 ps)    ; 50/50      ; C3      ; 10            ; 5/5 Even   ; --            ; 3       ; 4       ; ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; -90 (-2500 ps) ; 4.50 (125 ps)    ; 50/50      ; C2      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[3] ; clock3       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 4.50 (125 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 3       ; 4       ; ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[4] ; clock4       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 4.50 (125 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 3       ; 4       ; ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmemphy Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+----------------+------------------+--------------------+------------------------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                                                                                          ; Type  ; Direction ; Pin Location ; X Location ; Y Location ; Z Location ; DQS Bus Width ; I/O Edge ; I/O Bank ; Input DQS Frequency ; Max DQS Frequency ; I/O Standard   ; Current Strength ; Output Termination ; DQS Delay (Slow Model, Fast Model) ; Delay Chain Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+----------------+------------------+--------------------+------------------------------------+---------------------+
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[3]~clkctrl ; Clock ;           ;              ; 27         ; 0          ; 28         ;               ;          ;          ; 100.0 MHz           ;                   ;                ;                  ;                    ;                                    ;                     ;
;      ddr_sdram_memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                              ; DQS   ; Bidir     ; U3           ; 11         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; U4           ; 14         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; V4           ; 14         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; R8           ; 16         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; V5           ; 14         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; P9           ; 18         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; U6           ; 18         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; V6           ; 20         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; V7           ; 23         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dm[0]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Output    ; V3           ; 11         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;      ddr_sdram_memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                              ; DQS   ; Bidir     ; T8           ; 18         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; U13          ; 34         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Bidir     ; U12          ; 29         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; U11          ; 29         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; V15          ; 38         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; U14          ; 36         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; R11          ; 38         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; P10          ; 34         ; 0          ; 0          ; x9            ; Bottom   ; 4        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                         ; DQ    ; Bidir     ; V14          ; 36         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           ddr_sdram_memory_mem_dm[1]                                                                                                                                                                                                                                                                                                                          ; DQ    ; Output    ; V8           ; 25         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 100.0 MHz           ; 167.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+----------------+------------------+--------------------+------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |nios                                                                                                                             ; 6505 (1)    ; 3483 (0)                  ; 104 (104)     ; 178016      ; 41   ; 0            ; 0       ; 0         ; 46   ; 0            ; 3022 (1)     ; 744 (0)           ; 2739 (0)         ; |nios                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; nios         ;
;    |nios_cpu:cpu|                                                                                                                 ; 1114 (726)  ; 586 (317)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 509 (391)    ; 88 (39)           ; 517 (296)        ; |nios|nios_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; nios         ;
;       |nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|                                                                                 ; 388 (87)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (7)      ; 49 (4)            ; 221 (76)         ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                        ; nios         ;
;          |nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|                                              ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 42 (0)            ; 54 (0)           ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                              ; nios         ;
;             |nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|                                             ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 35 (32)           ; 14 (13)          ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                      ; nios         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                                                                                                                                 ; work         ;
;             |nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|                                                   ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 7 (3)             ; 47 (47)          ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                            ; nios         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                       ; work         ;
;             |sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy|                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                                        ; work         ;
;          |nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg|                                                                ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                ; nios         ;
;          |nios_cpu_nios2_oci_break:the_nios_cpu_nios2_oci_break|                                                                  ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_break:the_nios_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                  ; nios         ;
;          |nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug|                                                                  ; 10 (8)      ; 8 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 7 (7)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                  ; nios         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|                                                                        ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 1 (1)             ; 52 (52)          ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                        ; nios         ;
;             |nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram                                                                                                                                                                                                                                                                                                                                   ; nios         ;
;                |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_4181:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4181:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;       |nios_cpu_register_bank_a_module:nios_cpu_register_bank_a|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios         ;
;          |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_hqf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_hqf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |nios_cpu_register_bank_b_module:nios_cpu_register_bank_b|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios         ;
;          |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_iqf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_cpu:cpu|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |nios_ddr_sdram:ddr_sdram|                                                                                                     ; 4537 (0)    ; 2426 (0)                  ; 0 (0)         ; 2912        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2111 (0)     ; 586 (0)           ; 1840 (0)         ; |nios|nios_ddr_sdram:ddr_sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; nios         ;
;       |nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|                                                          ; 4537 (0)    ; 2426 (0)                  ; 0 (0)         ; 2912        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2111 (0)     ; 586 (0)           ; 1840 (0)         ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                     ; nios         ;
;          |nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|                             ; 2699 (0)    ; 1421 (0)                  ; 0 (0)         ; 2368        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1276 (0)     ; 333 (0)           ; 1090 (0)         ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                                                          ; nios         ;
;             |alt_mem_ddrx_controller_st_top:controller_inst|                                                                      ; 2694 (0)    ; 1421 (0)                  ; 0 (0)         ; 2368        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1271 (0)     ; 333 (0)           ; 1090 (0)         ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst                                                                                                                                                                                                                                                           ; nios         ;
;                |alt_mem_ddrx_controller:controller_inst|                                                                          ; 2694 (1)    ; 1421 (1)                  ; 0 (0)         ; 2368        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1271 (0)     ; 333 (1)           ; 1090 (0)         ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                   ; nios         ;
;                   |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                 ; 69 (0)      ; 34 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 3 (0)             ; 33 (4)           ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                     ; nios         ;
;                      |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                               ; 39 (39)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 21 (21)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                        ; nios         ;
;                      |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                               ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 3 (3)             ; 12 (12)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                        ; nios         ;
;                   |alt_mem_ddrx_arbiter:arbiter_inst|                                                                             ; 185 (185)   ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 104 (104)        ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                 ; nios         ;
;                   |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                         ; 75 (75)     ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 8 (8)             ; 53 (53)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                             ; nios         ;
;                   |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                             ; 70 (70)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 55 (55)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                 ; nios         ;
;                   |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                       ; 149 (149)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 61 (61)           ; 44 (44)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                           ; nios         ;
;                   |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                       ; 57 (23)     ; 32 (9)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (14)      ; 0 (0)             ; 32 (9)           ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                           ; nios         ;
;                      |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                          ; 34 (1)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 23 (1)           ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                         ; nios         ;
;                         |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 34 (0)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 23 (0)           ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                               ; work         ;
;                            |scfifo_e841:auto_generated|                                                                           ; 34 (0)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 23 (0)           ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated                                                                    ; work         ;
;                               |a_dpfifo_nj31:dpfifo|                                                                              ; 34 (23)     ; 23 (12)                   ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 23 (12)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo                                               ; work         ;
;                                  |altsyncram_etd1:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|altsyncram_etd1:FIFOram                       ; work         ;
;                                  |cntr_2n7:usedw_counter|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|cntr_2n7:usedw_counter                        ; work         ;
;                                  |cntr_lmb:rd_ptr_msb|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|cntr_lmb:rd_ptr_msb                           ; work         ;
;                                  |cntr_mmb:wr_ptr|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|cntr_mmb:wr_ptr                               ; work         ;
;                   |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                 ; 565 (565)   ; 453 (453)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (107)    ; 200 (200)         ; 258 (258)        ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                     ; nios         ;
;                   |alt_mem_ddrx_sideband:sideband_inst|                                                                           ; 74 (74)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 1 (1)             ; 35 (35)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                               ; nios         ;
;                   |alt_mem_ddrx_tbp:tbp_inst|                                                                                     ; 883 (883)   ; 379 (379)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 500 (500)    ; 46 (46)           ; 337 (337)        ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                         ; nios         ;
;                   |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                       ; 684 (7)     ; 268 (3)                   ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 414 (4)      ; 13 (0)            ; 257 (3)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                           ; nios         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                  ; nios         ;
;                         |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                  ; work         ;
;                            |altsyncram_chl1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated   ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                ; nios         ;
;                         |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                ; work         ;
;                            |altsyncram_mkl1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                  ; nios         ;
;                         |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                  ; work         ;
;                            |altsyncram_chl1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated   ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                ; nios         ;
;                         |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                ; work         ;
;                            |altsyncram_mkl1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated ; work         ;
;                      |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                     ; 35 (35)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 7 (7)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                    ; nios         ;
;                      |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                     ; 493 (446)   ; 189 (173)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 302 (272)    ; 10 (10)           ; 181 (164)        ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                    ; nios         ;
;                         |alt_mem_ddrx_list:burstcount_list|                                                                       ; 47 (47)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 17 (17)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                  ; nios         ;
;                      |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                            ; 78 (78)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 3 (3)             ; 35 (35)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                           ; nios         ;
;                      |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                  ; 72 (72)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 32 (32)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                 ; nios         ;
;             |alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|                                                                   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst                                                                                                                                                                                                                                                        ; nios         ;
;          |nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|                                                                             ; 1864 (0)    ; 1005 (0)                  ; 0 (0)         ; 544         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 835 (0)      ; 253 (0)           ; 776 (0)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst                                                                                                                                                                                                                                                                                                                                                          ; nios         ;
;             |nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|                                                  ; 1864 (0)    ; 1005 (0)                  ; 0 (0)         ; 544         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 835 (0)      ; 253 (0)           ; 776 (0)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst                                                                                                                                                                                                                                                                                       ; nios         ;
;                |nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|                                                    ; 96 (0)      ; 60 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 33 (0)            ; 50 (0)           ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc                                                                                                                                                                                                                         ; nios         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|                                                        ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct                                                                                                                                                                  ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                       ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|                                                        ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct                                                                                                                                                                  ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                       ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|                                                        ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct                                                                                                                                                                  ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                   ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                       ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|                                                         ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|                                                         ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (3)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|                                                         ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (3)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|                                                         ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (3)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|                                                         ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|                                                         ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|                                                         ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|                                                         ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|                                                         ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct                                                                                                                                                                       ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                        ; work         ;
;                         |ddio_out_1jd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                            ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct                                                                                                                                                                       ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                        ; work         ;
;                         |ddio_out_1jd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                            ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|                                                                ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct                                                                                                                                                                          ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                           ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                               ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct                                                                                                                                                                     ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin                                                                                                                                      ; work         ;
;                         |ddio_out_1jd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                          ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|                                                         ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (3)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct                                                                                                                                                                   ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                    ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                        ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|                                                                ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct                                                                                                                                                                          ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                           ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                               ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|                                                                 ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:we_n_struct                                                                                                                                                                           ; nios         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                            ; work         ;
;                         |ddio_out_egd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                ; work         ;
;                |nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|                                                                     ; 63 (35)     ; 49 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (4)       ; 23 (17)           ; 26 (14)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk                                                                                                                                                                                                                                          ; nios         ;
;                   |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n                                                                                                                                                                                               ; work         ;
;                      |ddio_bidir_idf:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated                                                                                                                                                                 ; work         ;
;                   |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|                                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p                                                                                                                                                                                               ; work         ;
;                      |ddio_bidir_e4h:auto_generated|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated                                                                                                                                                                 ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_pll:pll|                                                                        ; 19 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 8 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll                                                                                                                                                                                                   ; nios         ;
;                      |altpll:altpll_component|                                                                                    ; 19 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 8 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component                                                                                                                                                                           ; work         ;
;                         |altpll_65k3:auto_generated|                                                                              ; 19 (11)     ; 9 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (7)       ; 1 (1)             ; 8 (4)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated                                                                                                                                                ; work         ;
;                            |altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2                                                                                                   ; work         ;
;                            |altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4                                                                                                   ; work         ;
;                            |altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5                                                                                                   ; work         ;
;                            |cntr_p0e:phasestep_counter|                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|cntr_p0e:phasestep_counter                                                                                                                     ; work         ;
;                            |cntr_vee:pll_internal_phasestep|                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|cntr_vee:pll_internal_phasestep                                                                                                                ; work         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x                                                                                                                                                                                 ; nios         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                               ; nios         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe                                                                                                                                                                         ; nios         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe                                                                                                                                                                                ; nios         ;
;                |nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|                                                                        ; 112 (64)    ; 112 (64)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 112 (64)          ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio                                                                                                                                                                                                                                             ; nios         ;
;                   |altddio_in:dqs_group[0].dq[0].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[0].dq[1].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[0].dq[2].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[0].dq[3].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[0].dq[4].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[0].dq[5].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[0].dq[6].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[0].dq[7].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[1].dq[0].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[1].dq[1].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[1].dq[2].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[1].dq[3].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[1].dq[4].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[1].dq[5].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[1].dq[6].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                   |altddio_in:dqs_group[1].dq[7].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi                                                                                                                                                                                                           ; work         ;
;                      |ddio_in_0fd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                ; work         ;
;                |nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|                                                                         ; 30 (30)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 20 (20)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                              ; nios         ;
;                |nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|                                                              ; 20 (20)     ; 13 (13)                   ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 13 (13)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe                                                                                                                                                                                                                                   ; nios         ;
;                   |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                                                                                                                                   ; work         ;
;                      |altsyncram_2ni1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_2ni1:auto_generated                                                                                                                                                                    ; work         ;
;                |nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp|                                                                       ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp                                                                                                                                                                                                                                            ; nios         ;
;                   |altsyncram:full_rate_ram_gen.altsyncram_component|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component                                                                                                                                                                                          ; work         ;
;                      |altsyncram_idh1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_idh1:auto_generated                                                                                                                                                           ; work         ;
;                |nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|                                                           ; 1496 (0)    ; 701 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 793 (0)      ; 76 (0)            ; 627 (0)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper                                                                                                                                                                                                                                ; nios         ;
;                   |nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|                                                                   ; 1496 (40)   ; 701 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 793 (6)      ; 76 (9)            ; 627 (24)         ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst                                                                                                                                                                                    ; nios         ;
;                      |nios_ddr_sdram_phy_alt_mem_phy_admin:admin|                                                                 ; 288 (288)   ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 205 (205)    ; 3 (3)             ; 80 (80)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin                                                                                                                                         ; nios         ;
;                      |nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|                                                                   ; 208 (208)   ; 130 (130)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 13 (13)           ; 123 (123)        ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl                                                                                                                                           ; nios         ;
;                      |nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|                                                                   ; 859 (859)   ; 401 (401)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 457 (457)    ; 44 (44)           ; 358 (358)        ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb                                                                                                                                           ; nios         ;
;                      |nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|                                                                   ; 110 (110)   ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 7 (7)             ; 50 (50)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb                                                                                                                                           ; nios         ;
;                |nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|                                                 ; 44 (44)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 39 (39)          ; |nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp                                                                                                                                                                                                                      ; nios         ;
;    |nios_jtag_uart:jtag_uart|                                                                                                     ; 164 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (19)      ; 22 (4)            ; 92 (18)          ; |nios|nios_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; nios         ;
;       |alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|                                                                        ; 72 (72)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 18 (18)           ; 34 (34)          ; |nios|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                  ; nios         ;
;          |scfifo:rfifo|                                                                                                           ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |scfifo_aq21:auto_generated|                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |a_dpfifo_h031:dpfifo|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                       ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |cntr_4n7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |cntr_omb:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |cntr_omb:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |dpram_ek21:FIFOram|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |altsyncram_i0m1:altsyncram1|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                                                                                                                                                                                                      ; work         ;
;       |nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                  ; nios         ;
;          |scfifo:wfifo|                                                                                                           ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |scfifo_aq21:auto_generated|                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |a_dpfifo_h031:dpfifo|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                       ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |cntr_4n7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |cntr_omb:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |cntr_omb:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |dpram_ek21:FIFOram|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |altsyncram_i0m1:altsyncram1|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                                                                                                                                                                                                      ; work         ;
;    |nios_key:key|                                                                                                                 ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 4 (4)            ; |nios|nios_key:key                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; nios         ;
;    |nios_led:led|                                                                                                                 ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |nios|nios_led:led                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; nios         ;
;    |nios_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 583 (0)     ; 244 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 266 (0)      ; 18 (0)            ; 299 (0)          ; |nios|nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; nios         ;
;       |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                            ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 7 (7)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                       ; nios         ;
;       |altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                     ; 169 (169)   ; 132 (132)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 3 (3)             ; 129 (129)        ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                ; nios         ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                 ; nios         ;
;       |altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                           ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                      ; nios         ;
;       |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                           ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                      ; nios         ;
;       |altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                    ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 7 (7)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; nios         ;
;       |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                                                                                                ; nios         ;
;       |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                                                                                         ; nios         ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                                                ; 13 (13)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                           ; nios         ;
;       |altera_merlin_master_translator:cpu_instruction_master_translator|                                                         ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                    ; nios         ;
;       |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                            ; nios         ;
;       |altera_merlin_slave_agent:ddr_sdram_s1_translator_avalon_universal_slave_0_agent|                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr_sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                                     ; nios         ;
;       |altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                                           ; nios         ;
;       |altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                                           ; nios         ;
;       |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                           ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 24 (24)          ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                                                                                                      ; nios         ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                     ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                ; nios         ;
;       |altera_merlin_slave_translator:key_s1_translator|                                                                          ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                     ; nios         ;
;       |altera_merlin_slave_translator:led_s1_translator|                                                                          ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 3 (3)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                     ; nios         ;
;       |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                                                                                                                                                                              ; nios         ;
;       |nios_mm_interconnect_0_addr_router:addr_router|                                                                            ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                                                                                       ; nios         ;
;       |nios_mm_interconnect_0_addr_router_001:addr_router_001|                                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                                                                                               ; nios         ;
;       |nios_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                                      ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                                                                                                 ; nios         ;
;       |nios_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                                                                                         ; nios         ;
;       |nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                                      ; 72 (65)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (34)      ; 1 (0)             ; 32 (31)          ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                                                                                                 ; nios         ;
;          |altera_merlin_arbitrator:arb|                                                                                           ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 1 (1)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                    ; nios         ;
;       |nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|                                                                      ; 55 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 51 (49)          ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004                                                                                                                                                                                                                                                                                                                                                                                                 ; nios         ;
;          |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                    ; nios         ;
;       |nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                                          ; 61 (57)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (54)      ; 1 (1)             ; 4 (2)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                                                                                     ; nios         ;
;          |altera_merlin_arbitrator:arb|                                                                                           ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                        ; nios         ;
;       |nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                                                                                             ; nios         ;
;       |nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_004|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_004                                                                                                                                                                                                                                                                                                                                                                                             ; nios         ;
;       |nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                                                                                                 ; nios         ;
;       |nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                                          ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 10 (10)          ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                                                                                     ; nios         ;
;       |nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                                                                                             ; nios         ;
;    |nios_onchip_ram:onchip_ram|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 163840      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios|nios_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; nios         ;
;       |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 163840      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram_s691:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 163840      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios|nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_s691:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |nios_rst_controller:rst_controller|                                                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 7 (0)            ; |nios|nios_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; nios         ;
;       |altera_reset_controller:rst_controller|                                                                                    ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |nios|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                     ; nios         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |nios|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                      ; nios         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |nios|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                          ; nios         ;
;    |nios_rst_controller_001:rst_controller_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |nios|nios_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; nios         ;
;       |altera_reset_controller:rst_controller_001|                                                                                ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |nios|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                         ; nios         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |nios|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                              ; nios         ;
;    |sld_hub:auto_hub|                                                                                                             ; 176 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (1)       ; 18 (0)            ; 79 (0)           ; |nios|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                              ; 175 (131)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (62)      ; 18 (17)           ; 79 (54)          ; |nios|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |nios|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                              ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |nios|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                      ;
+-------------------------------+----------+---------------+---------------+-----------------------+------------+----------+
; Name                          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO        ; TCOE     ;
+-------------------------------+----------+---------------+---------------+-----------------------+------------+----------+
; ddr_sdram_memory_mem_cs_n[0]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_cke[0]   ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[0]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[1]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[2]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[3]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[4]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[5]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[6]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[7]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[8]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[9]  ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[10] ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[11] ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_addr[12] ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_ba[0]    ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_ba[1]    ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_ras_n    ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_cas_n    ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_we_n     ; Output   ; --            ; --            ; --                    ; (1) 559 ps ; --       ;
; ddr_sdram_memory_mem_dm[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; ddr_sdram_memory_mem_dm[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; led_export                    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; ddr_sdram_memory_mem_clk[0]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; --       ;
; ddr_sdram_memory_mem_clk_n[0] ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; ddr_sdram_memory_mem_dq[0]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[1]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[2]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[3]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[4]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[5]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[6]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[7]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[8]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[9]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[10]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[11]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[12]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[13]   ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[14]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dq[15]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dqs[0]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; ddr_sdram_memory_mem_dqs[1]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; clk_clk                       ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; reset_reset_n                 ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; key_export                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
+-------------------------------+----------+---------------+---------------+-----------------------+------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                         ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ddr_sdram_memory_mem_clk[0]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
; ddr_sdram_memory_mem_clk_n[0]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ddr_sdram_memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; ddr_sdram_memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; ddr_sdram_memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; ddr_sdram_memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; ddr_sdram_memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; ddr_sdram_memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; ddr_sdram_memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; ddr_sdram_memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ddr_sdram_memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; key_export                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Location              ; Fan-Out ; Usage                                  ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                       ; JTAG_X1_Y17_N0        ; 183     ; Clock                                  ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                       ; JTAG_X1_Y17_N0        ; 21      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_V9                ; 3       ; Clock                                  ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_V9                ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X34_Y22_N23        ; 41      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|E_alu_result~10                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X39_Y19_N2     ; 57      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X40_Y21_N27        ; 44      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|E_valid                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X41_Y18_N3         ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X45_Y20_N24    ; 24      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X38_Y20_N8     ; 34      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X36_Y24_N15        ; 17      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X40_Y23_N5         ; 30      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|R_src1~15                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X40_Y23_N16    ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X35_Y24_N16    ; 15      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|W_ienable_reg_nxt~1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y24_N12    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X38_Y23_N4     ; 2       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X45_Y20_N22    ; 23      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X41_Y22_N17        ; 28      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|av_ld_byte0_data[7]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y21_N12    ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X40_Y21_N18    ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y21_N14    ; 32      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X32_Y19_N1         ; 37      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|jxuir                                                                                                                                                                                                                                                     ; FF_X36_Y12_N17        ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a                                                                                                                                                                                                                                      ; LCCOMB_X36_Y14_N28    ; 14      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                                                                                                                                                                                                    ; LCCOMB_X38_Y14_N10    ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_b                                                                                                                                                                                                                                      ; LCCOMB_X38_Y14_N16    ; 34      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0                                                                                                                                                                                                                                  ; LCCOMB_X38_Y14_N2     ; 64      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                                                                                                                                                                                                                         ; FF_X36_Y12_N11        ; 39      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|sr[12]~13                                                                                                                                                                                                                                                       ; LCCOMB_X38_Y12_N28    ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|sr[33]~29                                                                                                                                                                                                                                                       ; LCCOMB_X37_Y14_N14    ; 18      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|sr[37]~21                                                                                                                                                                                                                                                       ; LCCOMB_X38_Y12_N2     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                                                                                                                                                                                                                                         ; LCCOMB_X38_Y12_N6     ; 39      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy|virtual_state_uir~0                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y12_N0     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X38_Y16_N30    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|MonDReg[0]~14                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X35_Y14_N20    ; 30      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|MonDReg[25]~17                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X35_Y14_N8     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X35_Y16_N20    ; 2       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                         ; FF_X17_Y14_N5         ; 17      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                         ; FF_X16_Y18_N19        ; 17      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                         ; FF_X16_Y18_N7         ; 17      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                         ; FF_X16_Y18_N31        ; 17      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]                                                                                                                                         ; FF_X17_Y14_N11        ; 28      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                         ; FF_X16_Y18_N9         ; 28      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                         ; FF_X16_Y18_N25        ; 28      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                         ; FF_X16_Y18_N27        ; 26      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_do_col_req                                                                                                                                   ; LCCOMB_X21_Y14_N28    ; 25      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_local_burst_size[1]                                                                                                                          ; FF_X21_Y14_N1         ; 103     ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~1                                                                                                                                         ; LCCOMB_X24_Y20_N2     ; 33      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Equal4~1                                                                                                                                       ; LCCOMB_X10_Y12_N28    ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Mux3~2                                                                                                                                         ; LCCOMB_X12_Y13_N12    ; 2       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~0                                                                                                  ; LCCOMB_X17_Y13_N4     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]~11                                                                                                     ; LCCOMB_X14_Y13_N2     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always164~0                                                                                                                                    ; LCCOMB_X18_Y12_N22    ; 14      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~0                                                                                               ; LCCOMB_X19_Y13_N20    ; 15      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_this_chip~0                                                                                              ; LCCOMB_X19_Y13_N6     ; 15      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~10                                                                                              ; LCCOMB_X11_Y13_N6     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~19                                                                                             ; LCCOMB_X9_Y13_N12     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                     ; LCCOMB_X19_Y10_N0     ; 16      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|_~10               ; LCCOMB_X19_Y10_N30    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|_~9                ; LCCOMB_X20_Y10_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|pulse_ram_output~2 ; LCCOMB_X20_Y10_N10    ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~7                                                                                                                               ; LCCOMB_X23_Y20_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete                                                                                                                           ; LCCOMB_X23_Y10_N6     ; 14      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~1                                                                                                                                ; LCCOMB_X26_Y15_N10    ; 14      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~9                                                                                                  ; LCCOMB_X26_Y15_N0     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                         ; LCCOMB_X16_Y12_N16    ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~35                                                                                                   ; LCCOMB_X12_Y12_N6     ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~23                                                                                              ; LCCOMB_X15_Y12_N30    ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                         ; LCCOMB_X16_Y12_N20    ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan41~10                                                                                                                                                ; LCCOMB_X15_Y17_N24    ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan43~10                                                                                                                                                ; LCCOMB_X12_Y14_N12    ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan45~10                                                                                                                                                ; LCCOMB_X16_Y19_N22    ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan47~10                                                                                                                                                ; LCCOMB_X11_Y17_N12    ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][5]~0                                                                                                                                            ; LCCOMB_X17_Y17_N30    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]~51                                                                                                                                           ; LCCOMB_X15_Y14_N18    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]~35                                                                                                                                           ; LCCOMB_X16_Y15_N4     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][5]~19                                                                                                                                           ; LCCOMB_X12_Y17_N26    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~4                                                                                                                                                ; LCCOMB_X21_Y20_N14    ; 62      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                ; LCCOMB_X24_Y20_N24    ; 66      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                ; LCCOMB_X24_Y20_N22    ; 67      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                ; LCCOMB_X24_Y20_N12    ; 65      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]~56                                                                                                                                           ; LCCOMB_X14_Y17_N6     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][4]~59                                                                                                                                           ; LCCOMB_X11_Y14_N6     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]~58                                                                                                                                           ; LCCOMB_X14_Y19_N0     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][4]~57                                                                                                                                           ; LCCOMB_X10_Y17_N2     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]~12                                                                     ; LCCOMB_X37_Y22_N2     ; 7       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v~6                                              ; LCCOMB_X31_Y22_N4     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~2                                                                              ; LCCOMB_X27_Y14_N22    ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~3                                                                              ; LCCOMB_X26_Y21_N22    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~2                                                                              ; LCCOMB_X28_Y16_N20    ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~3                                                                              ; LCCOMB_X26_Y21_N24    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~2                                                                              ; LCCOMB_X27_Y14_N18    ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~3                                                                              ; LCCOMB_X26_Y21_N8     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~2                                                                              ; LCCOMB_X28_Y16_N24    ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~3                                                                              ; LCCOMB_X26_Y21_N18    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~2                                                                               ; LCCOMB_X27_Y16_N30    ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~3                                                                               ; LCCOMB_X26_Y21_N6     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~2                                                                               ; LCCOMB_X28_Y16_N12    ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~3                                                                               ; LCCOMB_X26_Y21_N16    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~2                                                                               ; LCCOMB_X28_Y16_N0     ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~3                                                                               ; LCCOMB_X26_Y20_N6     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~2                                                                               ; LCCOMB_X27_Y14_N2     ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~3                                                                               ; LCCOMB_X26_Y21_N30    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~10                                                              ; LCCOMB_X38_Y20_N2     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~52                                                           ; LCCOMB_X25_Y18_N0     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]~90                                                           ; LCCOMB_X25_Y17_N24    ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]~77                                                           ; LCCOMB_X26_Y17_N28    ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]~103                                                          ; LCCOMB_X31_Y20_N4     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~0                                                         ; LCCOMB_X25_Y18_N26    ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][2]~1                                                         ; LCCOMB_X31_Y20_N30    ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]~3                                                         ; LCCOMB_X27_Y17_N10    ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][3]~2                                                         ; LCCOMB_X27_Y17_N8     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~0                                                                ; LCCOMB_X39_Y20_N4     ; 28      ; Clock enable, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]~3                                                                                   ; LCCOMB_X28_Y22_N8     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][0]~9                                                                                   ; LCCOMB_X28_Y22_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][0]~15                                                                                  ; LCCOMB_X27_Y22_N12    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][2]~21                                                                                  ; LCCOMB_X27_Y22_N18    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][2]~27                                                                                  ; LCCOMB_X25_Y22_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][2]~32                                                                                  ; LCCOMB_X25_Y22_N30    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~36                                                                                  ; LCCOMB_X26_Y21_N12    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_put~0                                                                                     ; LCCOMB_X28_Y22_N24    ; 15      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[5]~13                                                                              ; LCCOMB_X28_Y22_N30    ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]~12                                                                                        ; LCCOMB_X29_Y21_N28    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][1]~18                                                                                        ; LCCOMB_X29_Y21_N4     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][0]~50                                                                                        ; LCCOMB_X29_Y22_N18    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][0]~51                                                                                        ; LCCOMB_X29_Y22_N12    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][0]~52                                                                                        ; LCCOMB_X29_Y22_N22    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][0]~53                                                                                        ; LCCOMB_X30_Y22_N10    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][2]~54                                                                                        ; LCCOMB_X30_Y23_N10    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~49                                                                                        ; LCCOMB_X29_Y23_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v~19                                                                                            ; LCCOMB_X29_Y21_N6     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|always3~0                                                                                                                                                                                                     ; LCCOMB_X37_Y6_N4      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                                                                                                                                         ; FF_X25_Y33_N11        ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|comb~0                                                                                                                                                                                                        ; LCCOMB_X24_Y6_N2      ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                              ; FF_X4_Y14_N5          ; 6       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|_~0                                                                                                                 ; LCCOMB_X50_Y9_N22     ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[1]                                                                                                              ; PLL_4                 ; 3154    ; Clock                                  ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[2]                                                                                                              ; PLL_4                 ; 76      ; Clock                                  ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[3]                                                                                                              ; PLL_4                 ; 119     ; Clock                                  ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[4]                                                                                                              ; PLL_4                 ; 27      ; Clock                                  ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|locked                                                                                                              ; LCCOMB_X52_Y16_N12    ; 137     ; Async. clear                           ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|phasedone_state                                                                                                     ; FF_X50_Y8_N5          ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|pll1~LOCKED                                                                                                         ; PLL_4                 ; 3       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|pll_internal_phasestep_reg                                                                                          ; FF_X50_Y9_N17         ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[1]                                                                                                                                          ; FF_X4_Y14_N25         ; 2       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                        ; FF_X7_Y4_N5           ; 24      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                  ; FF_X24_Y6_N23         ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                         ; FF_X24_Y6_N5          ; 52      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n                                                                                                                                                                                          ; LCCOMB_X52_Y16_N10    ; 6       ; Async. clear                           ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                ; LCCOMB_X49_Y6_N16     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                    ; FF_X49_Y6_N29         ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                            ; FF_X4_Y14_N27         ; 2135    ; Async. clear                           ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                            ; FF_X4_Y14_N27         ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                      ; FF_X25_Y33_N3         ; 24      ; Clock                                  ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                             ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                            ; DDIOOECELL_X29_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                            ; DDIOOECELL_X38_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                            ; DDIOOECELL_X36_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                            ; DDIOOECELL_X38_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                            ; DDIOOECELL_X34_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                            ; DDIOOECELL_X36_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                             ; DDIOOECELL_X14_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                             ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                             ; DDIOOECELL_X14_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                             ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                             ; DDIOOECELL_X18_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                             ; DDIOOECELL_X20_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                             ; DDIOOECELL_X23_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                             ; DDIOOECELL_X34_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                             ; DDIOOECELL_X29_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[0]                                                                                                                                                                                              ; DDIOOECELL_X11_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[1]                                                                                                                                                                                              ; DDIOOECELL_X18_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[0]~1                                                                                                                                                                                           ; LCCOMB_X8_Y4_N2       ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|always3~0                                                                                                                                                                                              ; LCCOMB_X32_Y6_N26     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                    ; FF_X28_Y7_N1          ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                                                                          ; FF_X23_Y5_N21         ; 15      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r                                                                                                                                     ; FF_X23_Y4_N5          ; 26      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state~20                                                                                                  ; LCCOMB_X31_Y1_N2      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|finished_state                                                                                               ; FF_X31_Y2_N21         ; 12      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                 ; LCCOMB_X28_Y1_N18     ; 23      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|refresh_count[2]~16                                                                                          ; LCCOMB_X30_Y5_N18     ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|stage_counter[13]~21                                                                                         ; LCCOMB_X28_Y2_N14     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|Equal0~3                                                                                                       ; LCCOMB_X18_Y9_N28     ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                     ; LCCOMB_X20_Y9_N0      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                     ; LCCOMB_X20_Y9_N6      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                   ; LCCOMB_X19_Y22_N12    ; 9       ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                            ; FF_X24_Y7_N7          ; 23      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state~33                                                                                                       ; LCCOMB_X20_Y9_N14     ; 23      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state~36                                                                                                       ; LCCOMB_X24_Y7_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[4]~17                                                                                          ; LCCOMB_X21_Y9_N0      ; 15      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear                                                                                          ; FF_X21_Y9_N21         ; 17      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_enable~1                                                                                       ; LCCOMB_X21_Y9_N12     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[6]~11                                                                                      ; LCCOMB_X19_Y22_N28    ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Add11~23                                                                                                       ; LCCOMB_X25_Y8_N18     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Selector70~4                                                                                                   ; LCCOMB_X29_Y9_N0      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp                                                            ; FF_X19_Y4_N1          ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                 ; FF_X17_Y7_N5          ; 16      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[3]~9                                                                                       ; LCCOMB_X19_Y4_N30     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[5]~4                                                                                       ; LCCOMB_X19_Y4_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~1                                                                                       ; LCCOMB_X19_Y8_N22     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[1]~4                                                                                ; LCCOMB_X18_Y6_N6      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                               ; LCCOMB_X19_Y7_N18     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[0]~5                                                                                      ; LCCOMB_X31_Y8_N2      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[0]~4                                                                           ; LCCOMB_X30_Y9_N6      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                    ; FF_X30_Y8_N27         ; 7       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                         ; FF_X30_Y8_N13         ; 30      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[6]~0                                                                                  ; LCCOMB_X25_Y8_N28     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[6]~0                                                                          ; LCCOMB_X26_Y6_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[4]~9                                                                              ; LCCOMB_X28_Y5_N24     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                      ; FF_X25_Y8_N11         ; 12      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                       ; FF_X27_Y6_N27         ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                    ; FF_X26_Y6_N5          ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|btp_addr_array~0                                                                                               ; LCCOMB_X19_Y5_N8      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~4                                                                     ; LCCOMB_X28_Y10_N10    ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]~10                                                                               ; LCCOMB_X30_Y10_N28    ; 7       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]~11                                                                               ; LCCOMB_X29_Y10_N10    ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[5]~23                                                                     ; LCCOMB_X30_Y10_N18    ; 7       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[5]~25                                                                     ; LCCOMB_X29_Y10_N6     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[5]~21                                                                       ; LCCOMB_X29_Y10_N8     ; 7       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[5]~23                                                                       ; LCCOMB_X27_Y10_N26    ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[0]~0                                                                            ; LCCOMB_X28_Y10_N16    ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[2]~1                                                                        ; LCCOMB_X29_Y10_N4     ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                             ; FF_X24_Y10_N27        ; 22      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[11]~6                                                                            ; LCCOMB_X29_Y10_N14    ; 79      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat                                                                                    ; FF_X20_Y7_N15         ; 18      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                         ; FF_X21_Y7_N7          ; 150     ; Clock enable, Sync. clear, Sync. load  ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state~47                                                                                              ; LCCOMB_X20_Y7_N10     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[0]~0                                                                                            ; LCCOMB_X30_Y8_N28     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[0]~0                                                                                            ; LCCOMB_X27_Y8_N6      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|Selector67~4                                                                                                   ; LCCOMB_X26_Y4_N0      ; 8       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]~3                                                                                 ; LCCOMB_X24_Y4_N10     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[5]~6                                                                                      ; LCCOMB_X25_Y4_N24     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                               ; FF_X21_Y4_N11         ; 14      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                    ; FF_X21_Y5_N5          ; 30      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|process_4~1                                                                                                                                             ; LCCOMB_X23_Y5_N18     ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable                                                                                                                                     ; FF_X29_Y6_N11         ; 3       ; Async. clear                           ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]                                                                                                                                                                         ; FF_X26_Y3_N19         ; 3       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X36_Y17_N30    ; 1       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X37_Y11_N22    ; 21      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|wdata[7]~0                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X37_Y11_N10    ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y11_N8     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X38_Y18_N15        ; 15      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|ien_AE~2                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X38_Y18_N26    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y17_N14    ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X36_Y17_N0     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X36_Y17_N24    ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X37_Y18_N13        ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|rvalid~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X34_Y17_N0     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X35_Y17_N10    ; 13      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y19_N4     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y16_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y16_N16    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y16_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y16_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X44_Y16_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X43_Y16_N10    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y17_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y17_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X44_Y17_N20    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X44_Y17_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X43_Y17_N16    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X41_Y16_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y17_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y17_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y17_N16    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X40_Y15_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y15_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y15_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y16_N26    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X39_Y16_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X39_Y17_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X39_Y17_N10    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X41_Y16_N20    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X39_Y17_N8     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X40_Y16_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y14_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y14_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y15_N12    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X44_Y15_N24    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X44_Y15_N2     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X44_Y15_N16    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X45_Y15_N12    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~5                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X40_Y17_N30    ; 31      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X39_Y21_N26    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X39_Y20_N30    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X39_Y20_N0     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X40_Y18_N16    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|update_grant~1                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X40_Y18_N24    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X36_Y20_N26    ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y20_N22    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_onchip_ram:onchip_ram|wren~4                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X36_Y20_N12    ; 32      ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                              ; FF_X29_Y24_N9         ; 34      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                               ; FF_X29_Y24_N21        ; 501     ; Async. clear                           ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                           ; FF_X49_Y10_N5         ; 4       ; Async. clear                           ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_N2                ; 6       ; Async. clear                           ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X37_Y10_N15        ; 71      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X39_Y10_N28    ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X39_Y10_N18    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X39_Y12_N18    ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X40_Y12_N14    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X39_Y12_N20    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X40_Y12_N28    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X41_Y12_N14    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y10_N10    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y10_N6     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y10_N4     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X41_Y11_N4     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X41_Y12_N30    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X43_Y12_N2     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X39_Y9_N6      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X40_Y9_N6      ; 5       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X39_Y9_N0      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                   ; FF_X40_Y11_N31        ; 15      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                  ; FF_X41_Y11_N3         ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                   ; FF_X41_Y11_N9         ; 40      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                   ; FF_X41_Y12_N13        ; 45      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                   ; FF_X41_Y12_N21        ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X41_Y11_N26    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X40_Y11_N9         ; 31      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                  ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                          ; JTAG_X1_Y17_N0     ; 183     ; 3                                    ; Global Clock         ; GCLK2            ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                               ; PIN_V9             ; 3       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[1] ; PLL_4              ; 3154    ; 9                                    ; Global Clock         ; GCLK18           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[2] ; PLL_4              ; 76      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[3] ; PLL_4              ; 119     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[4] ; PLL_4              ; 27      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|locked ; LCCOMB_X52_Y16_N12 ; 137     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n                                                                             ; LCCOMB_X52_Y16_N10 ; 6       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                               ; FF_X4_Y14_N27      ; 2135    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                         ; FF_X25_Y33_N3      ; 24      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable                        ; FF_X29_Y6_N11      ; 3       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                  ; FF_X29_Y24_N21     ; 501     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; FF_X49_Y10_N5      ; 4       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                         ; PIN_N2             ; 6       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                         ; 150     ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_local_burst_size[1]                                                                                                                          ; 103     ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_reset_cdvw                                                                                    ; 84      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][3]                                                                                                                   ; 82      ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 81      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][1]                                                                                                                   ; 81      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][2]                                                                                                                   ; 81      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_track                                                                                    ; 80      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_3[0][0]                                                                                                                   ; 80      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[11]~6                                                                            ; 79      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                                                              ; 71      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                ; 67      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[66]                                                                                                                                                                                                                                                                                                                                                         ; 67      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                ; 66      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                ; 65      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                                                                                                                                       ; 65      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0                                                                                                                                                                                                                                  ; 64      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                                                                                       ; 64      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~4                                                                                                                                                ; 62      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_reset                                                                                                ; 59      ;
; nios_cpu:cpu|E_alu_result~10                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 57      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                                                                                                                                           ; 54      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                         ; 52      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[0]                                                                                                                                                                                                                                                                                                                                                       ; 51      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[2]~2                                                                                   ; 50      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                                                                                                                                                                                                             ; 47      ;
; nios_cpu:cpu|E_alu_sub                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 46      ;
; nios_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 46      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                   ; 45      ;
; nios_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 44      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]                                                                                                                                                                                     ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                                        ; 42      ;
; nios_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                   ; 40      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7]~0                                                ; 40      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_program_cal_mrs                                                                                      ; 40      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                                                                                                                                                                                                                         ; 39      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[3]                                                                                                                                         ; 39      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                                                                                                                                                                                                                                         ; 39      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|less_than_3_rd_to_wr                                                                                                                           ; 38      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][0]~1                                          ; 38      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|cfg_output_regd_for_afi_output[0]                                                                                                        ; 38      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|ctl_init_success                                                                                                                                        ; 38      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                                                                                  ; 37      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|burstcount_list_read~0                                                                  ; 36      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]                                                                                                                                         ; 36      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]                                                                                                                                         ; 36      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]                                                                                                                                         ; 36      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; 35      ;
; nios_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 35      ;
; nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                              ; 34      ;
; nios_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 34      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_b                                                                                                                                                                                                                                      ; 34      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_004|src1_valid~0                                                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_004|src0_valid~0                                                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~1                                                                                                    ; 33      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[3]                                                                                                                                 ; 33      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                                                                                                         ; 33      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                                                                                     ; 33      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdp_ovride                                                                                                ; 33      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~1                                                                                                                                         ; 33      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~0                                                                                                                                                                                                                                                                                                                                                        ; 33      ;
; nios_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 33      ;
; nios_onchip_ram:onchip_ram|wren~4                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 32      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Selector33~0                                                                                                   ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[50]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[49]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[48]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[47]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[46]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[45]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[44]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[43]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[42]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[41]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[40]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[39]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[38]                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v~4                                                                                             ; 32      ;
; nios_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|jdo[36]                                                                                                                                                                                                                                                   ; 32      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|jdo[37]                                                                                                                                                                                                                                                   ; 32      ;
; nios_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                                                                                                                                                ; 32      ;
; nios_cpu:cpu|R_src1~15                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; nios_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; nios_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                  ; 31      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv_found                                                                                 ; 31      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:sig_cdvw_calc_1t                                                                                   ; 31      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~5                                                                                                                                                                                                                                                                                                                       ; 31      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|last_cycle~0                                                                                                                                                                                                                                                                                                                                                         ; 31      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                         ; 30      ;
; nios_cpu:cpu|D_iw[29]~1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 30      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                    ; 30      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_0                                                                                                 ; 30      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|MonDReg[0]~14                                                                                                                                                                                                                                                                                                                                               ; 30      ;
; nios_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 30      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~0                                                                ; 29      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_adjust_resync                                                                   ; 28      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.calculating                                                                              ; 28      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|readdata~3                                                                                                                                                                                                                                                                                                                                                                                                  ; 28      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dimm_driving_dq                                                                                            ; 28      ;
; nios_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 28      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[2]~2                                                              ; 28      ;
; nios_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 28      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                         ; 28      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]                                                                                                                                         ; 28      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                         ; 28      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                         ; 28      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]                                                                                           ; 27      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_put~0                                                                                           ; 27      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                           ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 26      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r                                                                                                                                     ; 26      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_burst_count[0]                                                                                   ; 26      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[0]~5                                                              ; 26      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[1]~4                                                              ; 26      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                         ; 26      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_offset_t_param_act_to_rdwr_less_than_1                                                                                                               ; 25      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_do_col_req                                                                                                                                   ; 25      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_prog_user_mrs                                                                                        ; 25      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_1                                                                                                 ; 25      ;
; nios_cpu:cpu|R_src1~14                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 25      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|sb_do_precharge_all[0]                                                                                                                             ; 25      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                         ; 25      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                         ; 25      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                        ; 24      ;
; nios_cpu:cpu|av_fill_bit~1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 24      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_run_init_seq                                                                                         ; 24      ;
; nios_cpu:cpu|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 24      ;
; nios_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                                                                      ; 23      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                            ; 23      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state~33                                                                                                       ; 23      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                 ; 23      ;
; nios_cpu:cpu|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; 23      ;
; nios_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 23      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                             ; 22      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|stage_counter_zero                                                                                           ; 22      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~1                                                                                                             ; 22      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                                                                                                                                           ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 21      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]                                                                                           ; 21      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]                                                                                           ; 21      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_mtp                                                                     ; 21      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[3]~1                                                              ; 21      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[2]~5                                                                                                                                               ; 21      ;
; nios_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 21      ;
; nios_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 21      ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                                                                                                          ; 21      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|seq_ac_sel                                                                                                   ; 21      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[0]                                                                                                                                        ; 21      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[7]                                                                                ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~6                                                                                                                                                  ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~5                                                                                                  ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~3                                                                                                  ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~2                                                                              ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~2                                                                              ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~2                                                                              ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~2                                                                              ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~2                                                                               ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~2                                                                               ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~2                                                                               ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~2                                                                               ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                         ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[4]~3                                                              ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[1]~7                                                                                                                                               ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[3]~3                                                                                                                                               ; 20      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|flush_tbp[0]~1                                                                                                                                               ; 20      ;
; nios_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 19      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                       ; 19      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_seek_cdvw                                                                       ; 19      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~6                                                                                                  ; 19      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~4                                                                                                  ; 19      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address[5]~0                                                              ; 19      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|cmd_gen_load                                                                                                                                         ; 19      ;
; nios_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 19      ;
; nios_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 19      ;
; nios_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 19      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]                                                                                            ; 19      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_read                                                                                                                                           ; 19      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|sr[33]~29                                                                                                                                                                                                                                                       ; 18      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat                                                                                    ; 18      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|generate_wdata                                                                                                 ; 18      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[1]                                                                                                                                                                                                                                                                                                                                                       ; 18      ;
; nios_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 18      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_activate[0]                                                                                                                                ; 18      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[0]~1                                                                                 ; 17      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear                                                                                          ; 17      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_wait_admin                                                                                    ; 17      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|process_10~0                                                                                                   ; 17      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                     ; 17      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                         ; 17      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                         ; 17      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                         ; 17      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                         ; 17      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                                                                                                                                                                                                    ; 17      ;
; nios_cpu:cpu|E_valid                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 17      ;
; nios_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 17      ;
; nios_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 17      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_precharge[0]                                                                                                                               ; 17      ;
; nios_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 17      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|sr~27                                                                                                                                                                                                                                                           ; 16      ;
; nios_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 16      ;
; nios_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|WideOr0~0                                                                                                      ; 16      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                 ; 16      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_rdv                                                                     ; 16      ;
; nios_cpu:cpu|R_src2_lo~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 16      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_eq_0[0]                                                                                                                         ; 16      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                    ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                   ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[4]~17                                                                                          ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_put~0                                                                                     ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_this_chip~0                                                                                              ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~0                                                                                               ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_ones                                                                                    ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_2                                                                                                 ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_relax                                                                        ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[0]                                                                ; 15      ;
; nios_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 15      ;
; nios_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                                                                          ; 15      ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                                                                   ; 15      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_read[1]                                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                          ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                          ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[2]~1                                                                        ; 14      ;
; nios_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always164~0                                                                                                                                    ; 14      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a                                                                                                                                                                                                                                      ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                               ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]~0                                                                                                                                       ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~1                                                                                                                                ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete                                                                                                                           ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[1]                                                                ; 14      ;
; nios_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]                                                                                                                                               ; 14      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                                                                 ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]                                                                                                                                              ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]                                                                                                                                              ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]                                                                                                                                              ; 14      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]                                                                                                                                              ; 14      ;
; nios_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                   ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                          ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~35                                                                                                   ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|dgrb_state_proc~0                                                                                              ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v~6                                              ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[7]                                             ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|Selector11~4                                                                                                 ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~9                                                                                                  ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~8                                                                                                  ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Equal15~2                                                                                                      ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_zeros                                                                                   ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_11                                                                                                ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_10                                                                                                ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[2]                                                                ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                  ; 13      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                    ; 13      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|sr[12]~13                                                                                                                                                                                                                                                       ; 13      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr_sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~1                                                                                                                                                                                                                                                                                                                               ; 13      ;
; nios_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                  ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[0]                                                                                              ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]                                                                                              ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                      ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~8                                                                                                 ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[7]                                                                                    ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|Equal0~3                                                                                                       ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_idle                                                                                              ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[7]                                                                                      ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|finished_state                                                                                               ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_mtp                                                                ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_access_precharge                                                                                     ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|wd_lat[0]                                                                                                      ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[2]                                                                                                                                                     ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]                                                                ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]                                                                ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr0                                                                                                                                              ; 12      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_precharge_all[1]                                                                                                                           ; 12      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[4]~6                                                                              ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[7]                                                                                  ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_idle                                                                            ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_reset_cdvw                                                                      ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                         ; 11      ;
; nios_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_read_mtp                                                                                               ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|admin_req_extended                                                                                           ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[1]                                                                                                                                     ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[2]                                                                                                                                     ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[0]                                                                                                                                     ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_idle                                                                                                 ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_01_pairs                                                                                ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_0011_step                                                                               ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_topup_refresh_done                                                                                   ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]                                                                                                                                  ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_wait_admin                                                                                    ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_idle                                                                                          ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[1]                                                                                                                                                     ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[3]                                                                                                                                                     ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[5]                                                                ; 11      ;
; nios_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                                                                                         ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_write[1]                                                                                                                                   ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]                                                                                                                                              ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]                                                                                                                                              ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]                                                                                                                                              ; 11      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_write                                                                                                                                          ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~4                                                                     ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[2]                                                                                              ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[3]                                                                                              ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_end                                                                                               ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[3]~0                                                                                 ; 10      ;
; nios_cpu:cpu|W_alu_result[27]~44                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~23                                                                                              ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_idle                                                                                          ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|last_state.s_read_mtp                                                                                          ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]                                                                                                            ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[0]                                                                                                            ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_non_operational                                                                                        ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]                                                                                                                                              ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]                                                                                                                                              ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][0]                                                                                                                                              ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]                                                                                                                                              ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]~3                                                         ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][3]~2                                                         ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][2]~1                                                         ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]~103                                                          ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]~90                                                           ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]~77                                                           ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~0                                                         ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~52                                                           ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]                                             ; 10      ;
; nios_cpu:cpu|Equal133~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat                                                                  ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp                                                            ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_refresh_done                                                                                         ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[2]                                                                                                                                         ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[3]                                                                                                                                         ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[0]                                                                                                                                         ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_flush[0]~5                                                                                                                                     ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|pch_grant[1]                                                                                                                                         ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[0]                                                                                                                                                     ; 10      ;
; nios_cpu:cpu|R_ctrl_break                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; nios_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; nios_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ac_access_req                                                                                             ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ac_access_req                                                                                             ; 10      ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid                                                                                                                                                                                                                                                                                                                            ; 10      ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|waitrequest                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[4]                                                                                      ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[5]                                                                                      ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[3]                                                                                      ; 10      ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]                                                                                                                                              ; 10      ;
; nios_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[1]~0                                                                                                                                                                                       ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|refresh_count[2]~16                                                                                          ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[0]                                                                               ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_idle                                                                            ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw                                                                  ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Equal7~1                                                                                                       ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                   ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_seek_cdvw                                                                                     ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_release_admin                                                                                 ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[1][0]                                                                                                                             ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[1][1]                                                                                                                             ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[2]                                                                                                                                          ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[2][0]                                                                                                                             ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[2][1]                                                                                                                             ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[3]                                                                                                                                          ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[3][0]                                                                                                                             ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[3][1]                                                                                                                             ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[0][0]                                                                                                                             ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|log2_open_row_pass_flush_r[0][1]                                                                                                                             ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_rrp_sweep                                                                                              ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_poa                                                                                                    ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_wd_lat                                                                                    ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_adv_wd_lat                                                                               ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]                                                                                                            ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|more_than_3_rd_to_wr                                                                                                                           ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal5~0                                                                                                                                                     ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[1]                                                                                                                                           ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal6~0                                                                                                                                                     ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[2]                                                                                                                                           ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal7~0                                                                                                                                                     ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[3]                                                                                                                                           ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal4~0                                                                                                                                                     ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[0]                                                                                                                                           ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|process_12~3                                                                                                 ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                    ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_rdv                                                                ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_access_act                                                                                           ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_8                                                                                                 ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_flush[2]~3                                                                                                                                     ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|int_or_row_grant~0                                                                                                                                   ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|always88~1                                                                                                                                           ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]                                                                                                                                   ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[0]                                                                                                                                                    ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_release_admin                                                                                 ; 9       ;
; nios_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Add19~0                                                                                 ; 9       ;
; nios_cpu:cpu|Equal2~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr1~2                                                                                                                                            ; 9       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|WideAnd1                                                                                                                                                     ; 9       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32]                                                                                                                                                                                                                                                                                                                        ; 9       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                        ; 9       ;
; nios_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Add9~16                                                                                                        ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[6]                                                                                      ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]                                                                                      ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]                                                                                   ; 9       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[3]                                                                                   ; 9       ;
; nios_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 9       ;
; nios_cpu:cpu|W_alu_result[16]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|WideOr1~7                                                                               ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|shift_reg_s_clr                                                                                                                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[1]~4                                                                                ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Add11~23                                                                                                       ; 8       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|wdata[7]~0                                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[0]~4                                                                           ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[6]~11                                                                                      ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_flush_datapath                                                                  ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|stage_counter[0]                                                                                             ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state~47                                                                                              ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_rdata_valid_align                                                                             ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][1]                                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][3]                                                                                                                   ; 8       ;
; nios_jtag_uart:jtag_uart|rvalid~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                                                                                      ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[1]                                                                                                                                          ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer~10                                                                                                                                                 ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[0]                                                                                                                                          ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[0]                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[1]                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[2]                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[5]~13                                                                              ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[5]~9                                                                               ; 8       ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[33]                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[35]                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[34]                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|src_data[32]                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; nios_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_phy_initialise                                                                                         ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]~3                                                                                 ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|Selector67~4                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[1]~2                                                                                                                                                      ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]                                                                                                                                              ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]                                                                                                                                              ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]                                                                                                                                              ; 8       ;
; nios_cpu:cpu|av_ld_byte0_data[7]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[12]                                                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[11]                                                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[0]                                                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[1]                                                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[10]                                                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[9]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[8]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[7]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[6]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[5]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[4]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[3]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[2]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[1]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|Selector11~1                                                                                                 ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[0]                                                                                                                                    ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_init_dram                                                                                                          ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[4]                                                                                         ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_7                                                                                                 ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_9                                                                                                 ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_dummy_wait                                                                                           ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[0]                                                                                                                                                   ; 8       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Add19~2                                                                                 ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Add19~1                                                                                 ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_accepted_r                                                                ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]                                                                                            ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]                                                                                                                                                      ; 8       ;
; nios_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[0]                                                            ; 8       ;
; nios_cpu:cpu|Equal2~7                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 8       ;
; nios_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_access_gnt                                                                                                ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|wd_lat[1]                                                                                                      ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[0]                                                                                                                      ; 8       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full                                                               ; 8       ;
; nios_cpu:cpu|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 8       ;
; nios_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[4]                                             ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]                                             ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[3]                                             ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[8]~1                                                                                                ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[24]~0                                                                                               ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[0]                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]                                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]                                                                                                                   ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[5]                                                            ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[4]                                                            ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[3]                                                            ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]                                                            ; 8       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[1]                                                            ; 8       ;
; nios_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                    ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_remaining_samples~2                                                                                        ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]~12                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]~11                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.000                                                                                                                                                                                                   ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[6]~0                                                                                  ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[5]~23                                                                       ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[5]~21                                                                       ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[5]~25                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[5]~23                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_phase                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[0]~0                                                                            ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]~11                                                                               ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]~10                                                                               ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Selector70~4                                                                                                   ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[0]~5                                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                    ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_chkd_all_dq_pins                                                                                ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state.s_trk_adjust_resync                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_rewind_phase                                                                    ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Equal4~1                                                                                                                                       ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[4]                                                                                            ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[6]                                             ; 7       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                                                                           ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|stage_counter[13]~21                                                                                         ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_read_mtp                                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_ack                                                                                                    ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat_setup                                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][1]                                                                                                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][0]                                                                                                                   ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_2[0][2]                                                                                                                   ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[3]                                                                                            ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]                                                                                            ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[2]                                                                                                                                          ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[3]                                                                                                                                          ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]                                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[1]                                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_reset                                                                                                  ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_init_dram                                                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|seq_rdata_valid[0]                                                                                                                                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[2]~3                                                                                                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[0]~1                                                                                                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ap[3]~0                                                                                                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|access_complete                                                                                                ; 7       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                                                                           ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[2]                                                                                            ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[6]                                                                                            ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]                                                                                                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[1]                                                                                         ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[5]                                                                                         ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_3                                                                                                 ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|WideOr29                                                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_idle                                                                         ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_access                                                                                               ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[3]                                                                                                                                                     ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_refresh_req[0]                                                                                                                                  ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][0]                                                                                                                   ; 7       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|jdo[35]                                                                                                                                                                                                                                                   ; 7       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|Equal0~0                                                                                                                                                                                                                                                                                                                                                    ; 7       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[1]                                                                                                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]                                                                                                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[3]                                                                                                                                                      ; 7       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr_sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~2                                                                                                                                                                                                                                                                                                                               ; 7       ;
; nios_cpu:cpu|D_ctrl_retaddr~0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|v_seq_ac_mux~0                                                                                                                                          ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|wd_lat[2]                                                                                                      ; 7       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|uav_read                                                                                                                                                                                                                                                                                                                                                ; 7       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~1                                             ; 7       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy|virtual_state_cdr                                                                                                                                                                                                                                                           ; 7       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|uav_write~0                                                                                                                                                                                                                                                                                                                                                    ; 7       ;
; nios_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]                                             ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][0]                                                                                                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]                                                                                                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]                                                                                                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][2]                                                                                                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]                                                                                                                                              ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[4]                                                                                   ; 7       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][2]                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                                                                              ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[4]~10                                                                             ; 6       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[0]~1                                                                                                                                                                                           ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                         ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                         ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[0]~1                                                                                  ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                         ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.last_bit_value                                                                                  ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                                         ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[4]~9                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Equal11~1                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Equal11~0                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~2                                                                     ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.found_a_good_edge                                                                               ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Selector49~0                                                                                                   ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~19                                                                                             ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~10                                                                                              ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                         ; 6       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Equal8~3                                                                                                       ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                         ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|mtp_almts_checked[0]                                                                                           ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[1]                                                                                     ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]~11                                                                                                     ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][1]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][1]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|flag_done_timeout                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|flag_ack_timeout                                                                                               ; 6       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                                                                                                                                                                             ; 6       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                                                                                                                                                                                                                                          ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[1][2]~45                                                                                                                                     ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[2][2]~32                                                                                                                                     ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[3][5]~21                                                                                                                                     ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[0][4]~5                                                                                                                                      ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[1]                                             ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][1]                                                                                     ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                         ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_cal                                                                                                    ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|last_state.s_operational                                                                                       ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[3]~9                                                                                       ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state~20                                                                                                  ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|refreshes_maxed                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state~39                                                                                                     ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|cs_refresh_req[0]                                                                                                                                  ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_tracking                                                                                               ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|Selector6~6                                                                                                    ; 6       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|address[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|pulse_ram_output~2 ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][2]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][2]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][2]                                                                                                                                              ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~10                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|LessThan0~1                                                                             ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|LessThan0~0                                                                             ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]                                                                                      ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                         ; 6       ;
; nios_cpu:cpu|D_ctrl_b_is_dst~1                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|same_chip_bank_row[2]~2                                                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Equal15~0                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|WideNor0~1                                                                                                   ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_5                                                                                                 ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_4                                                                                                 ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|WideOr29~0                                                                                                   ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_refresh                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|state.s_topup_refresh                                                                                        ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[1]                                                                                                                                                     ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_precharge[0]                                                                                                                           ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_rd[0]                                                                                                                                               ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[1]                                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal19~0                                                                                                                                ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                                                                                        ; 6       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|write                                                                                                                                                                                                                                                                                                                                                                                                       ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; 6       ;
; nios_cpu:cpu|R_valid                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|addr_cmd[0].ras_n                                                                                            ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[1]                                                                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[1]                                                                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[0]                                                                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[0]                                                                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[1]                                                                                          ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|process_4~1                                                                                                                                             ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|wd_lat[3]                                                                                                      ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|seq_wdp_ovride~0                                                                                                                                        ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|ctl_init_success                                                                                               ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[1]                                                                                                                                               ; 6       ;
; nios_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6       ;
; nios_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                          ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router:addr_router|Equal3~0                                                                                                                                                                                                                                                                                                                                                                   ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router:addr_router|Equal5~2                                                                                                                                                                                                                                                                                                                                                                   ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                              ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router:addr_router|Equal0~5                                                                                                                                                                                                                                                                                                                                                                   ; 6       ;
; nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router:addr_router|Equal0~3                                                                                                                                                                                                                                                                                                                                                                   ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[6]                                                                                  ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[3]                                                                                  ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[2]                                                                                  ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[1]                                                                                  ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[0]                                                                                  ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[1]                                                                                    ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[2]                                                                                    ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[3]                                                                                    ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[4]                                                                                    ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[5]                                                                                    ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[6]                                                                                    ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]                                                                                                ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan47~10                                                                                                                                                ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan41~10                                                                                                                                                ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan43~10                                                                                                                                                ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan45~10                                                                                                                                                ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][0]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][0]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][0]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|tracking_update_due                                                                                            ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][3]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][4]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][4]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][4]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][4]                                                                                                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_idh1:auto_generated|q_b[0]                                                                                                                         ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[6]                                                                                   ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[0]                                                                                                                           ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][2]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][5]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][0]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][4]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][5]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][3]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][1]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][5]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][3]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][4]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][5]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][4]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][4]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][5]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]                                                              ; 6       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]                                                              ; 6       ;
; nios_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 6       ;
; nios_cpu:cpu|W_alu_result[12]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18                                                                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][4]~59                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]~58                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][4]~57                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]~56                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~3                                                                               ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~3                                                                               ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~3                                                                               ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~3                                                                               ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~3                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~3                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~3                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~3                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[3]~0                                                                                                                                                                                            ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|seq_mmc_start_metastable[1]                                                                                                                                                                                       ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|Equal0~0                                                                                                                                                                                                          ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[0]                                                                                                                                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.001                                                                                                                                                                                                   ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[0]~0                                                                                  ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_calc                                                                       ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[0]~1                                                                                      ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_flush_datapath                                                             ; 5       ;
; nios_cpu:cpu|W_alu_result[27]~45                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_next_phase                                                                      ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_busy                                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_next_phase                                                                      ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[0]                                                                                ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~1                                                                                       ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[0]                                                                                        ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                                                                                                                                                                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                                                                                                                                                                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                                                                                                                                                                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                                                                                                                                                                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                                                                                                                                                                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                                                                                                                                                                                                                                          ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|mtp_almts_checked[1]                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|Selector243~0                                                                                                ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[0]                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|Selector26~1                                                                                                   ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_poa_cal                                                                                       ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_test_phases                                                                                   ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][2]                                                                                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][2]                                                                                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]                                                                                                         ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][2]                                                                                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_err                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                                                                                                                                                                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                                                                                                                                                                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                                                                                                                                                                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                                                                                                                                                                                                                                          ; 5       ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                                                                                                                                                                                                                                          ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]~57                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[1][5]~42                                                                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[1]                                                                                                                                          ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal9~0                                                                                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]~41                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[2][5]~30                                                                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal10~0                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]~25                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[3][5]~19                                                                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal11~0                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]~7                                                                                                                                            ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_combi[0][5]~2                                                                                                                                      ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[0]                                                                                                                                          ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|Equal8~0                                                                                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[0]                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[1]                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|LessThan6~0                                                                                                                                      ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]                                                                                                                                ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][2]                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|LessThan0~2                                                                             ; 5       ;
; nios_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; nios_cpu:cpu|E_arith_result[1]~7                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp|rd_ram_wr_addr[0]                                                                                                                                                                                               ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|WideOr35~1                                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_prog_cal_mr                                                                                            ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_write_mtp                                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_write_btp                                                                                              ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_was                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_adv_wr_lat                                                                                             ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_tracking_setup                                                                                         ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|state.s_prep_customer_mr_setup                                                                                 ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|WideOr45~1                                                                                                   ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prog_cal_mr                                                                             ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ctrl_rec.command.cmd_prep_customer_mr_setup                                                                  ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd_state~3                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[3]~1                                                                                       ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|process_10~0                                                                                                 ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                               ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[1]                                                                                                                                ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter~0                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_done                                                                                         ; 5       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg|Equal0~1                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg|Equal0~0                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][0]                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][0]                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][0]                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[3][0]                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][0]                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][0]                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|wrreq_delaya[1]    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|usedw_is_2_dff     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|usedw_is_1_dff     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing                                                                                                                                    ; 5       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|jdo[34]                                                                                                                                                                                                                                                   ; 5       ;
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|jdo[17]                                                                                                                                                                                                                                                   ; 5       ;
; nios_cpu:cpu|Equal101~4                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; nios_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5       ;
; nios_cpu:cpu|E_arith_result[0]~6                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5       ;
; nios_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5       ;
; nios_cpu:cpu|D_dst_regnum[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|same_chip_bank_row[3]~3                                                                                                                                      ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|same_chip_bank_row[1]~1                                                                                                                                      ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[5]~6                                                                                      ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[0]                                                                                         ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|addr_cmd~24                                                                                                  ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|WideNor1~0                                                                                                   ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_ones                                                                               ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|Equal1~1                                                                                                       ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_0011_step                                                                          ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state.s_write_1100_step                                                                          ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|ac_state.s_6                                                                                                 ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|WideOr49                                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|WideOr45~0                                                                                                   ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[2]~7                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[3]~5                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[0]~3                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass[1]~1                                                                                                                                           ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_flush[1]~1                                                                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[3]~7                                                                                                                                                 ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][0]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[2]~5                                                                                                                                                 ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][0]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[1]~3                                                                                                                                                 ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[1][2]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|act_req[0]~1                                                                                                                                                 ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[0][2]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|pch_req[2]~3                                                                                                                                                 ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|pch_req[1]~2                                                                                                                                                 ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][0]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][1]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][0]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][2]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][1]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][1]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][3]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][2]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wr_req[3]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wr_req[2]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[0]                                                                                                                                               ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][0]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][3]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][2]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_col_grant                                                                                                                                         ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|rd_req[3]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[1]                                                                                                                                                    ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_mtp                                                                                     ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[2]                                                                                                                      ; 5       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                                                                                                                                                                                                              ; 5       ;
; nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][0]~0                                          ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[7]                                                                                            ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter_load                                                                                                                               ; 5       ;
; nios_cpu:cpu|F_pc_sel_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_rdwr_data_valid                                                                                                                               ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_doing_write                                                                                                                                   ; 5       ;
; nios_cpu:cpu|D_ctrl_shift_logical~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin|addr_cmd[0].we_n                                                                                             ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[1]                                                                                                                                             ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[0]                                                                                                                                             ; 5       ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|process_4~2                                                                                                                                             ; 5       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4181:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; nios_cpu_ociram_default_contents.mif ; M9K_X33_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_cpu:cpu|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_hqf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; nios_cpu_rf_ram_a.mif                ; M9K_X33_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_cpu:cpu|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; nios_cpu_rf_ram_b.mif                ; M9K_X33_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|altsyncram_etd1:FIFOram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 43           ; 16           ; 43           ; yes                    ; no                      ; yes                    ; yes                     ; 688    ; 16                          ; 4                           ; 16                          ; 4                           ; 64                  ; 1    ; None                                 ; M9K_X22_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1    ; None                                 ; M9K_X33_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None                                 ; M9K_X33_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1    ; None                                 ; M9K_X33_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None                                 ; M9K_X33_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_2ni1:auto_generated|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 1    ; None                                 ; M9K_X33_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_idh1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None                                 ; M9K_X33_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                 ; M9K_X33_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                 ; M9K_X33_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_s691:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Single Port      ; Single Clock ; 5120         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 163840 ; 5120                        ; 32                          ; --                          ; --                          ; 163840              ; 32   ; None                                 ; M9K_X33_Y25_N0, M9K_X22_Y18_N0, M9K_X22_Y17_N0, M9K_X33_Y24_N0, M9K_X33_Y11_N0, M9K_X22_Y23_N0, M9K_X33_Y8_N0, M9K_X22_Y7_N0, M9K_X22_Y12_N0, M9K_X22_Y24_N0, M9K_X22_Y9_N0, M9K_X33_Y19_N0, M9K_X22_Y25_N0, M9K_X33_Y9_N0, M9K_X22_Y20_N0, M9K_X22_Y21_N0, M9K_X22_Y8_N0, M9K_X22_Y16_N0, M9K_X22_Y19_N0, M9K_X33_Y26_N0, M9K_X22_Y11_N0, M9K_X33_Y21_N0, M9K_X33_Y10_N0, M9K_X33_Y7_N0, M9K_X22_Y22_N0, M9K_X22_Y13_N0, M9K_X33_Y12_N0, M9K_X33_Y17_N0, M9K_X33_Y20_N0, M9K_X33_Y14_N0, M9K_X22_Y15_N0, M9K_X22_Y14_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |nios|nios_cpu:cpu|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |nios|nios_cpu:cpu|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_hqf1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4181:auto_generated|ALTSYNCRAM                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10001000100110010111101011111001) (-289051463) (-2003207431) (-7-7-6-6-8-50-7)    ;(10101011101010101110010110010101) (-277731505) (-1414863467) (-5-4-5-5-1-10-6-11)   ;(00110010111111010001010011010001) (1982245025) (855446737) (32FD14D1)   ;(10110110011000011001001111000100) (1000017574) (-1235119164) (-4-9-9-14-6-12-3-12)   ;(11000110101001101010101000001001) (1463681825) (-962156023) (-3-9-5-9-5-5-15-7)   ;(00001011010000111101111001011011) (1320757133) (188997211) (B43DE5B)   ;(11010001110110010011000000101000) (-1316580434) (-774295512) (-2-14-2-6-12-15-13-8)   ;(10111100110100001000111000101010) (1833812922) (-1127182806) (-4-3-2-15-7-1-13-6)   ;
;8;(00011100100010111010111010000101) (-852240091) (478916229) (1C8BAE85)    ;(10110001000111011010110101100011) (477032413) (-1323455133) (-4-14-14-2-5-2-9-13)   ;(10000110010011011101111101100010) (-711969292) (-2041716894) (-7-9-11-2-20-9-14)   ;(01101000001100000001010010000110) (-1428438738) (1747981446) (68301486)   ;(01010001101000111101100011010000) (3270672) (1369692368) (51A3D8D0)   ;(01111010111101111101001110011110) (833300692) (2063061918) (7AF7D39E)   ;(01000111011000011011010100000011) (-1417151245) (1197585667) (4761B503)   ;(00101010100101110110111000010100) (950699728) (714567188) (2A976E14)   ;
;16;(10011000000101000001000001000001) (1669683267) (-1743515583) (-6-7-14-11-14-15-11-15)    ;(01001100000111110110010001110001) (-739821487) (1277125745) (4C1F6471)   ;(01000001110111000000101000110101) (-1980478583) (1104939573) (41DC0A35)   ;(01111101010010000100101011100011) (1079594399) (2101889763) (7D484AE3)   ;(00101010000100110010100111110011) (909657467) (705898995) (2A1329F3)   ;(01000100111011001111010010011001) (-1674311417) (1156379801) (44ECF499)   ;(11011100110011011101000100100101) (-19460037) (-590491355) (-2-3-3-2-2-14-13-11)   ;(00100100000000010100001011101001) (105274055) (604062441) (240142E9)   ;
;24;(00111011011111100100101100000101) (-1252489187) (998132485) (3B7E4B05)    ;(10111011100100101110011101100010) (1714269412) (-1148000414) (-4-4-6-13-1-8-9-14)   ;(01000101100101001010001111000101) (-1602361943) (1167369157) (4594A3C5)   ;(11101010000011011001010000001111) (1720501535) (-368208881) (-1-5-15-2-6-11-15-1)   ;(01100110010100100101110101111100) (-1817994370) (1716673916) (66525D7C)   ;(00001111010101010010001001000010) (1725221102) (257237570) (F552242)   ;(01000101001010111101010100101101) (-1634731193) (1160500525) (452BD52D)   ;(11010001111101001110110100010001) (-1307644061) (-772477679) (-2-140-11-1-2-14-15)   ;
;32;(01011101010110010000010000100010) (1378718394) (1566114850) (5D590422)    ;(11001000000000010110101101011111) (1812422351) (-939431073) (-3-7-15-14-9-4-10-1)   ;(10011010101110010100111100000111) (1920920573) (-1699131641) (-6-5-4-6-110-15-9)   ;(00010110101110101100100110110100) (-1638422632) (381340084) (16BAC9B4)   ;(11111110010101101001101011100011) (-152262435) (-27878685) (-1-10-9-6-5-1-13)   ;(11000110111000011110011011100111) (1482520161) (-958273817) (-3-9-1-14-1-9-1-9)   ;(00101111111100011001100100110010) (1479347166) (804362546) (2FF19932)   ;(11111110101100000101100010101101) (-123723523) (-21997395) (-1-4-15-10-7-5-3)   ;
;40;(00011101110011001110011001010001) (-731804175) (499967569) (1DCCE651)    ;(11100001100010111001101111111011) (659905291) (-510944261) (-1-14-7-4-6-40-5)   ;(11100010111101001111110001100100) (792365662) (-487261084) (-1-130-110-3-9-12)   ;(00000101110100110100100001000111) (564644107) (97732679) (5D34847)   ;(00000111011110101000000101000011) (736500503) (125468995) (77A8143)   ;(00101100111001000010000001111111) (1176052881) (753148031) (2CE4207F)   ;(00111111001111100101000100010011) (-872484169) (1061048595) (3F3E5113)   ;(11000010010011010010100000000011) (1035380817) (-1035130877) (-3-13-11-2-13-7-15-13)   ;
;48;(11100010100010011011010100000011) (759521921) (-494291709) (-1-13-7-6-4-10-15-13)    ;(11010001011010111100110101001110) (-1350063966) (-781464242) (-2-14-9-4-3-2-11-2)   ;(01010111101010000100000111001111) (604557069) (1470644687) (57A841CF)   ;(00010001100101001111011101010100) (2145173524) (294975316) (1194F754)   ;(01011100100100100101101000110001) (1296971413) (1553095217) (5C925A31)   ;(01000000111111010110100101000110) (-2070219142) (1090349382) (40FD6946)   ;(11100011100101111110010111010111) (862952245) (-476584489) (-1-12-6-8-1-10-2-9)   ;(11101010110110100111010101010011) (1783662041) (-354781869) (-1-5-2-5-8-10-10-13)   ;
;56;(11101011101010001110110000000001) (1869355519) (-341251071) (-1-4-5-7-1-3-15-15)    ;(11110101101100111001110100001011) (-1223061365) (-172778229) (-10-4-12-6-2-15-5)   ;(10001000101011110011100110100011) (-281692191) (-2001782365) (-7-7-50-12-6-5-13)   ;(01011011011111110010010000111110) (1190138428) (1535059006) (5B7F243E)   ;(01001111001010111011010010111010) (-434751376) (1328264378) (4F2BB4BA)   ;(10010100010100011010001000110100) (1088994230) (-1806589388) (-6-11-10-14-5-13-12-12)   ;(00010000111111011001100001001101) (2077314115) (285055053) (10FD984D)   ;(10101101010011101111010011110111) (-106721763) (-1387334409) (-5-2-11-10-110-9)   ;
;64;(01111111111010010111111110001011) (1329826669) (2146008971) (7FE97F8B)    ;(00001000111010100110000101001101) (1072460515) (149578061) (8EA614D)   ;(10011111001011000101110011110100) (-1917237766) (-1624482572) (-60-13-3-10-30-12)   ;(00111111100100001011011110100010) (-845800950) (1066448802) (3F90B7A2)   ;(10001100001010111100011101110100) (77416730) (-1943287948) (-7-3-13-4-3-8-8-12)   ;(01000101110111010110001110100101) (-1580222003) (1172136869) (45DD63A5)   ;(00110010000001000011001010011100) (1906063938) (839135900) (3204329C)   ;(10011001000010011011111000001101) (1767010181) (-1727414771) (-6-6-15-6-4-1-15-3)   ;
;72;(10111110011001011100100101111011) (2001050443) (-1100625541) (-4-1-9-10-3-6-8-5)    ;(01111000111100111101010010100100) (632301300) (2029245604) (78F3D4A4)   ;(00111110111010001011011100011100) (-917801158) (1055438620) (3EE8B71C)   ;(10011110100110100000110111100100) (-1983887386) (-1634071068) (-6-1-6-5-15-2-1-12)   ;(01010110110110110100001001101011) (519157505) (1457209963) (56DB426B)   ;(11100110100001101001110110000001) (1158706119) (-427385471) (-1-9-7-9-6-2-7-15)   ;(00100000101010110000011001010010) (-242364174) (548079186) (20AB0652)   ;(00000101110100100100011111101101) (564443755) (97667053) (5D247ED)   ;
;80;(00011110110111001100111100010010) (-627819874) (517787410) (1EDCCF12)    ;(00011110010010000011101101011010) (-672931764) (508050266) (1E483B5A)   ;(10001110010010001110111100011110) (286840602) (-1907822818) (-7-1-11-7-10-14-2)   ;(11110001100110101110111110111111) (-1631210101) (-241504321) (-14-6-5-10-4-1)   ;(10011000001100110101110100100011) (1679329609) (-1741464285) (-6-7-12-12-10-2-13-13)   ;(10010101010010101100100100100011) (1187217609) (-1790260957) (-6-10-11-5-3-6-13-13)   ;(01000110011110011100111011010110) (-1511136322) (1182387926) (4679CED6)   ;(10101110000110001101100110111000) (-24139462) (-1374103112) (-5-1-14-7-2-6-4-8)   ;
;88;(10111110010101111101101101001000) (1995461378) (-1101538488) (-4-1-10-8-2-4-11-8)    ;(00101010111110010011001111100011) (981264447) (720974819) (2AF933E3)   ;(00111111000001001110001001000100) (-888773488) (1057284676) (3F04E244)   ;(01011101000100011100100101011000) (1356860882) (1561446744) (5D11C958)   ;(01100101101111011010100011001011) (-1885126631) (1706928331) (65BDA8CB)   ;(11000101001111111110011001100100) (1329919958) (-985667996) (-3-10-120-1-9-9-12)   ;(01111001011111001110101011001000) (694714366) (2038229704) (797CEAC8)   ;(10101010101001000000011011100101) (-379290785) (-1432090907) (-5-5-5-11-15-9-1-11)   ;
;96;(11110111100001011110001001001110) (-1036416662) (-142220722) (-8-7-10-1-13-11-2)    ;(10010101010100010000000001110111) (1188873333) (-1789853577) (-6-10-10-14-15-15-8-9)   ;(01011011011011110101010110100011) (1186168995) (1534023075) (5B6F55A3)   ;(00101010001111000111010010011010) (922104936) (708605082) (2A3C749A)   ;(10101001001011100110101011100110) (-516828784) (-1456575770) (-5-6-13-1-9-5-1-10)   ;(10110010000100010111111110110000) (573983528) (-1307476048) (-4-13-14-14-80-50)   ;(00100110001010100010010101001110) (317455220) (640296270) (262A254E)   ;(10111000110001001101101001110100) (1430861034) (-1195058572) (-4-7-3-11-2-5-8-12)   ;
;104;(11110110100100000111000011101110) (-1133707422) (-158306066) (-9-6-15-8-15-1-2)    ;(10011110011111111000000010111000) (-1992593862) (-1635811144) (-6-1-80-7-15-4-8)   ;(10000011010001010010100010110100) (-1014102570) (-2092619596) (-7-12-11-10-13-7-4-12)   ;(01001010101011110110110110011000) (-893817018) (1253010840) (4AAF6D98)   ;(10010110000000100011001101110010) (1265104728) (-1778240654) (-6-9-15-13-12-12-8-14)   ;(11010001000101100110001111101101) (-1377348727) (-787061779) (-2-14-14-9-9-12-1-3)   ;(00110011101000111100000000000111) (2055772711) (866369543) (33A3C007)   ;(00001110011111110000011011101110) (1637603356) (243205870) (E7F06EE)   ;
;112;(00110100001110000101011110000111) (2121086311) (876107655) (34385787)    ;(00101110110111111101011110110000) (1372786364) (786421680) (2EDFD7B0)   ;(00000000110101100000111001001011) (65407113) (14028363) (D60E4B)   ;(01001001010100110101110000110000) (-1022827588) (1230199856) (49535C30)   ;(11101000001111110101110000010100) (1534845542) (-398500844) (-1-7-120-10-3-14-12)   ;(01011110000011000100110001011001) (1455562483) (1577864281) (5E0C4C59)   ;(00011101011110111001010001001010) (-758255184) (494638154) (1D7B944A)   ;(01101010111001101001011100110001) (-1170937483) (1793496881) (6AE69731)   ;
;120;(10111111100001000001010011100100) (2110718214) (-1081862940) (-40-7-11-14-11-1-12)    ;(01110100010100011100001000010010) (-18109922) (1951515154) (7451C212)   ;(01110100111011011110011011010010) (30912378) (1961748178) (74EDE6D2)   ;(00001000000011101010111110100101) (1003527645) (135180197) (80EAFA5)   ;(11110010000100000101001011011000) (-1573726450) (-233811240) (-13-14-15-10-13-2-8)   ;(11001100000010000001100111111011) (-2080795709) (-871884293) (-3-3-15-7-14-60-5)   ;(10001001100100111110010110110110) (-190564168) (-1986796106) (-7-6-6-12-1-10-4-10)   ;(11100010000011110010110111110110) (720816284) (-502321674) (-1-13-150-13-20-10)   ;
;128;(00001111001001100111101001100101) (1711475145) (254179941) (F267A65)    ;(01111010100011101000010000000111) (801051063) (2056160263) (7A8E8407)   ;(11100111101111100110010101101101) (1274652073) (-406952595) (-1-8-4-1-9-10-9-3)   ;(00000001101110100100110010100011) (156446243) (28986531) (1BA4CA3)   ;(01111111100110011000111001000100) (1303856160) (2140769860) (7F998E44)   ;(00101001110110000011010000100000) (871064744) (702034976) (29D83420)   ;(00010100100111111001101001110011) (-1847252133) (346004083) (149F9A73)   ;(01100100001110101110010100011110) (-2025888508) (1681581342) (643AE51E)   ;
;136;(00010010010101110001010011010011) (-2069354973) (307696851) (125714D3)    ;(01101110010010011101110000100001) (-820094903) (1850334241) (6E49DC21)   ;(00001011001000100111100101000110) (1310474506) (186808646) (B227946)   ;(00110110000010101000001101111101) (-1987433017) (906658685) (360A837D)   ;(10110010000110000111000001110100) (575776034) (-1307021196) (-4-13-14-7-8-15-8-12)   ;(00010111101100001011110110111101) (-1540830621) (397458877) (17B0BDBD)   ;(10010011100011111100011100111101) (1008416641) (-1819293891) (-6-12-70-3-8-12-3)   ;(11100111001111110101000000011110) (1234839554) (-415281122) (-1-8-120-10-15-14-2)   ;
;144;(01110000101101011011100001111110) (-387116768) (1890957438) (70B5B87E)    ;(00101010001010101110110110001010) (917599316) (707456394) (2A2AED8A)   ;(11111001011011001100100010000001) (-644633577) (-110311295) (-6-9-3-3-7-7-15)   ;(00000010000110110100100111100001) (206644741) (35342817) (21B49E1)   ;(10000110100100010110000000001101) (-691066819) (-2037293043) (-7-9-6-14-9-15-15-3)   ;(10110100010111100001110100010010) (797122292) (-1268900590) (-4-11-10-1-14-2-14-14)   ;(01100100110110010110010001001110) (-1976188828) (1691968590) (64D9644E)   ;(01001000011011001011101011111001) (-1114348277) (1215085305) (486CBAF9)   ;
;152;(00111000011010101100111100100000) (-1557387152) (946523936) (386ACF20)    ;(00001101000100111000010011010100) (1504702324) (219382996) (D1384D4)   ;(01100010010001010101111101110111) (2073773919) (1648713591) (62455F77)   ;(10000110011011111101111000100000) (-701569796) (-2039488992) (-7-9-90-2-1-140)   ;(00000000011011111110110011101100) (33766354) (7335148) (6FECEC)   ;(10010100111010000100010100010100) (1136715590) (-1796717292) (-6-11-1-7-11-10-14-12)   ;(01111011101010111100001100110011) (910290519) (2074854195) (7BABC333)   ;(10101111101010101000010001000101) (122207975) (-1347779515) (-50-5-5-7-11-11-11)   ;
;160;(10110001000101110101111000111010) (475362942) (-1323868614) (-4-14-14-8-10-1-12-6)    ;(11100000100011011110011000101001) (560552569) (-527571415) (-1-15-7-2-1-9-13-7)   ;(01111111000100101010010100101101) (1262071511) (2131928365) (7F12A52D)   ;(00001110001100100010100100001001) (1614424411) (238168329) (E322909)   ;(00011000011110000100110111000110) (-1258920590) (410537414) (18784DC6)   ;(10110010001110111100110000100000) (586451908) (-1304703968) (-4-13-12-4-3-3-140)   ;(00100110011011001001111000110100) (338149768) (644652596) (266C9E34)   ;(11001000010101111110101011110011) (1837922177) (-933762317) (-3-7-10-8-1-50-13)   ;
;168;(00101010111000111011000101100100) (975763248) (719565156) (2AE3B164)    ;(00000011100010101100111100101010) (342547452) (59428650) (38ACF2A)   ;(11000001101010111100011000001101) (964899829) (-1045707251) (-3-14-5-4-3-9-15-3)   ;(10001010111101111000011110111101) (-59623159) (-1963489347) (-7-50-8-7-8-4-3)   ;(00000100001101110010001110101001) (415621651) (70722473) (43723A9)   ;(11000011011111001001010100101101) (1149269269) (-1015245523) (-3-12-8-3-6-10-13-3)   ;(01101001001110100011011000011111) (-1326017907) (1765422623) (693A361F)   ;(11011010010010111000111010011001) (-260103251) (-632582503) (-2-5-11-4-7-1-6-7)   ;
;176;(11111011100011111101101100010000) (-434022360) (-74458352) (-4-70-2-4-150)    ;(01001101011000110110010111110010) (-616820886) (1298359794) (4D6365F2)   ;(01110001001000110101100011101001) (-331796593) (1898141929) (712358E9)   ;(10000101110110101110000011111010) (-768766462) (-2049253126) (-7-10-2-5-1-150-6)   ;(01111110100000101010010000011000) (1198071086) (2122490904) (7E82A418)   ;(11010011010010010011011101101000) (-1160576934) (-750176408) (-2-12-11-6-12-8-9-8)   ;(01110011100111000110010111101100) (-95388190) (1939629548) (739C65EC)   ;(01110011101101100110101100011001) (-86985513) (1941334809) (73B66B19)   ;
;184;(00100010000101000010100000010110) (-89943270) (571746326) (22142816)    ;(11111111010010011000001100100010) (-55476336) (-11959518) (-11-6-7-12-13-14)   ;(00110010011001100100100101011110) (1936477240) (845564254) (3266495E)   ;(11100010011011101000001000010100) (750690542) (-496074220) (-1-13-9-1-7-13-14-12)   ;(11001000110001000111000100110001) (1873227275) (-926650063) (-3-7-3-11-8-14-12-15)   ;(01100110000001111001001111011000) (-1840739214) (1711772632) (660793D8)   ;(01101000100111111000110101101001) (-1394744393) (1755286889) (689F8D69)   ;(11111010101011100011010000001011) (-524345765) (-89246709) (-5-5-1-12-11-15-5)   ;
;192;(00110111010100011000101110100111) (-1865628945) (928091047) (37518BA7)    ;(11110010100001100101111111100101) (-1536320033) (-226074651) (-13-7-9-100-1-11)   ;(00011011101101000100111100111101) (-939919821) (464801597) (1BB44F3D)   ;(00111011110011100100010011000101) (-1226492287) (1003373765) (3BCE44C5)   ;(10101111111100101101000110001000) (144256478) (-1343041144) (-500-13-2-14-7-8)   ;(10011000010101000100001011011010) (1689714498) (-1739308326) (-6-7-10-11-11-13-2-6)   ;(10000101101110110101100010111101) (-778672559) (-2051319619) (-7-10-4-4-10-7-4-3)   ;(00001100010100110001001101011101) (1424611535) (206771037) (C53135D)   ;
;200;(01001001010111111000000010111100) (-1019783374) (1230995644) (495F80BC)    ;(10000101001111001001010111011100) (-818214100) (-2059627044) (-7-10-12-3-6-10-2-4)   ;(11011101111010010011011111110001) (89423279) (-571918351) (-2-2-1-6-12-80-15)   ;(01000001100011111001010001010010) (-2003771526) (1099928658) (418F9452)   ;(01110110011010010110010000011100) (189811090) (1986618396) (7669641C)   ;(00001110011101010010010000110100) (1635222064) (242558004) (E752434)   ;(10110000111111100001011110100111) (447119517) (-1325525081) (-4-150-1-14-8-5-9)   ;(11010001101111101001101110001000) (-1325294874) (-776037496) (-2-14-4-1-6-4-7-8)   ;
;208;(11001111101111111110101101110110) (-1725044916) (-809505930) (-30-40-1-4-8-10)    ;(10000000101101001000101000010001) (-1280221813) (-2135651823) (-7-15-4-11-7-5-14-15)   ;(10010011001001111100011010011110) (976416402) (-1826109794) (-6-12-13-8-3-9-6-2)   ;(10111110110010100101101010001000) (2032161078) (-1094034808) (-4-1-3-5-10-5-7-8)   ;(11100111000111010100001010001111) (1224430735) (-417512817) (-1-8-14-2-11-13-7-1)   ;(10110011000110001101001001110101) (675857035) (-1290218891) (-4-12-14-7-2-13-8-11)   ;(01010110111111101010001101011110) (530037888) (1459528542) (56FEA35E)   ;(00010100000011001101011010111101) (-1891814021) (336385725) (140CD6BD)   ;
;216;(10111000110010010011011111001110) (1431939586) (-1194772530) (-4-7-3-6-12-8-3-2)    ;(01010100000011101110101000110110) (256081418) (1410263606) (540EEA36)   ;(11101110010110001111110001111111) (2143365695) (-296158081) (-1-1-10-70-3-8-1)   ;(01010110000101011100001110001001) (457857963) (1444266889) (5615C389)   ;(01000110011010010010101011010000) (-1515258328) (1181297360) (46692AD0)   ;(01011100011100010011111001010001) (1286753473) (1550925393) (5C713E51)   ;(01101011101010010101111101100000) (-1090193404) (1806262112) (6BA95F60)   ;(00001110000101100110011100110010) (1605463462) (236349234) (E166732)   ;
;224;(10101100000011100100100111110101) (-226849365) (-1408349707) (-5-3-15-1-11-60-11)    ;(11001001101001011110101001110110) (1963521980) (-911873418) (-3-6-5-10-1-5-8-10)   ;(00000101101100000100110110000110) (554046606) (95440262) (5B04D86)   ;(10110010100110101100011100010010) (616249292) (-1298479342) (-4-13-6-5-3-8-14-14)   ;(01001110001101000100010010010011) (-532441425) (1312048275) (4E344493)   ;(11010100010111101101111001001000) (-1055253374) (-731980216) (-2-11-10-1-2-1-11-8)   ;(00111101101001111110010000100110) (-1038172546) (1034413094) (3DA7E426)   ;(01001101011010101000100100110111) (-614979181) (1298827575) (4D6A8937)   ;
;232;(10011001101101011001101111010100) (1819988890) (-1716151340) (-6-6-4-10-6-4-2-12)    ;(00011111100010100101011101010001) (-552513775) (529160017) (1F8A5751)   ;(10001011000001111110011001001110) (-33563718) (-1962416562) (-7-4-15-8-1-9-11-2)   ;(10110100110111001101010010010110) (836858096) (-1260596074) (-4-11-2-3-2-11-6-10)   ;(01000010111110000100111111100110) (-1871435902) (1123569638) (42F84FE6)   ;(11110001110101011001010100101111) (-1612465321) (-237660881) (-14-2-10-6-10-13-1)   ;(10100010111001011010010000101101) (-1358972075) (-1562008531) (-5-13-1-10-5-11-13-3)   ;(00010101101100011010111100010110) (-1740639870) (363966230) (15B1AF16)   ;
;240;(00010110100000000001001010111100) (-1654956022) (377492156) (168012BC)    ;(00101110001001110110011000010010) (1316695726) (774333970) (2E276612)   ;(10001001100100010011111010101010) (-191089582) (-1986969942) (-7-6-6-14-12-1-5-6)   ;(11000110000001111010000110100010) (1413877456) (-972578398) (-3-9-15-8-5-14-5-14)   ;(11111101100010110101010001001101) (-235125663) (-41200563) (-2-7-4-10-11-11-3)   ;(10101110110000110001101001010011) (30320993) (-1362945453) (-5-1-3-12-14-5-10-13)   ;(00100101111110010101100010101101) (281286959) (637098157) (25F958AD)   ;(00110110010110010000001111101100) (-1963732838) (911803372) (365903EC)   ;
;248;(00010100011101100001100001100101) (-1859553151) (343283813) (14761865)    ;(01010110100011001100001000111011) (495657425) (1452065339) (568CC23B)   ;(10110000001110000110001100000101) (385767275) (-1338481915) (-4-15-12-7-9-12-15-11)   ;(11111011100111101011110110001010) (-430241166) (-73482870) (-4-6-1-4-2-7-6)   ;(10100010010110010001000111010100) (-1404083406) (-1571221036) (-5-13-10-6-14-14-2-12)   ;(10000000011011100011111110111011) (-1301889161) (-2140258373) (-7-15-9-1-120-4-5)   ;(10011101111100110101001001100100) (-2055642986) (-1644998044) (-6-20-12-10-13-9-12)   ;(11010110001010110011100000010100) (-870176458) (-701810668) (-2-9-13-4-12-7-14-12)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 8,528 / 71,559 ( 12 % ) ;
; C16 interconnects     ; 64 / 2,597 ( 2 % )      ;
; C4 interconnects      ; 3,970 / 46,848 ( 8 % )  ;
; Direct links          ; 1,545 / 71,559 ( 2 % )  ;
; Global clocks         ; 14 / 20 ( 70 % )        ;
; Local interconnects   ; 3,839 / 24,624 ( 16 % ) ;
; R24 interconnects     ; 102 / 2,496 ( 4 % )     ;
; R4 interconnects      ; 4,460 / 62,424 ( 7 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.41) ; Number of LABs  (Total = 524) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 29                            ;
; 2                                           ; 20                            ;
; 3                                           ; 14                            ;
; 4                                           ; 10                            ;
; 5                                           ; 5                             ;
; 6                                           ; 12                            ;
; 7                                           ; 12                            ;
; 8                                           ; 14                            ;
; 9                                           ; 14                            ;
; 10                                          ; 12                            ;
; 11                                          ; 15                            ;
; 12                                          ; 12                            ;
; 13                                          ; 21                            ;
; 14                                          ; 24                            ;
; 15                                          ; 63                            ;
; 16                                          ; 247                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.23) ; Number of LABs  (Total = 524) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 421                           ;
; 1 Clock                            ; 473                           ;
; 1 Clock enable                     ; 126                           ;
; 1 Sync. clear                      ; 26                            ;
; 1 Sync. load                       ; 76                            ;
; 2 Async. clears                    ; 7                             ;
; 2 Clock enables                    ; 33                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.52) ; Number of LABs  (Total = 524) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 9                             ;
; 2                                            ; 20                            ;
; 3                                            ; 8                             ;
; 4                                            ; 17                            ;
; 5                                            ; 6                             ;
; 6                                            ; 11                            ;
; 7                                            ; 6                             ;
; 8                                            ; 5                             ;
; 9                                            ; 7                             ;
; 10                                           ; 2                             ;
; 11                                           ; 6                             ;
; 12                                           ; 13                            ;
; 13                                           ; 9                             ;
; 14                                           ; 15                            ;
; 15                                           ; 14                            ;
; 16                                           ; 25                            ;
; 17                                           ; 13                            ;
; 18                                           ; 24                            ;
; 19                                           ; 29                            ;
; 20                                           ; 34                            ;
; 21                                           ; 37                            ;
; 22                                           ; 34                            ;
; 23                                           ; 24                            ;
; 24                                           ; 24                            ;
; 25                                           ; 26                            ;
; 26                                           ; 22                            ;
; 27                                           ; 15                            ;
; 28                                           ; 24                            ;
; 29                                           ; 12                            ;
; 30                                           ; 13                            ;
; 31                                           ; 7                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.12) ; Number of LABs  (Total = 524) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 46                            ;
; 2                                               ; 40                            ;
; 3                                               ; 43                            ;
; 4                                               ; 62                            ;
; 5                                               ; 27                            ;
; 6                                               ; 28                            ;
; 7                                               ; 27                            ;
; 8                                               ; 40                            ;
; 9                                               ; 43                            ;
; 10                                              ; 44                            ;
; 11                                              ; 31                            ;
; 12                                              ; 27                            ;
; 13                                              ; 23                            ;
; 14                                              ; 17                            ;
; 15                                              ; 7                             ;
; 16                                              ; 13                            ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.50) ; Number of LABs  (Total = 524) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 19                            ;
; 3                                            ; 31                            ;
; 4                                            ; 15                            ;
; 5                                            ; 22                            ;
; 6                                            ; 17                            ;
; 7                                            ; 25                            ;
; 8                                            ; 23                            ;
; 9                                            ; 9                             ;
; 10                                           ; 16                            ;
; 11                                           ; 18                            ;
; 12                                           ; 19                            ;
; 13                                           ; 38                            ;
; 14                                           ; 21                            ;
; 15                                           ; 27                            ;
; 16                                           ; 28                            ;
; 17                                           ; 18                            ;
; 18                                           ; 21                            ;
; 19                                           ; 14                            ;
; 20                                           ; 21                            ;
; 21                                           ; 10                            ;
; 22                                           ; 15                            ;
; 23                                           ; 12                            ;
; 24                                           ; 11                            ;
; 25                                           ; 11                            ;
; 26                                           ; 6                             ;
; 27                                           ; 9                             ;
; 28                                           ; 6                             ;
; 29                                           ; 6                             ;
; 30                                           ; 4                             ;
; 31                                           ; 8                             ;
; 32                                           ; 7                             ;
; 33                                           ; 7                             ;
; 34                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 18    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                             ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                             ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                             ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                             ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                                             ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                             ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                             ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                             ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; 0 such failures found.                                                   ; I/O                 ; 20 I/Os was assigned an output enable group ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                                         ; None     ; ----                                                                     ; Memory Interfaces   ;                                             ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                     ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+-------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                    ; 46           ; 42           ; 46           ; 0            ; 20           ; 50        ; 46           ; 0            ; 50        ; 50        ; 42           ; 1            ; 0            ; 0            ; 3            ; 42           ; 1            ; 3            ; 0            ; 0            ; 0            ; 1            ; 43           ; 0            ; 0            ; 0            ; 0            ; 50        ; 0            ; 44           ;
; Total Unchecked               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable            ; 4            ; 8            ; 4            ; 50           ; 30           ; 0         ; 4            ; 50           ; 0         ; 0         ; 8            ; 49           ; 50           ; 50           ; 47           ; 8            ; 49           ; 47           ; 50           ; 50           ; 50           ; 49           ; 7            ; 50           ; 50           ; 50           ; 50           ; 0         ; 50           ; 6            ;
; Total Fail                    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ddr_sdram_memory_mem_cs_n[0]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_cke[0]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[0]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[1]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[2]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[3]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[4]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[5]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[6]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[7]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[8]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[9]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[10] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[11] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_addr[12] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_ba[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_ba[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_ras_n    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_cas_n    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_we_n     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dm[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dm[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; led_export                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_clk[0]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_clk_n[0] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[2]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[3]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[4]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[5]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[6]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[7]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[8]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[9]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[10]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[11]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[12]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[13]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[14]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dq[15]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dqs[0]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ddr_sdram_memory_mem_dqs[1]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; clk_clk                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_reset_n                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_export                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
+-------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                              ; Destination Clock(s)                                                                                                                                         ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] ; ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] ; 2.5               ;
; ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; 1.5               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                       ;
+-----------------------+-------------------------+-------------------+
; Source Register       ; Destination Register    ; Delay Added in ns ;
+-----------------------+-------------------------+-------------------+
; nios_cpu:cpu|D_iw[27] ; nios_cpu:cpu|E_src1[6]  ; 0.177             ;
; nios_cpu:cpu|D_iw[31] ; nios_cpu:cpu|E_src1[10] ; 0.177             ;
; nios_cpu:cpu|D_iw[29] ; nios_cpu:cpu|E_src1[8]  ; 0.175             ;
+-----------------------+-------------------------+-------------------+
Note: This table only shows the top 3 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP3C25F324C6 for design "nios"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[2] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[3] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[4] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F324C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H4
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H3
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location E18
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpll_65k3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc'
Warning (332174): Ignored filter at nios_ddr_sdram_example_top.sdc(1): pnf could not be matched with a port
Warning (332049): Ignored set_false_path at nios_ddr_sdram_example_top.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports "pnf"]
Warning (332174): Ignored filter at nios_ddr_sdram_example_top.sdc(2): test_complete could not be matched with a port
Warning (332049): Ignored set_false_path at nios_ddr_sdram_example_top.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports "test_complete"]
Warning (332174): Ignored filter at nios_ddr_sdram_example_top.sdc(3): pnf_per_byte[*] could not be matched with a port
Warning (332049): Ignored set_false_path at nios_ddr_sdram_example_top.sdc(3): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports "pnf_per_byte\[*\]"]
Info (332104): Reading SDC File: 'nios/synthesis/submodules/nios_ddr_sdram_phy_ddr_timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]} {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]} {ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'nios/synthesis/submodules/nios_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 50 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000      clk_clk
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):   20.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n[0]_ac_fall
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n[0]_ac_rise
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n[0]_tDQSS
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n[0]_tDSS
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk[0]_ac_fall
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk[0]_ac_rise
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk[0]_tDQSS
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk[0]_tDSS
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ddr_capture
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ddr_mimic
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_ddr_sdram_memory_mem_clk[0]_mimic_launch_clock
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_1
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_2
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_3
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_4
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_5
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_6
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_7
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_8
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_9
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_10
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_11
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_12
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_13
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_14
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_15
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_16
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_17
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_18
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_19
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_20
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_21
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_22
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_23
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_24
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_25
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_26
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_27
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_28
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_29
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_30
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_31
    Info (332111):   10.000 ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_dq_32
Info (176353): Automatically promoted node clk_clk~input (placed in PIN V9 (CLK14, DIFFCLK_6n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[1] (placed in counter C3 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[2] (placed in counter C2 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[3] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[4] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk~0
Info (176353): Automatically promoted node reset_reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r
Info (176353): Automatically promoted node nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node nios_cpu:cpu|W_rf_wren
        Info (176357): Destination node nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Info (176353): Automatically promoted node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n
        Info (176357): Destination node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|_~0
Info (176353): Automatically promoted node nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[0]" is constrained to location PIN U4 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[1]" is constrained to location PIN V4 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[2]" is constrained to location PIN R8 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N1 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[3]" is constrained to location PIN V5 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N8 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[4]" is constrained to location PIN P9 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N1 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[5]" is constrained to location PIN U6 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_ibuf" is constrained to location IOIBUF_X20_Y0_N8 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[6]" is constrained to location PIN V6 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_ibuf" is constrained to location IOIBUF_X23_Y0_N8 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[7]" is constrained to location PIN V7 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[8]" is constrained to location PIN U13 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_ibuf" is constrained to location IOIBUF_X29_Y0_N8 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[9]" is constrained to location PIN U12 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_ibuf" is constrained to location IOIBUF_X29_Y0_N22 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[10]" is constrained to location PIN U11 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[11]" is constrained to location PIN V15 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_ibuf" is constrained to location IOIBUF_X36_Y0_N15 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[12]" is constrained to location PIN U14 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[13]" is constrained to location PIN R11 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N1 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[14]" is constrained to location PIN P10 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_ibuf" is constrained to location IOIBUF_X36_Y0_N8 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_dq[15]" is constrained to location PIN V14 to improve DDIO timing
    Info (176467): Node "nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_clk[0]~input" is constrained to location IOIBUF_X5_Y0_N22 to improve DDIO timing
    Info (176467): Node "ddr_sdram_memory_mem_clk[0]" is constrained to location PIN U2 to improve DDIO timing
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 44 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O Output Buffer
Info (165008): altmemphy pin placement was successful
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.39 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 7.99 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ddr_sdram_memory_mem_clk[0] has a permanently enabled output enable
    Info (169065): Pin ddr_sdram_memory_mem_clk_n[0] has a permanently enabled output enable
Info (144001): Generated suppressed messages file C:/altera/13.1/NIOSII/output_files/nios.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 824 megabytes
    Info: Processing ended: Mon Aug 22 07:19:46 2016
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:55


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/13.1/NIOSII/output_files/nios.fit.smsg.


