$comment
	File created using the following command:
		vcd file Block1.msim.vcd -direction
$end
$date
	Wed Sep 13 16:59:35 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module block1_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # F $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_F $end
$var wire 1 . ww_A $end
$var wire 1 / ww_B $end
$var wire 1 0 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 1 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 5 \B~input_o\ $end
$var wire 1 6 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 7 \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 8 \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 9 \F~output_o\ $end
$var wire 1 : \A~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
0/
05
06
z7
z8
09
0:
00
01
02
03
04
$end
#20000
1!
1.
1:
19
1-
1#
#240000
1"
1/
15
#380000
0!
0.
0:
09
0-
0#
#640000
1!
1.
1:
19
1-
1#
#860000
0!
0"
0.
0/
05
0:
09
0-
0#
#1000000
