Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 19 22:37:13 2025
| Host         : Swayam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topmodule_timing_summary_routed.rpt -pb topmodule_timing_summary_routed.pb -rpx topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  297         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (297)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (685)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (297)
--------------------------
 There are 267 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uut3/slowclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (685)
--------------------------------------------------
 There are 685 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  697          inf        0.000                      0                  697           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           697 Endpoints
Min Delay           697 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut4/sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut4/conv_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.345ns  (logic 8.215ns (35.189%)  route 15.130ns (64.811%))
  Logic Levels:           30  (CARRY4=17 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  uut4/sum_reg[2]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut4/sum_reg[2]/Q
                         net (fo=21, routed)          1.567     2.085    uut4/sum_reg_n_0_[2]
    SLICE_X7Y30          LUT1 (Prop_lut1_I0_O)        0.124     2.209 r  uut4/conv20_carry_i_4/O
                         net (fo=1, routed)           0.000     2.209    uut4/conv20_carry_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.759 r  uut4/conv20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    uut4/conv20_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.093 r  uut4/conv20_carry__0/O[1]
                         net (fo=18, routed)          1.845     4.937    uut4/conv3[6]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.303     5.240 r  uut4/conv1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.240    uut4/conv1_carry__1_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.790 r  uut4/conv1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.790    uut4/conv1_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  uut4/conv1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.904    uut4/conv1_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  uut4/conv1_carry__3/CO[3]
                         net (fo=27, routed)          1.544     7.562    uut4/conv1_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.142 r  uut4/conv1__228_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.142    uut4/conv1__228_carry__5_i_9_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 f  uut4/conv1__228_carry__6_i_7/CO[0]
                         net (fo=33, routed)          1.438     9.852    uut4/conv1__228_carry__6_i_7_n_3
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.373    10.225 r  uut4/conv1__228_carry__6_i_1/O
                         net (fo=6, routed)           0.901    11.125    uut4/conv1__228_carry__6_i_1_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124    11.249 r  uut4/conv1__228_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.249    uut4/conv1__228_carry__6_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.476 r  uut4/conv1__228_carry__6/O[1]
                         net (fo=2, routed)           1.077    12.553    uut4/conv1__228_carry__6_n_6
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.331    12.884 r  uut4/conv1__360_carry__3_i_2/O
                         net (fo=2, routed)           0.872    13.756    uut4/conv1__360_carry__3_i_2_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.332    14.088 r  uut4/conv1__360_carry__3_i_6/O
                         net (fo=1, routed)           0.000    14.088    uut4/conv1__360_carry__3_i_6_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.486 r  uut4/conv1__360_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.486    uut4/conv1__360_carry__3_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.725 r  uut4/conv1__360_carry__4/O[2]
                         net (fo=3, routed)           0.826    15.551    uut4/conv1__360_carry__4_n_5
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.302    15.853 r  uut4/conv1__467_carry__1_i_3/O
                         net (fo=1, routed)           0.000    15.853    uut4/conv1__467_carry__1_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  uut4/conv1__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.403    uut4/conv1__467_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.625 r  uut4/conv1__467_carry__2/O[0]
                         net (fo=3, routed)           1.131    17.756    uut4/conv1__467_carry__2_n_7
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.299    18.055 r  uut4/conv1__553_carry__2_i_1/O
                         net (fo=1, routed)           0.635    18.690    uut4/conv1__553_carry__2_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.086 r  uut4/conv1__553_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.086    uut4/conv1__553_carry__2_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.203 r  uut4/conv1__553_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.203    uut4/conv1__553_carry__3_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.320 r  uut4/conv1__553_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.320    uut4/conv1__553_carry__4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  uut4/conv1__553_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.437    uut4/conv1__553_carry__5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.554 r  uut4/conv1__553_carry__6/CO[3]
                         net (fo=9, routed)           1.161    20.715    uut4/conv1__553_carry__6_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124    20.839 r  uut4/conv[4]_i_5/O
                         net (fo=8, routed)           0.611    21.450    uut4/conv[4]_i_5_n_0
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.124    21.574 r  uut4/conv[2]_i_2/O
                         net (fo=5, routed)           0.977    22.552    uut4/conv[2]_i_2_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  uut4/conv[5]_i_3/O
                         net (fo=1, routed)           0.545    23.221    uut4/conv[5]_i_3_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124    23.345 r  uut4/conv[5]_i_1/O
                         net (fo=1, routed)           0.000    23.345    uut4/conv[5]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  uut4/conv_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut4/conv_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.062ns  (logic 8.091ns (35.084%)  route 14.971ns (64.916%))
  Logic Levels:           29  (CARRY4=17 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  uut4/sum_reg[2]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut4/sum_reg[2]/Q
                         net (fo=21, routed)          1.567     2.085    uut4/sum_reg_n_0_[2]
    SLICE_X7Y30          LUT1 (Prop_lut1_I0_O)        0.124     2.209 r  uut4/conv20_carry_i_4/O
                         net (fo=1, routed)           0.000     2.209    uut4/conv20_carry_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.759 r  uut4/conv20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    uut4/conv20_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.093 r  uut4/conv20_carry__0/O[1]
                         net (fo=18, routed)          1.845     4.937    uut4/conv3[6]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.303     5.240 r  uut4/conv1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.240    uut4/conv1_carry__1_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.790 r  uut4/conv1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.790    uut4/conv1_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  uut4/conv1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.904    uut4/conv1_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  uut4/conv1_carry__3/CO[3]
                         net (fo=27, routed)          1.544     7.562    uut4/conv1_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.142 r  uut4/conv1__228_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.142    uut4/conv1__228_carry__5_i_9_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 f  uut4/conv1__228_carry__6_i_7/CO[0]
                         net (fo=33, routed)          1.438     9.852    uut4/conv1__228_carry__6_i_7_n_3
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.373    10.225 r  uut4/conv1__228_carry__6_i_1/O
                         net (fo=6, routed)           0.901    11.125    uut4/conv1__228_carry__6_i_1_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124    11.249 r  uut4/conv1__228_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.249    uut4/conv1__228_carry__6_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.476 r  uut4/conv1__228_carry__6/O[1]
                         net (fo=2, routed)           1.077    12.553    uut4/conv1__228_carry__6_n_6
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.331    12.884 r  uut4/conv1__360_carry__3_i_2/O
                         net (fo=2, routed)           0.872    13.756    uut4/conv1__360_carry__3_i_2_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.332    14.088 r  uut4/conv1__360_carry__3_i_6/O
                         net (fo=1, routed)           0.000    14.088    uut4/conv1__360_carry__3_i_6_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.486 r  uut4/conv1__360_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.486    uut4/conv1__360_carry__3_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.725 r  uut4/conv1__360_carry__4/O[2]
                         net (fo=3, routed)           0.826    15.551    uut4/conv1__360_carry__4_n_5
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.302    15.853 r  uut4/conv1__467_carry__1_i_3/O
                         net (fo=1, routed)           0.000    15.853    uut4/conv1__467_carry__1_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  uut4/conv1__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.403    uut4/conv1__467_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.625 r  uut4/conv1__467_carry__2/O[0]
                         net (fo=3, routed)           1.131    17.756    uut4/conv1__467_carry__2_n_7
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.299    18.055 r  uut4/conv1__553_carry__2_i_1/O
                         net (fo=1, routed)           0.635    18.690    uut4/conv1__553_carry__2_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.086 r  uut4/conv1__553_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.086    uut4/conv1__553_carry__2_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.203 r  uut4/conv1__553_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.203    uut4/conv1__553_carry__3_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.320 r  uut4/conv1__553_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.320    uut4/conv1__553_carry__4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  uut4/conv1__553_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.437    uut4/conv1__553_carry__5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.554 r  uut4/conv1__553_carry__6/CO[3]
                         net (fo=9, routed)           1.465    21.019    uut4/conv1__553_carry__6_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.124    21.143 f  uut4/conv[5]_i_2/O
                         net (fo=3, routed)           1.109    22.252    uut4/conv[5]_i_2_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I4_O)        0.124    22.376 r  uut4/conv[7]_i_2/O
                         net (fo=1, routed)           0.562    22.938    uut4/conv[7]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.124    23.062 r  uut4/conv[7]_i_1/O
                         net (fo=1, routed)           0.000    23.062    uut4/conv[7]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  uut4/conv_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut4/conv_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.775ns  (logic 8.091ns (35.526%)  route 14.684ns (64.474%))
  Logic Levels:           29  (CARRY4=17 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  uut4/sum_reg[2]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut4/sum_reg[2]/Q
                         net (fo=21, routed)          1.567     2.085    uut4/sum_reg_n_0_[2]
    SLICE_X7Y30          LUT1 (Prop_lut1_I0_O)        0.124     2.209 r  uut4/conv20_carry_i_4/O
                         net (fo=1, routed)           0.000     2.209    uut4/conv20_carry_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.759 r  uut4/conv20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    uut4/conv20_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.093 r  uut4/conv20_carry__0/O[1]
                         net (fo=18, routed)          1.845     4.937    uut4/conv3[6]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.303     5.240 r  uut4/conv1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.240    uut4/conv1_carry__1_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.790 r  uut4/conv1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.790    uut4/conv1_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  uut4/conv1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.904    uut4/conv1_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  uut4/conv1_carry__3/CO[3]
                         net (fo=27, routed)          1.544     7.562    uut4/conv1_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.142 r  uut4/conv1__228_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.142    uut4/conv1__228_carry__5_i_9_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 f  uut4/conv1__228_carry__6_i_7/CO[0]
                         net (fo=33, routed)          1.438     9.852    uut4/conv1__228_carry__6_i_7_n_3
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.373    10.225 r  uut4/conv1__228_carry__6_i_1/O
                         net (fo=6, routed)           0.901    11.125    uut4/conv1__228_carry__6_i_1_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124    11.249 r  uut4/conv1__228_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.249    uut4/conv1__228_carry__6_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.476 r  uut4/conv1__228_carry__6/O[1]
                         net (fo=2, routed)           1.077    12.553    uut4/conv1__228_carry__6_n_6
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.331    12.884 r  uut4/conv1__360_carry__3_i_2/O
                         net (fo=2, routed)           0.872    13.756    uut4/conv1__360_carry__3_i_2_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.332    14.088 r  uut4/conv1__360_carry__3_i_6/O
                         net (fo=1, routed)           0.000    14.088    uut4/conv1__360_carry__3_i_6_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.486 r  uut4/conv1__360_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.486    uut4/conv1__360_carry__3_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.725 r  uut4/conv1__360_carry__4/O[2]
                         net (fo=3, routed)           0.826    15.551    uut4/conv1__360_carry__4_n_5
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.302    15.853 r  uut4/conv1__467_carry__1_i_3/O
                         net (fo=1, routed)           0.000    15.853    uut4/conv1__467_carry__1_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  uut4/conv1__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.403    uut4/conv1__467_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.625 r  uut4/conv1__467_carry__2/O[0]
                         net (fo=3, routed)           1.131    17.756    uut4/conv1__467_carry__2_n_7
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.299    18.055 r  uut4/conv1__553_carry__2_i_1/O
                         net (fo=1, routed)           0.635    18.690    uut4/conv1__553_carry__2_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.086 r  uut4/conv1__553_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.086    uut4/conv1__553_carry__2_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.203 r  uut4/conv1__553_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.203    uut4/conv1__553_carry__3_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.320 r  uut4/conv1__553_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.320    uut4/conv1__553_carry__4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  uut4/conv1__553_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.437    uut4/conv1__553_carry__5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.554 r  uut4/conv1__553_carry__6/CO[3]
                         net (fo=9, routed)           1.465    21.019    uut4/conv1__553_carry__6_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.124    21.143 f  uut4/conv[5]_i_2/O
                         net (fo=3, routed)           1.100    22.243    uut4/conv[5]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    22.367 r  uut4/conv[6]_i_2/O
                         net (fo=1, routed)           0.284    22.651    uut4/conv[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.124    22.775 r  uut4/conv[6]_i_1/O
                         net (fo=1, routed)           0.000    22.775    uut4/conv[6]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  uut4/conv_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut4/conv_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.748ns  (logic 8.215ns (36.113%)  route 14.533ns (63.887%))
  Logic Levels:           30  (CARRY4=17 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  uut4/sum_reg[2]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut4/sum_reg[2]/Q
                         net (fo=21, routed)          1.567     2.085    uut4/sum_reg_n_0_[2]
    SLICE_X7Y30          LUT1 (Prop_lut1_I0_O)        0.124     2.209 r  uut4/conv20_carry_i_4/O
                         net (fo=1, routed)           0.000     2.209    uut4/conv20_carry_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.759 r  uut4/conv20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    uut4/conv20_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.093 r  uut4/conv20_carry__0/O[1]
                         net (fo=18, routed)          1.845     4.937    uut4/conv3[6]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.303     5.240 r  uut4/conv1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.240    uut4/conv1_carry__1_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.790 r  uut4/conv1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.790    uut4/conv1_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  uut4/conv1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.904    uut4/conv1_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  uut4/conv1_carry__3/CO[3]
                         net (fo=27, routed)          1.544     7.562    uut4/conv1_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.142 r  uut4/conv1__228_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.142    uut4/conv1__228_carry__5_i_9_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 f  uut4/conv1__228_carry__6_i_7/CO[0]
                         net (fo=33, routed)          1.438     9.852    uut4/conv1__228_carry__6_i_7_n_3
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.373    10.225 r  uut4/conv1__228_carry__6_i_1/O
                         net (fo=6, routed)           0.901    11.125    uut4/conv1__228_carry__6_i_1_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124    11.249 r  uut4/conv1__228_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.249    uut4/conv1__228_carry__6_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.476 r  uut4/conv1__228_carry__6/O[1]
                         net (fo=2, routed)           1.077    12.553    uut4/conv1__228_carry__6_n_6
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.331    12.884 r  uut4/conv1__360_carry__3_i_2/O
                         net (fo=2, routed)           0.872    13.756    uut4/conv1__360_carry__3_i_2_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.332    14.088 r  uut4/conv1__360_carry__3_i_6/O
                         net (fo=1, routed)           0.000    14.088    uut4/conv1__360_carry__3_i_6_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.486 r  uut4/conv1__360_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.486    uut4/conv1__360_carry__3_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.725 r  uut4/conv1__360_carry__4/O[2]
                         net (fo=3, routed)           0.826    15.551    uut4/conv1__360_carry__4_n_5
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.302    15.853 r  uut4/conv1__467_carry__1_i_3/O
                         net (fo=1, routed)           0.000    15.853    uut4/conv1__467_carry__1_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  uut4/conv1__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.403    uut4/conv1__467_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.625 r  uut4/conv1__467_carry__2/O[0]
                         net (fo=3, routed)           1.131    17.756    uut4/conv1__467_carry__2_n_7
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.299    18.055 r  uut4/conv1__553_carry__2_i_1/O
                         net (fo=1, routed)           0.635    18.690    uut4/conv1__553_carry__2_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.086 r  uut4/conv1__553_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.086    uut4/conv1__553_carry__2_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.203 r  uut4/conv1__553_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.203    uut4/conv1__553_carry__3_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.320 r  uut4/conv1__553_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.320    uut4/conv1__553_carry__4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  uut4/conv1__553_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.437    uut4/conv1__553_carry__5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.554 r  uut4/conv1__553_carry__6/CO[3]
                         net (fo=9, routed)           1.161    20.715    uut4/conv1__553_carry__6_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124    20.839 r  uut4/conv[4]_i_5/O
                         net (fo=8, routed)           0.611    21.450    uut4/conv[4]_i_5_n_0
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.124    21.574 r  uut4/conv[2]_i_2/O
                         net (fo=5, routed)           0.442    22.016    uut4/conv[2]_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I2_O)        0.124    22.140 r  uut4/conv[4]_i_4/O
                         net (fo=1, routed)           0.484    22.624    uut4/conv[4]_i_4_n_0
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124    22.748 r  uut4/conv[4]_i_3/O
                         net (fo=1, routed)           0.000    22.748    uut4/conv[4]_i_3_n_0
    SLICE_X0Y33          FDRE                                         r  uut4/conv_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut4/conv_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.527ns  (logic 8.091ns (35.916%)  route 14.436ns (64.084%))
  Logic Levels:           29  (CARRY4=17 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  uut4/sum_reg[2]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut4/sum_reg[2]/Q
                         net (fo=21, routed)          1.567     2.085    uut4/sum_reg_n_0_[2]
    SLICE_X7Y30          LUT1 (Prop_lut1_I0_O)        0.124     2.209 r  uut4/conv20_carry_i_4/O
                         net (fo=1, routed)           0.000     2.209    uut4/conv20_carry_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.759 r  uut4/conv20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    uut4/conv20_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.093 r  uut4/conv20_carry__0/O[1]
                         net (fo=18, routed)          1.845     4.937    uut4/conv3[6]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.303     5.240 r  uut4/conv1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.240    uut4/conv1_carry__1_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.790 r  uut4/conv1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.790    uut4/conv1_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  uut4/conv1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.904    uut4/conv1_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  uut4/conv1_carry__3/CO[3]
                         net (fo=27, routed)          1.544     7.562    uut4/conv1_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.142 r  uut4/conv1__228_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.142    uut4/conv1__228_carry__5_i_9_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 f  uut4/conv1__228_carry__6_i_7/CO[0]
                         net (fo=33, routed)          1.438     9.852    uut4/conv1__228_carry__6_i_7_n_3
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.373    10.225 r  uut4/conv1__228_carry__6_i_1/O
                         net (fo=6, routed)           0.901    11.125    uut4/conv1__228_carry__6_i_1_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124    11.249 r  uut4/conv1__228_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.249    uut4/conv1__228_carry__6_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.476 r  uut4/conv1__228_carry__6/O[1]
                         net (fo=2, routed)           1.077    12.553    uut4/conv1__228_carry__6_n_6
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.331    12.884 r  uut4/conv1__360_carry__3_i_2/O
                         net (fo=2, routed)           0.872    13.756    uut4/conv1__360_carry__3_i_2_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.332    14.088 r  uut4/conv1__360_carry__3_i_6/O
                         net (fo=1, routed)           0.000    14.088    uut4/conv1__360_carry__3_i_6_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.486 r  uut4/conv1__360_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.486    uut4/conv1__360_carry__3_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.725 r  uut4/conv1__360_carry__4/O[2]
                         net (fo=3, routed)           0.826    15.551    uut4/conv1__360_carry__4_n_5
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.302    15.853 r  uut4/conv1__467_carry__1_i_3/O
                         net (fo=1, routed)           0.000    15.853    uut4/conv1__467_carry__1_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  uut4/conv1__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.403    uut4/conv1__467_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.625 r  uut4/conv1__467_carry__2/O[0]
                         net (fo=3, routed)           1.131    17.756    uut4/conv1__467_carry__2_n_7
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.299    18.055 r  uut4/conv1__553_carry__2_i_1/O
                         net (fo=1, routed)           0.635    18.690    uut4/conv1__553_carry__2_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.086 r  uut4/conv1__553_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.086    uut4/conv1__553_carry__2_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.203 r  uut4/conv1__553_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.203    uut4/conv1__553_carry__3_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.320 r  uut4/conv1__553_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.320    uut4/conv1__553_carry__4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  uut4/conv1__553_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.437    uut4/conv1__553_carry__5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.554 r  uut4/conv1__553_carry__6/CO[3]
                         net (fo=9, routed)           1.161    20.715    uut4/conv1__553_carry__6_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124    20.839 r  uut4/conv[4]_i_5/O
                         net (fo=8, routed)           0.611    21.450    uut4/conv[4]_i_5_n_0
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.124    21.574 r  uut4/conv[2]_i_2/O
                         net (fo=5, routed)           0.829    22.403    uut4/conv[2]_i_2_n_0
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124    22.527 r  uut4/conv[2]_i_1/O
                         net (fo=1, routed)           0.000    22.527    uut4/conv[2]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  uut4/conv_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut4/conv_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.336ns  (logic 8.091ns (36.224%)  route 14.245ns (63.776%))
  Logic Levels:           29  (CARRY4=17 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  uut4/sum_reg[2]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut4/sum_reg[2]/Q
                         net (fo=21, routed)          1.567     2.085    uut4/sum_reg_n_0_[2]
    SLICE_X7Y30          LUT1 (Prop_lut1_I0_O)        0.124     2.209 r  uut4/conv20_carry_i_4/O
                         net (fo=1, routed)           0.000     2.209    uut4/conv20_carry_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.759 r  uut4/conv20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    uut4/conv20_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.093 r  uut4/conv20_carry__0/O[1]
                         net (fo=18, routed)          1.845     4.937    uut4/conv3[6]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.303     5.240 r  uut4/conv1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.240    uut4/conv1_carry__1_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.790 r  uut4/conv1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.790    uut4/conv1_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  uut4/conv1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.904    uut4/conv1_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  uut4/conv1_carry__3/CO[3]
                         net (fo=27, routed)          1.544     7.562    uut4/conv1_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.142 r  uut4/conv1__228_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.142    uut4/conv1__228_carry__5_i_9_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 f  uut4/conv1__228_carry__6_i_7/CO[0]
                         net (fo=33, routed)          1.438     9.852    uut4/conv1__228_carry__6_i_7_n_3
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.373    10.225 r  uut4/conv1__228_carry__6_i_1/O
                         net (fo=6, routed)           0.901    11.125    uut4/conv1__228_carry__6_i_1_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124    11.249 r  uut4/conv1__228_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.249    uut4/conv1__228_carry__6_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.476 r  uut4/conv1__228_carry__6/O[1]
                         net (fo=2, routed)           1.077    12.553    uut4/conv1__228_carry__6_n_6
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.331    12.884 r  uut4/conv1__360_carry__3_i_2/O
                         net (fo=2, routed)           0.872    13.756    uut4/conv1__360_carry__3_i_2_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.332    14.088 r  uut4/conv1__360_carry__3_i_6/O
                         net (fo=1, routed)           0.000    14.088    uut4/conv1__360_carry__3_i_6_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.486 r  uut4/conv1__360_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.486    uut4/conv1__360_carry__3_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.725 r  uut4/conv1__360_carry__4/O[2]
                         net (fo=3, routed)           0.826    15.551    uut4/conv1__360_carry__4_n_5
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.302    15.853 r  uut4/conv1__467_carry__1_i_3/O
                         net (fo=1, routed)           0.000    15.853    uut4/conv1__467_carry__1_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  uut4/conv1__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.403    uut4/conv1__467_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.625 r  uut4/conv1__467_carry__2/O[0]
                         net (fo=3, routed)           1.131    17.756    uut4/conv1__467_carry__2_n_7
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.299    18.055 r  uut4/conv1__553_carry__2_i_1/O
                         net (fo=1, routed)           0.635    18.690    uut4/conv1__553_carry__2_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.086 r  uut4/conv1__553_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.086    uut4/conv1__553_carry__2_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.203 r  uut4/conv1__553_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.203    uut4/conv1__553_carry__3_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.320 r  uut4/conv1__553_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.320    uut4/conv1__553_carry__4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  uut4/conv1__553_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.437    uut4/conv1__553_carry__5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.554 r  uut4/conv1__553_carry__6/CO[3]
                         net (fo=9, routed)           1.468    21.022    uut4/conv1__553_carry__6_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.124    21.146 r  uut4/conv[3]_i_3/O
                         net (fo=1, routed)           0.783    21.929    uut4/conv[3]_i_3_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    22.053 r  uut4/conv[3]_i_2/O
                         net (fo=1, routed)           0.159    22.212    uut4/conv[3]_i_2_n_0
    SLICE_X0Y32          LUT5 (Prop_lut5_I0_O)        0.124    22.336 r  uut4/conv[3]_i_1/O
                         net (fo=1, routed)           0.000    22.336    uut4/conv[3]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  uut4/conv_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut4/conv_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.303ns  (logic 7.967ns (37.399%)  route 13.336ns (62.601%))
  Logic Levels:           28  (CARRY4=17 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  uut4/sum_reg[2]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut4/sum_reg[2]/Q
                         net (fo=21, routed)          1.567     2.085    uut4/sum_reg_n_0_[2]
    SLICE_X7Y30          LUT1 (Prop_lut1_I0_O)        0.124     2.209 r  uut4/conv20_carry_i_4/O
                         net (fo=1, routed)           0.000     2.209    uut4/conv20_carry_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.759 r  uut4/conv20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    uut4/conv20_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.093 r  uut4/conv20_carry__0/O[1]
                         net (fo=18, routed)          1.845     4.937    uut4/conv3[6]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.303     5.240 r  uut4/conv1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.240    uut4/conv1_carry__1_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.790 r  uut4/conv1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.790    uut4/conv1_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  uut4/conv1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.904    uut4/conv1_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  uut4/conv1_carry__3/CO[3]
                         net (fo=27, routed)          1.544     7.562    uut4/conv1_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.142 r  uut4/conv1__228_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.142    uut4/conv1__228_carry__5_i_9_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 f  uut4/conv1__228_carry__6_i_7/CO[0]
                         net (fo=33, routed)          1.438     9.852    uut4/conv1__228_carry__6_i_7_n_3
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.373    10.225 r  uut4/conv1__228_carry__6_i_1/O
                         net (fo=6, routed)           0.901    11.125    uut4/conv1__228_carry__6_i_1_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124    11.249 r  uut4/conv1__228_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.249    uut4/conv1__228_carry__6_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.476 r  uut4/conv1__228_carry__6/O[1]
                         net (fo=2, routed)           1.077    12.553    uut4/conv1__228_carry__6_n_6
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.331    12.884 r  uut4/conv1__360_carry__3_i_2/O
                         net (fo=2, routed)           0.872    13.756    uut4/conv1__360_carry__3_i_2_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.332    14.088 r  uut4/conv1__360_carry__3_i_6/O
                         net (fo=1, routed)           0.000    14.088    uut4/conv1__360_carry__3_i_6_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.486 r  uut4/conv1__360_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.486    uut4/conv1__360_carry__3_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.725 r  uut4/conv1__360_carry__4/O[2]
                         net (fo=3, routed)           0.826    15.551    uut4/conv1__360_carry__4_n_5
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.302    15.853 r  uut4/conv1__467_carry__1_i_3/O
                         net (fo=1, routed)           0.000    15.853    uut4/conv1__467_carry__1_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  uut4/conv1__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.403    uut4/conv1__467_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.625 r  uut4/conv1__467_carry__2/O[0]
                         net (fo=3, routed)           1.131    17.756    uut4/conv1__467_carry__2_n_7
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.299    18.055 r  uut4/conv1__553_carry__2_i_1/O
                         net (fo=1, routed)           0.635    18.690    uut4/conv1__553_carry__2_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.086 r  uut4/conv1__553_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.086    uut4/conv1__553_carry__2_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.203 r  uut4/conv1__553_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.203    uut4/conv1__553_carry__3_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.320 r  uut4/conv1__553_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.320    uut4/conv1__553_carry__4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  uut4/conv1__553_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.437    uut4/conv1__553_carry__5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.554 r  uut4/conv1__553_carry__6/CO[3]
                         net (fo=9, routed)           1.161    20.715    uut4/conv1__553_carry__6_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124    20.839 r  uut4/conv[4]_i_5/O
                         net (fo=8, routed)           0.340    21.179    uut4/conv[4]_i_5_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.124    21.303 r  uut4/conv[1]_i_1/O
                         net (fo=1, routed)           0.000    21.303    uut4/conv[1]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  uut4/conv_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/sum_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut4/conv_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.168ns  (logic 7.843ns (37.051%)  route 13.325ns (62.949%))
  Logic Levels:           27  (CARRY4=17 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  uut4/sum_reg[2]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uut4/sum_reg[2]/Q
                         net (fo=21, routed)          1.567     2.085    uut4/sum_reg_n_0_[2]
    SLICE_X7Y30          LUT1 (Prop_lut1_I0_O)        0.124     2.209 r  uut4/conv20_carry_i_4/O
                         net (fo=1, routed)           0.000     2.209    uut4/conv20_carry_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.759 r  uut4/conv20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.759    uut4/conv20_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.093 r  uut4/conv20_carry__0/O[1]
                         net (fo=18, routed)          1.845     4.937    uut4/conv3[6]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.303     5.240 r  uut4/conv1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.240    uut4/conv1_carry__1_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.790 r  uut4/conv1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.790    uut4/conv1_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  uut4/conv1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.904    uut4/conv1_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  uut4/conv1_carry__3/CO[3]
                         net (fo=27, routed)          1.544     7.562    uut4/conv1_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.142 r  uut4/conv1__228_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.142    uut4/conv1__228_carry__5_i_9_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.413 f  uut4/conv1__228_carry__6_i_7/CO[0]
                         net (fo=33, routed)          1.438     9.852    uut4/conv1__228_carry__6_i_7_n_3
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.373    10.225 r  uut4/conv1__228_carry__6_i_1/O
                         net (fo=6, routed)           0.901    11.125    uut4/conv1__228_carry__6_i_1_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124    11.249 r  uut4/conv1__228_carry__6_i_5/O
                         net (fo=1, routed)           0.000    11.249    uut4/conv1__228_carry__6_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.476 r  uut4/conv1__228_carry__6/O[1]
                         net (fo=2, routed)           1.077    12.553    uut4/conv1__228_carry__6_n_6
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.331    12.884 r  uut4/conv1__360_carry__3_i_2/O
                         net (fo=2, routed)           0.872    13.756    uut4/conv1__360_carry__3_i_2_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.332    14.088 r  uut4/conv1__360_carry__3_i_6/O
                         net (fo=1, routed)           0.000    14.088    uut4/conv1__360_carry__3_i_6_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.486 r  uut4/conv1__360_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.486    uut4/conv1__360_carry__3_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.725 r  uut4/conv1__360_carry__4/O[2]
                         net (fo=3, routed)           0.826    15.551    uut4/conv1__360_carry__4_n_5
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.302    15.853 r  uut4/conv1__467_carry__1_i_3/O
                         net (fo=1, routed)           0.000    15.853    uut4/conv1__467_carry__1_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  uut4/conv1__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.403    uut4/conv1__467_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.625 r  uut4/conv1__467_carry__2/O[0]
                         net (fo=3, routed)           1.131    17.756    uut4/conv1__467_carry__2_n_7
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.299    18.055 r  uut4/conv1__553_carry__2_i_1/O
                         net (fo=1, routed)           0.635    18.690    uut4/conv1__553_carry__2_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.086 r  uut4/conv1__553_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.086    uut4/conv1__553_carry__2_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.203 r  uut4/conv1__553_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.203    uut4/conv1__553_carry__3_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.320 r  uut4/conv1__553_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.320    uut4/conv1__553_carry__4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.437 r  uut4/conv1__553_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.437    uut4/conv1__553_carry__5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.554 r  uut4/conv1__553_carry__6/CO[3]
                         net (fo=9, routed)           1.490    21.044    uut4/conv1__553_carry__6_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124    21.168 r  uut4/conv[0]_i_1/O
                         net (fo=1, routed)           0.000    21.168    uut4/conv[0]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  uut4/conv_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/w_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut4/offset_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.494ns  (logic 5.283ns (42.283%)  route 7.211ns (57.717%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  uut4/w_addr_reg[0]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut4/w_addr_reg[0]/Q
                         net (fo=20, routed)          1.001     1.519    uut4/addr_conv_0[0]
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.175 r  uut4/offset1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.175    uut4/offset1_carry_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.289 r  uut4/offset1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.298    uut4/offset1_carry__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.632 r  uut4/offset1_carry__1/O[1]
                         net (fo=3, routed)           0.688     3.320    uut4/offset1_carry__1_n_6
    SLICE_X5Y24          LUT3 (Prop_lut3_I1_O)        0.328     3.648 r  uut4/offset1__41_carry__0_i_4/O
                         net (fo=2, routed)           0.820     4.468    uut4/offset1__41_carry__0_i_4_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.332     4.800 r  uut4/offset1__41_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.800    uut4/offset1__41_carry__0_i_8_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.332 r  uut4/offset1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.332    uut4/offset1__41_carry__0_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.666 r  uut4/offset1__41_carry__1/O[1]
                         net (fo=1, routed)           0.470     6.136    uut4/offset1__41_carry__1_n_6
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     6.686 r  uut4/offset1__67_carry/O[0]
                         net (fo=1, routed)           0.803     7.489    uut4/offset1__67_carry_n_7
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.299     7.788 r  uut4/offset1__73_carry_i_1/O
                         net (fo=1, routed)           0.000     7.788    uut4/offset1__73_carry_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.189 r  uut4/offset1__73_carry/CO[3]
                         net (fo=1, routed)           0.000     8.189    uut4/offset1__73_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.523 r  uut4/offset1__73_carry__0/O[1]
                         net (fo=1, routed)           0.721     9.244    uut4/offset1__73_carry__0_n_6
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.303     9.547 r  uut4/offset[7]_i_3/O
                         net (fo=1, routed)           0.803    10.349    uut4/offset[7]_i_3_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124    10.473 r  uut4/offset[7]_i_1/O
                         net (fo=9, routed)           1.253    11.726    uut4/CEA2
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.850 r  uut4/offset[5]_i_1/O
                         net (fo=1, routed)           0.644    12.494    uut4/offset[5]_i_1_n_0
    SLICE_X10Y23         FDRE                                         r  uut4/offset_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/address2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut3/din2_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.961ns  (logic 3.226ns (26.971%)  route 8.735ns (73.029%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE                         0.000     0.000 r  uut3/address2_reg[5]/C
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut3/address2_reg[5]/Q
                         net (fo=26, routed)          1.929     2.447    uut3/Q[4]
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.153     2.600 r  uut3/din2_reg5_carry_i_1/O
                         net (fo=4, routed)           0.860     3.460    uut3/din2_reg5_carry_i_1_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.327     3.787 r  uut3/din2_reg5_carry_i_4/O
                         net (fo=1, routed)           0.000     3.787    uut3/din2_reg5_carry_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.163 r  uut3/din2_reg5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.163    uut3/din2_reg5_carry_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  uut3/din2_reg5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.280    uut3/din2_reg5_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.499 r  uut3/din2_reg5_carry__1/O[0]
                         net (fo=17, routed)          1.176     5.676    uut3/din2_reg5_carry__1_n_7
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.295     5.971 r  uut3/din2_reg5__15_carry__0_i_9/O
                         net (fo=1, routed)           1.127     7.098    uut3/din2_reg5__15_carry__0_i_9_n_0
    SLICE_X7Y21          LUT3 (Prop_lut3_I1_O)        0.124     7.222 r  uut3/din2_reg5__15_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.222    uut3/din2_reg5__15_carry__0_i_6_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.758 r  uut3/din2_reg5__15_carry__0/CO[2]
                         net (fo=1, routed)           0.814     8.571    uut3/din2_reg5__15_carry__0_n_1
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.313     8.884 r  uut3/address10_carry__0_i_9/O
                         net (fo=10, routed)          0.809     9.693    uut3/address10_carry__0_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  uut3/address10_carry__1_i_1/O
                         net (fo=3, routed)           0.682    10.499    uut3/address12[4]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.124    10.623 r  uut3/din2_reg[7]_i_1/O
                         net (fo=8, routed)           1.338    11.961    uut3/din2_reg[7]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  uut3/din2_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut3/address1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addr_top_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  uut3/address1_reg[9]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut3/address1_reg[9]/Q
                         net (fo=1, routed)           0.054     0.195    uut1/Q[9]
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.045     0.240 r  uut1/addr_top[9]_i_1/O
                         net (fo=1, routed)           0.000     0.240    uut1_n_3
    SLICE_X5Y19          FDRE                                         r  addr_top_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/conv_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_processed_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  uut4/conv_reg[1]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut4/conv_reg[1]/Q
                         net (fo=1, routed)           0.106     0.247    din_conv_0[1]
    SLICE_X2Y32          FDRE                                         r  din_processed_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut4/conv_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_processed_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  uut4/conv_reg[0]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut4/conv_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    din_conv_0[0]
    SLICE_X2Y32          FDRE                                         r  din_processed_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/rxshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/rxshiftreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE                         0.000     0.000 r  uut1/rxshiftreg_reg[4]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut1/rxshiftreg_reg[4]/Q
                         net (fo=2, routed)           0.122     0.263    uut1/p_1_in[3]
    SLICE_X6Y19          FDRE                                         r  uut1/rxshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/din_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_top_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.775%)  route 0.126ns (47.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  uut1/din_reg[6]/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut1/din_reg[6]/Q
                         net (fo=1, routed)           0.126     0.267    din_imrx[6]
    SLICE_X6Y18          FDRE                                         r  din_top_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din_padded_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE                         0.000     0.000 r  din_padded_reg[3]/C
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  din_padded_reg[3]/Q
                         net (fo=1, routed)           0.106     0.270    <hidden>
    RAMB36_X0Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din_padded_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.282%)  route 0.108ns (39.718%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE                         0.000     0.000 r  din_padded_reg[7]/C
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  din_padded_reg[7]/Q
                         net (fo=1, routed)           0.108     0.272    <hidden>
    RAMB36_X0Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_pad_0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut3/din2_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE                         0.000     0.000 r  dout_pad_0_reg[1]/C
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dout_pad_0_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    uut3/din2_reg_reg[7]_0[1]
    SLICE_X9Y24          FDRE                                         r  uut3/din2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_pad_0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut3/din2_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE                         0.000     0.000 r  dout_pad_0_reg[3]/C
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dout_pad_0_reg[3]/Q
                         net (fo=1, routed)           0.112     0.276    uut3/din2_reg_reg[7]_0[3]
    SLICE_X8Y26          FDRE                                         r  uut3/din2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_pad_0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut3/din2_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE                         0.000     0.000 r  dout_pad_0_reg[5]/C
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dout_pad_0_reg[5]/Q
                         net (fo=1, routed)           0.112     0.276    uut3/din2_reg_reg[7]_0[5]
    SLICE_X8Y26          FDRE                                         r  uut3/din2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





