

================================================================
== Vivado HLS Report for 'dut_backproj'
================================================================
* Date:           Mon Dec  5 02:26:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3136010|  3136010|  3136010|  3136010|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- LOOP_ROW_LOOP_COL_LOOP_DOT_PROD  |  3136008|  3136008|        13|          4|          1|  784000|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    167|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    186|
|Register         |        -|      -|     261|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      5|     609|   1066|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U2   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |A_U    |dut_backproj_A  |        2|  0|   0|   784|   32|     1|        25088|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                |        2|  0|   0|   784|   32|     1|        25088|
    +-------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next2_fu_183_p2  |     +    |      0|  0|  20|          20|           1|
    |indvar_flatten_op_fu_275_p2     |     +    |      0|  0|  17|          17|           1|
    |j_2_fu_233_p2                   |     +    |      0|  0|   7|           7|           1|
    |k_2_fu_307_p2                   |     +    |      0|  0|  10|          10|           1|
    |ap_sig_126                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_205                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_98                       |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_227_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten2_fu_177_p2     |   icmp   |      0|  0|   7|          20|          20|
    |exitcond_flatten_fu_189_p2      |   icmp   |      0|  0|   6|          17|          17|
    |exitcond_fu_221_p2              |   icmp   |      0|  0|   4|          10|           9|
    |tmp31_fu_203_p2                 |   icmp   |      0|  0|   3|           7|           1|
    |tmp_1_fu_293_p2                 |   icmp   |      0|  0|   4|          10|           1|
    |tmp_4_fu_302_p2                 |   icmp   |      0|  0|   4|          10|           9|
    |tmp_mid1_fu_253_p2              |   icmp   |      0|  0|   3|           7|           1|
    |tmp_17_fu_239_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_mid_fu_209_p2               |    or    |      0|  0|   1|           1|           1|
    |grp_fu_168_p0                   |  select  |      0|  0|  32|           1|           1|
    |indvar_flatten_next_fu_281_p3   |  select  |      0|  0|  17|           1|           1|
    |j_mid2_fu_267_p3                |  select  |      0|  0|   7|           1|           7|
    |j_mid_fu_195_p3                 |  select  |      0|  0|   7|           1|           1|
    |k_mid2_fu_245_p3                |  select  |      0|  0|  10|           1|           1|
    |tmp_mid2_fu_259_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_215_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 167|         148|          82|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |A_address0                     |  10|          3|   10|         30|
    |ap_NS_fsm                      |   1|          7|    1|          7|
    |ap_reg_ppiten_pp0_it3          |   1|          2|    1|          2|
    |indvar_flatten2_phi_fu_116_p4  |  20|          2|   20|         40|
    |indvar_flatten2_reg_112        |  20|          2|   20|         40|
    |indvar_flatten_phi_fu_127_p4   |  17|          2|   17|         34|
    |indvar_flatten_reg_123         |  17|          2|   17|         34|
    |j_phi_fu_138_p4                |   7|          2|    7|         14|
    |j_reg_134                      |   7|          2|    7|         14|
    |k_phi_fu_161_p4                |  10|          2|   10|         20|
    |k_reg_157                      |  10|          2|   10|         20|
    |p_03_2_phi_fu_149_p4           |  32|          2|   32|         64|
    |p_03_2_reg_145                 |  32|          2|   32|         64|
    |strm_in_V_blk_n                |   1|          2|    1|          2|
    |strm_out_V_blk_n               |   1|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 186|         36|  186|        387|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                 |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_1_reg_352_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_flatten2_reg_320             |   1|   0|    1|          0|
    |indvar_flatten2_reg_112               |  20|   0|   20|          0|
    |indvar_flatten_next2_reg_324          |  20|   0|   20|          0|
    |indvar_flatten_next_reg_347           |  17|   0|   17|          0|
    |indvar_flatten_reg_123                |  17|   0|   17|          0|
    |j_mid2_reg_342                        |   7|   0|    7|          0|
    |j_reg_134                             |   7|   0|    7|          0|
    |k_2_reg_371                           |  10|   0|   10|          0|
    |k_mid2_reg_329                        |  10|   0|   10|          0|
    |k_reg_157                             |  10|   0|   10|          0|
    |p_03_2_reg_145                        |  32|   0|   32|          0|
    |result_reg_391                        |  32|   0|   32|          0|
    |tmp_1_reg_352                         |   1|   0|    1|          0|
    |tmp_3_reg_381                         |  32|   0|   32|          0|
    |tmp_4_reg_367                         |   1|   0|    1|          0|
    |tmp_74_reg_362                        |  32|   0|   32|          0|
    |tmp_mid2_reg_338                      |   1|   0|    1|          0|
    |exitcond_flatten2_reg_320             |   0|   1|    1|          0|
    |tmp_4_reg_367                         |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 261|   2|  263|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_backproj | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 4, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_21 [1/1] 0.00ns
:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: A [1/1] 2.71ns
:2  %A = alloca [784 x float], align 16

ST_1: stg_19 [1/1] 1.57ns
:3  br label %1


 <State 2>: 8.73ns
ST_2: indvar_flatten2 [1/1] 0.00ns
:0  %indvar_flatten2 = phi i20 [ 0, %0 ], [ %indvar_flatten_next2, %._crit_edge8 ]

ST_2: indvar_flatten [1/1] 0.00ns
:1  %indvar_flatten = phi i17 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge8 ]

ST_2: j [1/1] 0.00ns
:2  %j = phi i7 [ 0, %0 ], [ %j_mid2, %._crit_edge8 ]

ST_2: p_03_2 [1/1] 0.00ns
:3  %p_03_2 = phi float [ 0.000000e+00, %0 ], [ %result, %._crit_edge8 ]

ST_2: k [1/1] 0.00ns
:4  %k = phi i10 [ 0, %0 ], [ %k_2, %._crit_edge8 ]

ST_2: exitcond_flatten2 [1/1] 2.34ns
:5  %exitcond_flatten2 = icmp eq i20 %indvar_flatten2, -264576

ST_2: indvar_flatten_next2 [1/1] 2.08ns
:6  %indvar_flatten_next2 = add i20 %indvar_flatten2, 1

ST_2: stg_27 [1/1] 0.00ns
:7  br i1 %exitcond_flatten2, label %4, label %.reset6

ST_2: exitcond_flatten [1/1] 2.30ns
.reset6:2  %exitcond_flatten = icmp eq i17 %indvar_flatten, -52672

ST_2: j_mid [1/1] 1.37ns
.reset6:3  %j_mid = select i1 %exitcond_flatten, i7 0, i7 %j

ST_2: tmp31 [1/1] 1.97ns
.reset6:4  %tmp31 = icmp eq i7 %j, 0

ST_2: tmp_mid [1/1] 0.00ns (grouped into LUT with out node tmp_mid2)
.reset6:5  %tmp_mid = or i1 %exitcond_flatten, %tmp31

ST_2: not_exitcond_flatten [1/1] 0.00ns (grouped into LUT with out node exitcond_mid)
.reset6:6  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_2: exitcond [1/1] 2.07ns
.reset6:7  %exitcond = icmp eq i10 %k, -240

ST_2: exitcond_mid [1/1] 1.37ns (out node of the LUT)
.reset6:8  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

ST_2: j_2 [1/1] 1.72ns
.reset6:9  %j_2 = add i7 %j_mid, 1

ST_2: tmp_17 [1/1] 0.00ns (grouped into LUT with out node k_mid2)
.reset6:11  %tmp_17 = or i1 %exitcond_mid, %exitcond_flatten

ST_2: k_mid2 [1/1] 1.37ns (out node of the LUT)
.reset6:12  %k_mid2 = select i1 %tmp_17, i10 0, i10 %k

ST_2: tmp_mid1 [1/1] 1.97ns
.reset6:13  %tmp_mid1 = icmp eq i7 %j_2, 0

ST_2: tmp_mid2 [1/1] 1.37ns (out node of the LUT)
.reset6:14  %tmp_mid2 = select i1 %exitcond_mid, i1 %tmp_mid1, i1 %tmp_mid

ST_2: j_mid2 [1/1] 1.37ns
.reset6:15  %j_mid2 = select i1 %exitcond_mid, i7 %j_2, i7 %j_mid

ST_2: stg_41 [1/1] 0.00ns
.reset6:19  br i1 %tmp_mid2, label %2, label %._crit_edge

ST_2: indvar_flatten_op [1/1] 2.08ns
._crit_edge8:2  %indvar_flatten_op = add i17 %indvar_flatten, 1

ST_2: indvar_flatten_next [1/1] 1.37ns
._crit_edge8:3  %indvar_flatten_next = select i1 %exitcond_flatten, i17 1, i17 %indvar_flatten_op


 <State 3>: 7.08ns
ST_3: tmp [1/1] 4.38ns
:0  %tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_3: tmp_s [1/1] 0.00ns
:1  %tmp_s = zext i10 %k_mid2 to i64

ST_3: A_addr [1/1] 0.00ns
:2  %A_addr = getelementptr inbounds [784 x float]* %A, i64 0, i64 %tmp_s

ST_3: stg_47 [1/1] 2.71ns
:3  store float %tmp, float* %A_addr, align 4


 <State 4>: 4.38ns
ST_4: tmp_1 [1/1] 2.07ns
._crit_edge:0  %tmp_1 = icmp eq i10 %k_mid2, 0

ST_4: tmp_2 [1/1] 0.00ns
._crit_edge:2  %tmp_2 = zext i10 %k_mid2 to i64

ST_4: A_addr_3 [1/1] 0.00ns
._crit_edge:3  %A_addr_3 = getelementptr inbounds [784 x float]* %A, i64 0, i64 %tmp_2

ST_4: A_load [2/2] 2.71ns
._crit_edge:4  %A_load = load float* %A_addr_3, align 4

ST_4: tmp_74 [1/1] 4.38ns
._crit_edge:5  %tmp_74 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_4: tmp_4 [1/1] 2.07ns
._crit_edge:8  %tmp_4 = icmp eq i10 %k_mid2, -241

ST_4: stg_54 [1/1] 0.00ns
._crit_edge:9  br i1 %tmp_4, label %3, label %._crit_edge8

ST_4: k_2 [1/1] 1.84ns
._crit_edge8:1  %k_2 = add i10 %k_mid2, 1


 <State 5>: 8.41ns
ST_5: A_load [1/2] 2.71ns
._crit_edge:4  %A_load = load float* %A_addr_3, align 4

ST_5: tmp_3 [4/4] 5.70ns
._crit_edge:6  %tmp_3 = fmul float %A_load, %tmp_74


 <State 6>: 5.70ns
ST_6: tmp_3 [3/4] 5.70ns
._crit_edge:6  %tmp_3 = fmul float %A_load, %tmp_74


 <State 7>: 5.70ns
ST_7: tmp_3 [2/4] 5.70ns
._crit_edge:6  %tmp_3 = fmul float %A_load, %tmp_74


 <State 8>: 5.70ns
ST_8: tmp_3 [1/4] 5.70ns
._crit_edge:6  %tmp_3 = fmul float %A_load, %tmp_74


 <State 9>: 8.63ns
ST_9: p_03_2_22 [1/1] 1.37ns
._crit_edge:1  %p_03_2_22 = select i1 %tmp_1, float 0.000000e+00, float %p_03_2

ST_9: result [5/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 10>: 7.26ns
ST_10: result [4/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 11>: 7.26ns
ST_11: result [3/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 12>: 7.26ns
ST_12: result [2/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 13>: 7.26ns
ST_13: result [1/5] 7.26ns
._crit_edge:7  %result = fadd float %p_03_2_22, %tmp_3


 <State 14>: 4.38ns
ST_14: stg_67 [1/1] 0.00ns
.reset6:0  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @LOOP_ROW_LOOP_COL_LOOP_DOT_PRO)

ST_14: empty_24 [1/1] 0.00ns
.reset6:1  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784000, i64 784000, i64 784000)

ST_14: stg_69 [1/1] 0.00ns
.reset6:10  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @LOOP_COL_LOOP_DOT_PROD_str)

ST_14: stg_70 [1/1] 0.00ns
.reset6:16  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1806) nounwind

ST_14: tmp_9 [1/1] 0.00ns
.reset6:17  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str1806)

ST_14: stg_72 [1/1] 0.00ns
.reset6:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_14: stg_73 [1/1] 0.00ns
:4  br label %._crit_edge

ST_14: stg_74 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %result)

ST_14: stg_75 [1/1] 0.00ns
:1  br label %._crit_edge8

ST_14: empty_23 [1/1] 0.00ns
._crit_edge8:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str1806, i32 %tmp_9)

ST_14: stg_77 [1/1] 0.00ns
._crit_edge8:4  br label %1


 <State 15>: 0.00ns
ST_15: stg_78 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 0000000000000000]
empty_21             (specinterface    ) [ 0000000000000000]
A                    (alloca           ) [ 0011111111111110]
stg_19               (br               ) [ 0111111111111110]
indvar_flatten2      (phi              ) [ 0010000000000000]
indvar_flatten       (phi              ) [ 0010000000000000]
j                    (phi              ) [ 0010000000000000]
p_03_2               (phi              ) [ 0011111111000000]
k                    (phi              ) [ 0010000000000000]
exitcond_flatten2    (icmp             ) [ 0011111111111110]
indvar_flatten_next2 (add              ) [ 0111111111111110]
stg_27               (br               ) [ 0000000000000000]
exitcond_flatten     (icmp             ) [ 0000000000000000]
j_mid                (select           ) [ 0000000000000000]
tmp31                (icmp             ) [ 0000000000000000]
tmp_mid              (or               ) [ 0000000000000000]
not_exitcond_flatten (xor              ) [ 0000000000000000]
exitcond             (icmp             ) [ 0000000000000000]
exitcond_mid         (and              ) [ 0000000000000000]
j_2                  (add              ) [ 0000000000000000]
tmp_17               (or               ) [ 0000000000000000]
k_mid2               (select           ) [ 0001100000000000]
tmp_mid1             (icmp             ) [ 0000000000000000]
tmp_mid2             (select           ) [ 0011111111111110]
j_mid2               (select           ) [ 0111111111111110]
stg_41               (br               ) [ 0000000000000000]
indvar_flatten_op    (add              ) [ 0000000000000000]
indvar_flatten_next  (select           ) [ 0111111111111110]
tmp                  (read             ) [ 0000000000000000]
tmp_s                (zext             ) [ 0000000000000000]
A_addr               (getelementptr    ) [ 0000000000000000]
stg_47               (store            ) [ 0000000000000000]
tmp_1                (icmp             ) [ 0011111111000000]
tmp_2                (zext             ) [ 0000000000000000]
A_addr_3             (getelementptr    ) [ 0000010000000000]
tmp_74               (read             ) [ 0011111110000000]
tmp_4                (icmp             ) [ 0011111111111110]
stg_54               (br               ) [ 0000000000000000]
k_2                  (add              ) [ 0111111111111110]
A_load               (load             ) [ 0011101110000000]
tmp_3                (fmul             ) [ 0011110001111100]
p_03_2_22            (select           ) [ 0011110000111100]
result               (fadd             ) [ 0110000000000010]
stg_67               (specloopname     ) [ 0000000000000000]
empty_24             (speclooptripcount) [ 0000000000000000]
stg_69               (specloopname     ) [ 0000000000000000]
stg_70               (specloopname     ) [ 0000000000000000]
tmp_9                (specregionbegin  ) [ 0000000000000000]
stg_72               (specpipeline     ) [ 0000000000000000]
stg_73               (br               ) [ 0000000000000000]
stg_74               (write            ) [ 0000000000000000]
stg_75               (br               ) [ 0000000000000000]
empty_23             (specregionend    ) [ 0000000000000000]
stg_77               (br               ) [ 0111111111111110]
stg_78               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_ROW_LOOP_COL_LOOP_DOT_PRO"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_COL_LOOP_DOT_PROD_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="A_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 tmp_74/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_74_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_74/14 "/>
</bind>
</comp>

<comp id="93" class="1004" name="A_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="10" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_47/3 A_load/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="A_addr_3_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="indvar_flatten2_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="20" slack="1"/>
<pin id="114" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten2_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="20" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="indvar_flatten_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="17" slack="1"/>
<pin id="125" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="17" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="j_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="p_03_2_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_03_2 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_03_2_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_03_2/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="k_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="1"/>
<pin id="159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="k_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="10" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="result/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="exitcond_flatten2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="20" slack="0"/>
<pin id="179" dir="0" index="1" bw="20" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten_next2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="20" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="exitcond_flatten_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="0"/>
<pin id="191" dir="0" index="1" bw="17" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_mid_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp31_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp31/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_mid_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_mid/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="not_exitcond_flatten_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="exitcond_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="10" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond_mid_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="j_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_17_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="k_mid2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_mid1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_mid2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_mid2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="indvar_flatten_op_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="17" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten_next_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="17" slack="0"/>
<pin id="284" dir="0" index="2" bw="17" slack="0"/>
<pin id="285" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="2"/>
<pin id="295" dir="0" index="1" bw="10" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="2"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="2"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="k_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="2"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_03_2_22_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="5"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="7"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_03_2_22/9 "/>
</bind>
</comp>

<comp id="320" class="1005" name="exitcond_flatten2_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="indvar_flatten_next2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="20" slack="0"/>
<pin id="326" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="k_mid2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="1"/>
<pin id="331" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_mid2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="j_mid2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten_next_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="17" slack="0"/>
<pin id="349" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="5"/>
<pin id="354" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="A_addr_3_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="1"/>
<pin id="359" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_74_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_4_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="10"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="k_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="1"/>
<pin id="373" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="A_load_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_3_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="p_03_2_22_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_03_2_22 "/>
</bind>
</comp>

<comp id="391" class="1005" name="result_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="72" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="80" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="105" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="99" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="116" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="116" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="127" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="138" pin="4"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="138" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="189" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="189" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="161" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="215" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="195" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="227" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="189" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="161" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="233" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="227" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="209" pin="2"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="227" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="233" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="195" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="127" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="189" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="275" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="145" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="323"><net_src comp="177" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="183" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="332"><net_src comp="245" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="341"><net_src comp="259" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="267" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="350"><net_src comp="281" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="355"><net_src comp="293" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="360"><net_src comp="105" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="365"><net_src comp="80" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="370"><net_src comp="302" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="307" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="379"><net_src comp="99" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="384"><net_src comp="172" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="389"><net_src comp="312" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="394"><net_src comp="168" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_in_V | {}
	Port: strm_out_V | {14 }
 - Input state : 
	Port: dut_backproj : strm_in_V | {3 4 }
	Port: dut_backproj : strm_out_V | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		stg_27 : 2
		exitcond_flatten : 1
		j_mid : 2
		tmp31 : 1
		tmp_mid : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		j_2 : 3
		tmp_17 : 2
		k_mid2 : 2
		tmp_mid1 : 4
		tmp_mid2 : 5
		j_mid2 : 2
		stg_41 : 6
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		A_addr : 1
		stg_47 : 2
	State 4
		A_addr_3 : 1
		A_load : 2
		stg_54 : 1
	State 5
		tmp_3 : 1
	State 6
	State 7
	State 8
	State 9
		result : 1
	State 10
	State 11
	State 12
	State 13
	State 14
		empty_23 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_168         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_172         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|          |         j_mid_fu_195        |    0    |    0    |    7    |
|          |        k_mid2_fu_245        |    0    |    0    |    10   |
|  select  |       tmp_mid2_fu_259       |    0    |    0    |    1    |
|          |        j_mid2_fu_267        |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_281 |    0    |    0    |    17   |
|          |       p_03_2_22_fu_312      |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next2_fu_183 |    0    |    0    |    20   |
|    add   |          j_2_fu_233         |    0    |    0    |    7    |
|          |   indvar_flatten_op_fu_275  |    0    |    0    |    17   |
|          |          k_2_fu_307         |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten2_fu_177  |    0    |    0    |    7    |
|          |   exitcond_flatten_fu_189   |    0    |    0    |    6    |
|          |         tmp31_fu_203        |    0    |    0    |    3    |
|   icmp   |       exitcond_fu_221       |    0    |    0    |    4    |
|          |       tmp_mid1_fu_253       |    0    |    0    |    3    |
|          |         tmp_1_fu_293        |    0    |    0    |    4    |
|          |         tmp_4_fu_302        |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_mid_fu_209       |    0    |    0    |    1    |
|          |        tmp_17_fu_239        |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_215 |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |     exitcond_mid_fu_227     |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|   read   |        grp_read_fu_80       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |      stg_74_write_fu_86     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_s_fu_289        |    0    |    0    |    0    |
|          |         tmp_2_fu_298        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   348   |   874   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      A_addr_3_reg_357      |   10   |
|       A_load_reg_376       |   32   |
|  exitcond_flatten2_reg_320 |    1   |
|   indvar_flatten2_reg_112  |   20   |
|indvar_flatten_next2_reg_324|   20   |
| indvar_flatten_next_reg_347|   17   |
|   indvar_flatten_reg_123   |   17   |
|       j_mid2_reg_342       |    7   |
|          j_reg_134         |    7   |
|         k_2_reg_371        |   10   |
|       k_mid2_reg_329       |   10   |
|          k_reg_157         |   10   |
|      p_03_2_22_reg_386     |   32   |
|       p_03_2_reg_145       |   32   |
|       result_reg_391       |   32   |
|        tmp_1_reg_352       |    1   |
|        tmp_3_reg_381       |   32   |
|        tmp_4_reg_367       |    1   |
|       tmp_74_reg_362       |   32   |
|      tmp_mid2_reg_338      |    1   |
+----------------------------+--------+
|            Total           |   324  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_99 |  p0  |   3  |  10  |   30   ||    10   |
|  p_03_2_reg_145  |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_168    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_172    |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   222  ||  6.284  ||   106   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |   874  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   106  |
|  Register |    -   |    -   |    -   |   324  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |    6   |   672  |   980  |
+-----------+--------+--------+--------+--------+--------+
