{"schemaVersion":{"patch":0,"major":0,"minor":3},"metadata":{"extendedModule":"VHDLParsing","externalID":"s:11VHDLParsing10RangedTypeO9UtilitiesE10conversion5value2toAA10ExpressionOAI_AA06SignalC0OtF","title":"conversion(value:to:)","modules":[{"name":"Utilities","relatedModules":["VHDLParsing"]}],"symbolKind":"method","role":"symbol","roleHeading":"Instance Method","fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"conversion"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"typeIdentifier","text":"Expression"},{"kind":"text","text":", "},{"kind":"externalParam","text":"to"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"}]},"variants":[{"paths":["\/documentation\/utilities\/vhdlparsing\/rangedtype\/conversion(value:to:)"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/RangedType\/conversion(value:to:)"},"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"conversion"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"},{"kind":"text","text":", "},{"kind":"externalParam","text":"to"},{"kind":"text","text":" "},{"kind":"internalParam","text":"type"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"}]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/RangedType"]]},"kind":"symbol","references":{"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/RangedType":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/RangedType","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"RangedType","preciseIdentifier":"s:11VHDLParsing10RangedTypeO"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"RangedType"}],"title":"RangedType","abstract":[{"text":"Add state calculations.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/rangedtype","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/RangedType/conversion(value:to:)":{"fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"text":"conversion","kind":"identifier"},{"text":"(","kind":"text"},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"to"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/rangedtype\/conversion(value:to:)","type":"topic","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/RangedType\/conversion(value:to:)","title":"conversion(value:to:)","kind":"symbol","abstract":[]},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"}}}