Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug 28 16:22:17 2023
| Host         : radna_stanica running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./fpga_output/post_place_timing_summary.rpt
| Design       : fpga_top_lvl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1551)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (457)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1551)
---------------------------
 There are 93 register/latch pins with no clock driven by root clock pin: scl (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sda (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk_32768Hz_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[0]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[10]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[11]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[12]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[13]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[14]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[15]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[16]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[17]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[18]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[19]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[1]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[20]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[2]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[3]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[4]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[5]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[6]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[7]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[8]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[9]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[0]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[1]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[2]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[3]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (457)
--------------------------------------------------
 There are 457 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.797        0.000                      0                   13        0.373        0.000                      0                   13        4.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.797        0.000                      0                   13        0.373        0.000                      0                   13        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.963ns (30.340%)  route 2.211ns (69.660%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, estimated)       1.550     5.071    clk_IBUF_BUFG
    SLICE_X9Y86          FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.419     5.490 f  counter_reg[8]/Q
                         net (fo=2, estimated)        0.847     6.337    counter_reg_n_0_[8]
    SLICE_X9Y86          LUT4 (Prop_lut4_I0_O)        0.296     6.633 r  counter[11]_i_4/O
                         net (fo=1, estimated)        0.544     7.177    counter[11]_i_4_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  counter[11]_i_2/O
                         net (fo=12, estimated)       0.820     8.121    counter[11]_i_2_n_0
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.245 r  counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.245    counter[6]
    SLICE_X9Y85          FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.257    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, estimated)       1.431    14.779    clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.268    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.031    15.042    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 clk_32768Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_32768Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.903%)  route 0.292ns (61.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.056    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, estimated)       0.557     1.639    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  clk_32768Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDCE (Prop_fdce_C_Q)         0.141     1.780 r  clk_32768Hz_reg/Q
                         net (fo=28, estimated)       0.292     2.072    clk_32768Hz_OBUF
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.045     2.117 r  clk_32768Hz_i_1/O
                         net (fo=1, routed)           0.000     2.117    clk_32768Hz_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  clk_32768Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.287    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.316 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, estimated)       0.825     2.141    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  clk_32768Hz_reg/C
                         clock pessimism             -0.488     1.653    
    SLICE_X9Y84          FDCE (Hold_fdce_C_D)         0.091     1.744    clk_32768Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84    clk_32768Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84    clk_32768Hz_reg/C



