<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p432" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_432{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_432{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_432{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_432{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_432{left:417px;bottom:998px;letter-spacing:-0.12px;}
#t6_432{left:189px;bottom:973px;letter-spacing:-0.15px;}
#t7_432{left:417px;bottom:973px;letter-spacing:-0.12px;}
#t8_432{left:472px;bottom:980px;}
#t9_432{left:85px;bottom:949px;letter-spacing:-0.18px;}
#ta_432{left:146px;bottom:949px;letter-spacing:-0.12px;}
#tb_432{left:189px;bottom:949px;letter-spacing:-0.14px;}
#tc_432{left:417px;bottom:949px;letter-spacing:-0.11px;}
#td_432{left:189px;bottom:924px;letter-spacing:-0.14px;}
#te_432{left:417px;bottom:924px;letter-spacing:-0.12px;}
#tf_432{left:189px;bottom:900px;letter-spacing:-0.13px;}
#tg_432{left:417px;bottom:900px;letter-spacing:-0.12px;}
#th_432{left:189px;bottom:875px;letter-spacing:-0.11px;}
#ti_432{left:417px;bottom:875px;letter-spacing:-0.12px;}
#tj_432{left:417px;bottom:854px;letter-spacing:-0.1px;}
#tk_432{left:85px;bottom:830px;letter-spacing:-0.18px;}
#tl_432{left:142px;bottom:830px;letter-spacing:-0.15px;}
#tm_432{left:189px;bottom:830px;letter-spacing:-0.15px;}
#tn_432{left:417px;bottom:830px;letter-spacing:-0.11px;}
#to_432{left:87px;bottom:805px;letter-spacing:-0.16px;}
#tp_432{left:142px;bottom:805px;letter-spacing:-0.16px;}
#tq_432{left:189px;bottom:805px;letter-spacing:-0.13px;}
#tr_432{left:417px;bottom:805px;letter-spacing:-0.12px;}
#ts_432{left:87px;bottom:781px;letter-spacing:-0.16px;}
#tt_432{left:142px;bottom:781px;letter-spacing:-0.16px;}
#tu_432{left:189px;bottom:781px;letter-spacing:-0.13px;}
#tv_432{left:417px;bottom:781px;letter-spacing:-0.12px;}
#tw_432{left:86px;bottom:756px;letter-spacing:-0.15px;}
#tx_432{left:142px;bottom:756px;letter-spacing:-0.16px;}
#ty_432{left:189px;bottom:756px;letter-spacing:-0.13px;}
#tz_432{left:417px;bottom:756px;letter-spacing:-0.12px;}
#t10_432{left:85px;bottom:732px;letter-spacing:-0.15px;}
#t11_432{left:142px;bottom:732px;letter-spacing:-0.15px;}
#t12_432{left:189px;bottom:732px;letter-spacing:-0.14px;}
#t13_432{left:417px;bottom:732px;letter-spacing:-0.11px;}
#t14_432{left:417px;bottom:710px;letter-spacing:-0.12px;}
#t15_432{left:85px;bottom:686px;letter-spacing:-0.16px;}
#t16_432{left:142px;bottom:686px;letter-spacing:-0.16px;}
#t17_432{left:189px;bottom:686px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_432{left:417px;bottom:686px;letter-spacing:-0.12px;}
#t19_432{left:417px;bottom:664px;letter-spacing:-0.11px;}
#t1a_432{left:85px;bottom:640px;letter-spacing:-0.16px;}
#t1b_432{left:142px;bottom:640px;letter-spacing:-0.16px;}
#t1c_432{left:189px;bottom:640px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_432{left:417px;bottom:640px;letter-spacing:-0.12px;}
#t1e_432{left:417px;bottom:619px;letter-spacing:-0.11px;}
#t1f_432{left:86px;bottom:594px;letter-spacing:-0.17px;}
#t1g_432{left:142px;bottom:594px;letter-spacing:-0.15px;}
#t1h_432{left:189px;bottom:594px;letter-spacing:-0.14px;}
#t1i_432{left:417px;bottom:594px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_432{left:82px;bottom:570px;letter-spacing:-0.17px;}
#t1k_432{left:142px;bottom:570px;letter-spacing:-0.18px;}
#t1l_432{left:189px;bottom:570px;letter-spacing:-0.13px;}
#t1m_432{left:189px;bottom:532px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1n_432{left:189px;bottom:510px;letter-spacing:-0.13px;}
#t1o_432{left:189px;bottom:489px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_432{left:417px;bottom:570px;letter-spacing:-0.11px;}
#t1q_432{left:417px;bottom:553px;letter-spacing:-0.1px;}
#t1r_432{left:417px;bottom:532px;letter-spacing:-0.11px;}
#t1s_432{left:417px;bottom:510px;letter-spacing:-0.11px;}
#t1t_432{left:417px;bottom:489px;letter-spacing:-0.11px;}
#t1u_432{left:82px;bottom:464px;letter-spacing:-0.17px;}
#t1v_432{left:144px;bottom:464px;letter-spacing:-0.17px;}
#t1w_432{left:189px;bottom:464px;letter-spacing:-0.13px;}
#t1x_432{left:417px;bottom:464px;letter-spacing:-0.12px;}
#t1y_432{left:81px;bottom:440px;letter-spacing:-0.17px;}
#t1z_432{left:144px;bottom:440px;letter-spacing:-0.17px;}
#t20_432{left:189px;bottom:440px;letter-spacing:-0.13px;}
#t21_432{left:189px;bottom:385px;letter-spacing:-0.13px;}
#t22_432{left:189px;bottom:364px;letter-spacing:-0.14px;}
#t23_432{left:417px;bottom:440px;letter-spacing:-0.11px;}
#t24_432{left:417px;bottom:423px;letter-spacing:-0.12px;}
#t25_432{left:417px;bottom:402px;letter-spacing:-0.12px;}
#t26_432{left:417px;bottom:380px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t27_432{left:523px;bottom:387px;}
#t28_432{left:429px;bottom:359px;letter-spacing:-0.11px;}
#t29_432{left:429px;bottom:342px;letter-spacing:-0.12px;}
#t2a_432{left:429px;bottom:325px;letter-spacing:-0.13px;}
#t2b_432{left:270px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2c_432{left:356px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2d_432{left:595px;bottom:1086px;letter-spacing:0.12px;}
#t2e_432{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2f_432{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2g_432{left:216px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2h_432{left:585px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2i_432{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2j_432{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_432{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_432{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_432{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_432{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_432{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_432{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts432" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg432Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg432" style="-webkit-user-select: none;"><object width="935" height="1210" data="432/432.svg" type="image/svg+xml" id="pdf432" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_432" class="t s1_432">2-416 </span><span id="t2_432" class="t s1_432">Vol. 4 </span>
<span id="t3_432" class="t s2_432">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_432" class="t s3_432">27 </span><span id="t5_432" class="t s3_432">Clock Frequency Ratio </span>
<span id="t6_432" class="t s3_432">63:28 </span><span id="t7_432" class="t s3_432">Reserved </span>
<span id="t8_432" class="t s4_432">1 </span>
<span id="t9_432" class="t s3_432">33H </span><span id="ta_432" class="t s3_432">51 </span><span id="tb_432" class="t s3_432">MSR_TEST_CTRL </span><span id="tc_432" class="t s3_432">Test Control Register </span>
<span id="td_432" class="t s3_432">29:0 </span><span id="te_432" class="t s3_432">Reserved </span>
<span id="tf_432" class="t s3_432">30 </span><span id="tg_432" class="t s3_432">Streaming Buffer Disable </span>
<span id="th_432" class="t s3_432">31 </span><span id="ti_432" class="t s3_432">Disable LOCK# </span>
<span id="tj_432" class="t s3_432">Assertion for split locked access. </span>
<span id="tk_432" class="t s3_432">79H </span><span id="tl_432" class="t s3_432">121 </span><span id="tm_432" class="t s3_432">BIOS_UPDT_TRIG </span><span id="tn_432" class="t s3_432">BIOS Update Trigger Register. </span>
<span id="to_432" class="t s3_432">88H </span><span id="tp_432" class="t s3_432">136 </span><span id="tq_432" class="t s3_432">BBL_CR_D0[63:0] </span><span id="tr_432" class="t s3_432">Chunk 0 data register D[63:0]: used to write to and read from the L2 </span>
<span id="ts_432" class="t s3_432">89H </span><span id="tt_432" class="t s3_432">137 </span><span id="tu_432" class="t s3_432">BBL_CR_D1[63:0] </span><span id="tv_432" class="t s3_432">Chunk 1 data register D[63:0]: used to write to and read from the L2 </span>
<span id="tw_432" class="t s3_432">8AH </span><span id="tx_432" class="t s3_432">138 </span><span id="ty_432" class="t s3_432">BBL_CR_D2[63:0] </span><span id="tz_432" class="t s3_432">Chunk 2 data register D[63:0]: used to write to and read from the L2 </span>
<span id="t10_432" class="t s3_432">8BH </span><span id="t11_432" class="t s3_432">139 </span><span id="t12_432" class="t s3_432">BIOS_SIGN/BBL_CR_D3[63:0] </span><span id="t13_432" class="t s3_432">BIOS Update Signature Register or Chunk 3 data register D[63:0] </span>
<span id="t14_432" class="t s3_432">Used to write to and read from the L2 depending on the usage model. </span>
<span id="t15_432" class="t s3_432">C1H </span><span id="t16_432" class="t s3_432">193 </span><span id="t17_432" class="t s3_432">PerfCtr0 (PERFCTR0) </span><span id="t18_432" class="t s3_432">Performance Counter Register </span>
<span id="t19_432" class="t s3_432">See Table 2-2. </span>
<span id="t1a_432" class="t s3_432">C2H </span><span id="t1b_432" class="t s3_432">194 </span><span id="t1c_432" class="t s3_432">PerfCtr1 (PERFCTR1) </span><span id="t1d_432" class="t s3_432">Performance Counter Register </span>
<span id="t1e_432" class="t s3_432">See Table 2-2. </span>
<span id="t1f_432" class="t s3_432">FEH </span><span id="t1g_432" class="t s3_432">254 </span><span id="t1h_432" class="t s3_432">MTRRcap </span><span id="t1i_432" class="t s3_432">Memory Type Range Registers </span>
<span id="t1j_432" class="t s3_432">116H </span><span id="t1k_432" class="t s3_432">278 </span><span id="t1l_432" class="t s3_432">BBL_CR_ADDR [63:0] </span>
<span id="t1m_432" class="t s3_432">BBL_CR_ADDR [63:32] </span>
<span id="t1n_432" class="t s3_432">BBL_CR_ADDR [31:3] </span>
<span id="t1o_432" class="t s3_432">BBL_CR_ADDR [2:0] </span>
<span id="t1p_432" class="t s3_432">Address register: used to send specified address (A31-A3) to L2 during </span>
<span id="t1q_432" class="t s3_432">cache initialization accesses. </span>
<span id="t1r_432" class="t s3_432">Reserved, </span>
<span id="t1s_432" class="t s3_432">Address bits [35:3] </span>
<span id="t1t_432" class="t s3_432">Reserved Set to 0. </span>
<span id="t1u_432" class="t s3_432">118H </span><span id="t1v_432" class="t s3_432">280 </span><span id="t1w_432" class="t s3_432">BBL_CR_DECC[63:0] </span><span id="t1x_432" class="t s3_432">Data ECC register D[7:0]: used to write ECC and read ECC to/from L2 </span>
<span id="t1y_432" class="t s3_432">119H </span><span id="t1z_432" class="t s3_432">281 </span><span id="t20_432" class="t s3_432">BBL_CR_CTL </span>
<span id="t21_432" class="t s3_432">BL_CR_CTL[63:22] </span>
<span id="t22_432" class="t s3_432">BBL_CR_CTL[21] </span>
<span id="t23_432" class="t s3_432">Control register: used to program L2 commands to be issued via cache </span>
<span id="t24_432" class="t s3_432">configuration accesses mechanism. Also receives L2 lookup response </span>
<span id="t25_432" class="t s3_432">Reserved </span>
<span id="t26_432" class="t s3_432">Processor number </span>
<span id="t27_432" class="t s4_432">2 </span>
<span id="t28_432" class="t s3_432">Disable = 1 </span>
<span id="t29_432" class="t s3_432">Enable = 0 </span>
<span id="t2a_432" class="t s3_432">Reserved </span>
<span id="t2b_432" class="t s5_432">Table 2-60. </span><span id="t2c_432" class="t s5_432">MSRs in the P6 Family Processors </span><span id="t2d_432" class="t s5_432">(Contd.) </span>
<span id="t2e_432" class="t s6_432">Register </span>
<span id="t2f_432" class="t s6_432">Address </span><span id="t2g_432" class="t s6_432">Register Name / Bit Fields </span><span id="t2h_432" class="t s6_432">Bit Description </span>
<span id="t2i_432" class="t s6_432">Hex </span><span id="t2j_432" class="t s6_432">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
