module half_subtractor(a,b,d,br);
input a,b;
output d, br;

assign d=a^b;
assign br=~a&b;
endmodule

--------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
--------------------------------------------------------------------------------------------------------------------------------------------------------------

module half_sub_tb( );
reg a,b;
wire d,br;
half_subtractor dut(a,b,d,br);
initial
begin
a=0;b=0;#10
a=0;b=1;#10
a=1;b=1;#10
$finish;
end
endmodule
