{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715562742614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715562742617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 13:12:22 2024 " "Processing started: Mon May 13 13:12:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715562742617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562742617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RECOP -c RECOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RECOP -c RECOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562742617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715562743134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715562743135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/dpcr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/dpcr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpcr-behavior " "Found design unit 1: dpcr-behavior" {  } { { "Selected VHDL source design files/dpcr.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/dpcr.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748019 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpcr " "Found entity 1: dpcr" {  } { { "Selected VHDL source design files/dpcr.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/dpcr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/mux4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/mux4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_16-arch " "Found design unit 1: MUX4_16-arch" {  } { { "Selected VHDL source design files/MUX4_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/MUX4_16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748036 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_16 " "Found entity 1: MUX4_16" {  } { { "Selected VHDL source design files/MUX4_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/MUX4_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "Selected VHDL source design files/various_constants.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748073 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748106 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/regfile.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748122 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "Selected VHDL source design files/recop_types.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748169 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748186 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748224 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "Selected VHDL source design files/opcodes.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_model-beh " "Found design unit 1: memory_model-beh" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748266 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_model " "Found entity 1: memory_model" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748283 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748300 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/ALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748326 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recopblockdiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recopblockdiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RecopBlockDiagram " "Found entity 1: RecopBlockDiagram" {  } { { "RecopBlockDiagram.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/RecopBlockDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-a1 " "Found design unit 1: PC-a1" {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748378 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-behave " "Found design unit 1: reg_16-behave" {  } { { "Selected VHDL source design files/reg_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/reg_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748398 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "Selected VHDL source design files/reg_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/reg_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behave " "Found design unit 1: instruction_reg-behave" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748426 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-behave " "Found design unit 1: reg_32-behave" {  } { { "Selected VHDL source design files/reg_32.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/reg_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748443 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "Selected VHDL source design files/reg_32.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/reg_32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavior " "Found design unit 1: control_unit-behavior" {  } { { "Selected VHDL source design files/control_unit.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/control_unit.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748466 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Selected VHDL source design files/control_unit.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behavior " "Found design unit 1: Max-behavior" {  } { { "Selected VHDL source design files/Max.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/Max.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "Selected VHDL source design files/Max.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/Max.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/pc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test/pc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc_test " "Found entity 1: pc_test" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/address_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/address_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_reg-behave " "Found design unit 1: address_reg-behave" {  } { { "Selected VHDL source design files/address_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/address_reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748526 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_reg " "Found entity 1: address_reg" {  } { { "Selected VHDL source design files/address_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/address_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/mux2_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/mux2_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_16-arch " "Found design unit 1: MUX2_16-arch" {  } { { "Selected VHDL source design files/MUX2_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/MUX2_16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748551 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_16 " "Found entity 1: MUX2_16" {  } { { "Selected VHDL source design files/MUX2_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/MUX2_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/mux3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/mux3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3_16-arch " "Found design unit 1: MUX3_16-arch" {  } { { "Selected VHDL source design files/MUX3_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/MUX3_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748570 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3_16 " "Found entity 1: MUX3_16" {  } { { "Selected VHDL source design files/MUX3_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/MUX3_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/dprr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/dprr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dprr-behavior " "Found design unit 1: dprr-behavior" {  } { { "Selected VHDL source design files/dprr.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/dprr.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748588 ""} { "Info" "ISGN_ENTITY_NAME" "1 dprr " "Found entity 1: dprr" {  } { { "Selected VHDL source design files/dprr.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/dprr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715562748588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc_test " "Elaborating entity \"pc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715562748735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst1\"" {  } { { "test/pc_test.bdf" "inst1" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { -72 -256 -32 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715562748859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:instruction_r " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:instruction_r\"" {  } { { "test/pc_test.bdf" "instruction_r" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 168 328 544 312 "instruction_r" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715562748898 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[0\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[0\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748910 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[1\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[1\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748911 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[2\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[2\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748911 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[3\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[3\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748912 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[4\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[4\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748912 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[5\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[5\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748912 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[6\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[6\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748912 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[7\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[7\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748912 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[8\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[8\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748912 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[9\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[9\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748912 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[10\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[10\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748913 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[11\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[11\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748913 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[12\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[12\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748913 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[13\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[13\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748913 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[14\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[14\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748913 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operand\[15\] instruction_reg.vhd(65) " "Inferred latch for \"Operand\[15\]\" at instruction_reg.vhd(65)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748913 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[0\] instruction_reg.vhd(64) " "Inferred latch for \"Rx\[0\]\" at instruction_reg.vhd(64)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748913 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[1\] instruction_reg.vhd(64) " "Inferred latch for \"Rx\[1\]\" at instruction_reg.vhd(64)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748913 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[2\] instruction_reg.vhd(64) " "Inferred latch for \"Rx\[2\]\" at instruction_reg.vhd(64)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748913 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[3\] instruction_reg.vhd(64) " "Inferred latch for \"Rx\[3\]\" at instruction_reg.vhd(64)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748914 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rz\[0\] instruction_reg.vhd(63) " "Inferred latch for \"Rz\[0\]\" at instruction_reg.vhd(63)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748914 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rz\[1\] instruction_reg.vhd(63) " "Inferred latch for \"Rz\[1\]\" at instruction_reg.vhd(63)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748914 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rz\[2\] instruction_reg.vhd(63) " "Inferred latch for \"Rz\[2\]\" at instruction_reg.vhd(63)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748914 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rz\[3\] instruction_reg.vhd(63) " "Inferred latch for \"Rz\[3\]\" at instruction_reg.vhd(63)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748914 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[0\] instruction_reg.vhd(62) " "Inferred latch for \"OP\[0\]\" at instruction_reg.vhd(62)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748914 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[1\] instruction_reg.vhd(62) " "Inferred latch for \"OP\[1\]\" at instruction_reg.vhd(62)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748914 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[2\] instruction_reg.vhd(62) " "Inferred latch for \"OP\[2\]\" at instruction_reg.vhd(62)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748914 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[3\] instruction_reg.vhd(62) " "Inferred latch for \"OP\[3\]\" at instruction_reg.vhd(62)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748914 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[4\] instruction_reg.vhd(62) " "Inferred latch for \"OP\[4\]\" at instruction_reg.vhd(62)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748915 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[5\] instruction_reg.vhd(62) " "Inferred latch for \"OP\[5\]\" at instruction_reg.vhd(62)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748915 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM\[0\] instruction_reg.vhd(61) " "Inferred latch for \"AM\[0\]\" at instruction_reg.vhd(61)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748915 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM\[1\] instruction_reg.vhd(61) " "Inferred latch for \"AM\[1\]\" at instruction_reg.vhd(61)" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562748915 "|pc_test|instruction_reg:instruction_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 instruction_reg:instruction_r\|reg_16:inst_reg " "Elaborating entity \"reg_16\" for hierarchy \"instruction_reg:instruction_r\|reg_16:inst_reg\"" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "inst_reg" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715562748920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_model memory_model:inst " "Elaborating entity \"memory_model\" for hierarchy \"memory_model:inst\"" {  } { { "test/pc_test.bdf" "inst" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 16 832 1080 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715562748937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:program_counter " "Elaborating entity \"PC\" for hierarchy \"PC:program_counter\"" {  } { { "test/pc_test.bdf" "program_counter" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 344 488 784 456 "program_counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715562748953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_16 MUX2_16:inst2 " "Elaborating entity \"MUX2_16\" for hierarchy \"MUX2_16:inst2\"" {  } { { "test/pc_test.bdf" "inst2" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 344 216 440 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715562748987 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "OP\[5\] " "Node \"OP\[5\]\" is missing source" {  } { { "test/pc_test.bdf" "OP\[5\]" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { -24 -328 -256 -7 "OP\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1715562749656 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "OP\[4\] " "Node \"OP\[4\]\" is missing source" {  } { { "test/pc_test.bdf" "OP\[4\]" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { -24 -328 -256 -7 "OP\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1715562749657 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "OP\[3\] " "Node \"OP\[3\]\" is missing source" {  } { { "test/pc_test.bdf" "OP\[3\]" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { -24 -328 -256 -7 "OP\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1715562749657 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "OP\[2\] " "Node \"OP\[2\]\" is missing source" {  } { { "test/pc_test.bdf" "OP\[2\]" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { -24 -328 -256 -7 "OP\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1715562749657 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "OP\[1\] " "Node \"OP\[1\]\" is missing source" {  } { { "test/pc_test.bdf" "OP\[1\]" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { -24 -328 -256 -7 "OP\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1715562749657 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "OP\[0\] " "Node \"OP\[0\]\" is missing source" {  } { { "test/pc_test.bdf" "OP\[0\]" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { -24 -328 -256 -7 "OP\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1715562749657 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715562750116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 13 13:12:30 2024 " "Processing ended: Mon May 13 13:12:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715562750116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715562750116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715562750116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715562750116 ""}
