Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Jun 10 02:05:16 2025
| Host         : linux-wooang running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description               Violations  
---------  --------  ------------------------  ----------  
TIMING-23  Warning   Combinational loop found  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (44)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (44)
----------------------
 There are 44 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    1          inf        0.000                      0                    1           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk0                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssDisp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.768ns  (logic 7.250ns (25.201%)  route 21.518ns (74.799%))
  Logic Levels:           32  (IBUF=1 LUT3=14 LUT5=15 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=15, routed)          3.969     4.896    reset_button_IBUF
    SLICE_X64Y28         LUT5 (Prop_lut5_I2_O)        0.124     5.020 r  ssDisp_OBUF[0]_inst_i_31/O
                         net (fo=2, routed)           0.682     5.701    up_delay/dff0/jk_ff/m_q_output
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.825 r  ssDisp_OBUF[0]_inst_i_26/O
                         net (fo=5, routed)           0.196     6.021    up_delay/outd0
    SLICE_X64Y28         LUT5 (Prop_lut5_I2_O)        0.124     6.145 r  ssDisp_OBUF[0]_inst_i_32/O
                         net (fo=2, routed)           0.182     6.327    up_delay/dff1/jk_ff/m_q_output
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.451 r  ssDisp_OBUF[0]_inst_i_27/O
                         net (fo=5, routed)           0.853     7.304    up_delay/outd1
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     7.428 r  ssDisp_OBUF[0]_inst_i_30/O
                         net (fo=2, routed)           0.298     7.726    up_delay/dff2/jk_ff/m_q_output
    SLICE_X64Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.850 r  ssDisp_OBUF[0]_inst_i_25/O
                         net (fo=5, routed)           0.671     8.521    up_delay/outd2
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.645 r  ssDisp_OBUF[0]_inst_i_33/O
                         net (fo=2, routed)           0.172     8.817    up_delay/dff3/jk_ff/m_q_output
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.941 r  ssDisp_OBUF[0]_inst_i_28/O
                         net (fo=4, routed)           0.606     9.547    up_delay/outd3
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.671 r  ssDisp_OBUF[0]_inst_i_23/O
                         net (fo=1, routed)           0.665    10.336    ssDisp_OBUF[0]_inst_i_23_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.460 r  ssDisp_OBUF[0]_inst_i_20/O
                         net (fo=3, routed)           0.456    10.916    ssDisp_OBUF[0]_inst_i_20_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.040 r  ssDisp_OBUF[0]_inst_i_12/O
                         net (fo=5, routed)           0.850    11.890    down_delay/outd0
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.014 r  ssDisp_OBUF[0]_inst_i_19/O
                         net (fo=2, routed)           0.172    12.186    down_delay/dff1/jk_ff/m_q_output
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.310 r  ssDisp_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           0.697    13.007    down_delay/outd1
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    13.131 r  ssDisp_OBUF[0]_inst_i_18/O
                         net (fo=2, routed)           0.679    13.811    down_delay/dff2/jk_ff/m_q_output
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    13.935 r  ssDisp_OBUF[0]_inst_i_10/O
                         net (fo=4, routed)           0.819    14.754    down_delay/outd2
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.878 r  ssDisp_OBUF[0]_inst_i_21/O
                         net (fo=2, routed)           0.679    15.557    down_delay/dff3/jk_ff/m_q_output
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124    15.681 r  ssDisp_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.968    16.649    down_delay/outd3
    SLICE_X63Y26         LUT5 (Prop_lut5_I2_O)        0.124    16.773 r  ssDisp_OBUF[0]_inst_i_17/O
                         net (fo=2, routed)           0.160    16.933    down_delay/dff4/jk_ff/m_q_output
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.124    17.057 r  ssDisp_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           0.971    18.028    down_delay/outd4
    SLICE_X63Y25         LUT5 (Prop_lut5_I2_O)        0.124    18.152 r  ssDisp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.676    18.828    down_delay/dff5/jk_ff/m_q_output
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.124    18.952 r  ssDisp_OBUF[0]_inst_i_14/O
                         net (fo=4, routed)           0.186    19.138    down_delay/outd5
    SLICE_X63Y25         LUT5 (Prop_lut5_I2_O)        0.124    19.262 r  ssDisp_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.165    19.427    down_delay/dff6/jk_ff/m_q_output
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.124    19.551 r  ssDisp_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           1.068    20.619    down_delay/outd6
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.743 r  ssDisp_OBUF[0]_inst_i_15/O
                         net (fo=2, routed)           0.701    21.444    down_delay/dff7/jk_ff/m_q_output
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.124    21.568 r  ssDisp_OBUF[0]_inst_i_5/O
                         net (fo=4, routed)           0.704    22.272    down_delay/outd7
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.396 r  ssDisp_OBUF[0]_inst_i_7/O
                         net (fo=2, routed)           0.172    22.568    down_delay/dff8/jk_ff/m_q_output
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.124    22.692 r  ssDisp_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.325    23.017    down_delay/outd8
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.141 r  ssDisp_OBUF[0]_inst_i_16/O
                         net (fo=2, routed)           0.289    23.430    down_delay/dff9/jk_ff/m_q_output
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    23.554 r  ssDisp_OBUF[0]_inst_i_6/O
                         net (fo=3, routed)           0.678    24.232    down_delay/outd9
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.124    24.356 r  ssDisp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809    26.165    ssDisp_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         2.604    28.768 r  ssDisp_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.768    ssDisp[0]
    W7                                                                r  ssDisp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssDisp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.626ns  (logic 1.411ns (38.923%)  route 2.215ns (61.077%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  reset_button_IBUF_inst/O
                         net (fo=15, routed)          1.506     1.662    reset_button_IBUF
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.707 r  ssDisp_OBUF[0]_inst_i_15/O
                         net (fo=2, routed)           0.206     1.912    down_delay/dff7/jk_ff/m_q_output
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.957 r  ssDisp_OBUF[0]_inst_i_5/O
                         net (fo=4, routed)           0.128     2.086    down_delay/outd7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.045     2.131 r  ssDisp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.375     2.505    ssDisp_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.121     3.626 r  ssDisp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.626    ssDisp[0]
    W7                                                                r  ssDisp[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssDisp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.787ns  (logic 7.267ns (27.129%)  route 19.520ns (72.871%))
  Logic Levels:           32  (IBUF=1 LUT3=14 LUT5=15 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 fall edge)       5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     5.943 f  clk_IBUF_inst/O
                         net (fo=29, routed)          1.971     7.914    clk_IBUF
    SLICE_X64Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  ssDisp_OBUF[0]_inst_i_31/O
                         net (fo=2, routed)           0.682     8.720    up_delay/dff0/jk_ff/m_q_output
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.844 r  ssDisp_OBUF[0]_inst_i_26/O
                         net (fo=5, routed)           0.196     9.040    up_delay/outd0
    SLICE_X64Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.164 r  ssDisp_OBUF[0]_inst_i_32/O
                         net (fo=2, routed)           0.182     9.346    up_delay/dff1/jk_ff/m_q_output
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124     9.470 r  ssDisp_OBUF[0]_inst_i_27/O
                         net (fo=5, routed)           0.853    10.323    up_delay/outd1
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.447 r  ssDisp_OBUF[0]_inst_i_30/O
                         net (fo=2, routed)           0.298    10.744    up_delay/dff2/jk_ff/m_q_output
    SLICE_X64Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.868 r  ssDisp_OBUF[0]_inst_i_25/O
                         net (fo=5, routed)           0.671    11.539    up_delay/outd2
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.124    11.663 r  ssDisp_OBUF[0]_inst_i_33/O
                         net (fo=2, routed)           0.172    11.836    up_delay/dff3/jk_ff/m_q_output
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124    11.960 r  ssDisp_OBUF[0]_inst_i_28/O
                         net (fo=4, routed)           0.606    12.565    up_delay/outd3
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  ssDisp_OBUF[0]_inst_i_23/O
                         net (fo=1, routed)           0.665    13.355    ssDisp_OBUF[0]_inst_i_23_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.124    13.479 r  ssDisp_OBUF[0]_inst_i_20/O
                         net (fo=3, routed)           0.456    13.935    ssDisp_OBUF[0]_inst_i_20_n_0
    SLICE_X63Y27         LUT3 (Prop_lut3_I0_O)        0.124    14.059 r  ssDisp_OBUF[0]_inst_i_12/O
                         net (fo=5, routed)           0.850    14.909    down_delay/outd0
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    15.033 r  ssDisp_OBUF[0]_inst_i_19/O
                         net (fo=2, routed)           0.172    15.205    down_delay/dff1/jk_ff/m_q_output
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    15.329 r  ssDisp_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           0.697    16.026    down_delay/outd1
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124    16.150 r  ssDisp_OBUF[0]_inst_i_18/O
                         net (fo=2, routed)           0.679    16.829    down_delay/dff2/jk_ff/m_q_output
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    16.953 r  ssDisp_OBUF[0]_inst_i_10/O
                         net (fo=4, routed)           0.819    17.772    down_delay/outd2
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.124    17.896 r  ssDisp_OBUF[0]_inst_i_21/O
                         net (fo=2, routed)           0.679    18.576    down_delay/dff3/jk_ff/m_q_output
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124    18.700 r  ssDisp_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.968    19.668    down_delay/outd3
    SLICE_X63Y26         LUT5 (Prop_lut5_I2_O)        0.124    19.792 r  ssDisp_OBUF[0]_inst_i_17/O
                         net (fo=2, routed)           0.160    19.952    down_delay/dff4/jk_ff/m_q_output
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.124    20.076 r  ssDisp_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           0.971    21.047    down_delay/outd4
    SLICE_X63Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.171 r  ssDisp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.676    21.847    down_delay/dff5/jk_ff/m_q_output
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.124    21.971 r  ssDisp_OBUF[0]_inst_i_14/O
                         net (fo=4, routed)           0.186    22.157    down_delay/outd5
    SLICE_X63Y25         LUT5 (Prop_lut5_I2_O)        0.124    22.281 r  ssDisp_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.165    22.446    down_delay/dff6/jk_ff/m_q_output
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.570 r  ssDisp_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           1.068    23.638    down_delay/outd6
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.762 r  ssDisp_OBUF[0]_inst_i_15/O
                         net (fo=2, routed)           0.701    24.462    down_delay/dff7/jk_ff/m_q_output
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.124    24.586 r  ssDisp_OBUF[0]_inst_i_5/O
                         net (fo=4, routed)           0.704    25.291    down_delay/outd7
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124    25.415 r  ssDisp_OBUF[0]_inst_i_7/O
                         net (fo=2, routed)           0.172    25.587    down_delay/dff8/jk_ff/m_q_output
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.124    25.711 r  ssDisp_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.325    26.035    down_delay/outd8
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.124    26.159 r  ssDisp_OBUF[0]_inst_i_16/O
                         net (fo=2, routed)           0.289    26.449    down_delay/dff9/jk_ff/m_q_output
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    26.573 r  ssDisp_OBUF[0]_inst_i_6/O
                         net (fo=3, routed)           0.678    27.251    down_delay/outd9
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.124    27.375 r  ssDisp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809    29.183    ssDisp_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         2.604    31.787 r  ssDisp_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.787    ssDisp[0]
    W7                                                                r  ssDisp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssDisp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.383ns (52.758%)  route 1.239ns (47.242%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.736     0.908    clk_IBUF
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.953 r  ssDisp_OBUF[0]_inst_i_5/O
                         net (fo=4, routed)           0.128     1.081    down_delay/outd7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.126 r  ssDisp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.375     1.501    ssDisp_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.121     2.622 r  ssDisp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.622    ssDisp[0]
    W7                                                                r  ssDisp[0] (OUT)
  -------------------------------------------------------------------    -------------------





