// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _AddWeighted_HH_
#define _AddWeighted_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "edge_detector_fadlbW.h"
#include "edge_detector_fmumb6.h"
#include "edge_detector_uitncg.h"
#include "edge_detector_fpeocq.h"

namespace ap_rtl {

struct AddWeighted : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > src1_data_stream_V_dout;
    sc_in< sc_logic > src1_data_stream_V_empty_n;
    sc_out< sc_logic > src1_data_stream_V_read;
    sc_in< sc_lv<8> > src2_data_stream_V_dout;
    sc_in< sc_logic > src2_data_stream_V_empty_n;
    sc_out< sc_logic > src2_data_stream_V_read;
    sc_out< sc_lv<8> > dst_data_stream_V_din;
    sc_in< sc_logic > dst_data_stream_V_full_n;
    sc_out< sc_logic > dst_data_stream_V_write;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    AddWeighted(sc_module_name name);
    SC_HAS_PROCESS(AddWeighted);

    ~AddWeighted();

    sc_trace_file* mVcdFile;

    edge_detector_fadlbW<1,7,32,32,32>* edge_detector_fadlbW_U51;
    edge_detector_fadlbW<1,7,32,32,32>* edge_detector_fadlbW_U52;
    edge_detector_fmumb6<1,4,32,32,32>* edge_detector_fmumb6_U53;
    edge_detector_fmumb6<1,4,32,32,32>* edge_detector_fmumb6_U54;
    edge_detector_uitncg<1,6,32,32>* edge_detector_uitncg_U55;
    edge_detector_uitncg<1,6,32,32>* edge_detector_uitncg_U56;
    edge_detector_fpeocq<1,1,32,64>* edge_detector_fpeocq_U57;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > src1_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_i_reg_976;
    sc_signal< sc_logic > src2_data_stream_V_blk_n;
    sc_signal< sc_logic > dst_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter29_reg;
    sc_signal< sc_lv<11> > t_V_5_reg_194;
    sc_signal< sc_lv<1> > exitcond1_i_fu_233_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > i_V_fu_239_p2;
    sc_signal< sc_lv<11> > i_V_reg_971;
    sc_signal< sc_lv<1> > exitcond_i_fu_245_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter30;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter25_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter26_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter27_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_976_pp0_iter28_reg;
    sc_signal< sc_lv<11> > j_V_fu_251_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_reg_985;
    sc_signal< sc_lv<8> > tmp_59_reg_990;
    sc_signal< sc_lv<32> > grp_fu_224_p1;
    sc_signal< sc_lv<32> > tmp_i_99_reg_1005;
    sc_signal< sc_lv<32> > grp_fu_227_p1;
    sc_signal< sc_lv<32> > tmp_36_i_reg_1010;
    sc_signal< sc_lv<32> > grp_fu_214_p2;
    sc_signal< sc_lv<32> > t1_reg_1015;
    sc_signal< sc_lv<32> > grp_fu_219_p2;
    sc_signal< sc_lv<32> > t2_reg_1020;
    sc_signal< sc_lv<32> > grp_fu_205_p2;
    sc_signal< sc_lv<32> > tmp_37_i_reg_1025;
    sc_signal< sc_lv<32> > grp_fu_209_p2;
    sc_signal< sc_lv<32> > sum_reg_1030;
    sc_signal< sc_lv<32> > sum_reg_1030_pp0_iter26_reg;
    sc_signal< sc_lv<32> > sum_reg_1030_pp0_iter27_reg;
    sc_signal< sc_lv<63> > tmp_61_fu_269_p1;
    sc_signal< sc_lv<63> > tmp_61_reg_1036;
    sc_signal< sc_lv<1> > p_Result_7_reg_1041;
    sc_signal< sc_lv<1> > p_Result_7_reg_1041_pp0_iter27_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_1041_pp0_iter28_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_1041_pp0_iter29_reg;
    sc_signal< sc_lv<11> > exp_tmp_V_reg_1050;
    sc_signal< sc_lv<52> > tmp_63_fu_291_p1;
    sc_signal< sc_lv<52> > tmp_63_reg_1056;
    sc_signal< sc_lv<54> > p_Result_8_fu_305_p1;
    sc_signal< sc_lv<54> > p_Result_8_reg_1061;
    sc_signal< sc_lv<54> > man_V_1_fu_309_p2;
    sc_signal< sc_lv<54> > man_V_1_reg_1066;
    sc_signal< sc_lv<1> > tmp_5_i_fu_315_p2;
    sc_signal< sc_lv<1> > tmp_5_i_reg_1071;
    sc_signal< sc_lv<1> > tmp_5_i_reg_1071_pp0_iter28_reg;
    sc_signal< sc_lv<1> > tmp_5_i_reg_1071_pp0_iter29_reg;
    sc_signal< sc_lv<12> > F2_fu_320_p2;
    sc_signal< sc_lv<12> > F2_reg_1077;
    sc_signal< sc_lv<1> > tmp_7_i_fu_326_p2;
    sc_signal< sc_lv<1> > tmp_7_i_reg_1084;
    sc_signal< sc_lv<1> > tmp_7_i_reg_1084_pp0_iter28_reg;
    sc_signal< sc_lv<12> > F2_2_fu_338_p3;
    sc_signal< sc_lv<12> > F2_2_reg_1090;
    sc_signal< sc_lv<12> > F2_2_reg_1090_pp0_iter28_reg;
    sc_signal< sc_lv<1> > tmp_9_i_fu_346_p2;
    sc_signal< sc_lv<1> > tmp_9_i_reg_1096;
    sc_signal< sc_lv<1> > tmp_9_i_reg_1096_pp0_iter28_reg;
    sc_signal< sc_lv<1> > tmp_2_i_fu_351_p2;
    sc_signal< sc_lv<1> > tmp_2_i_reg_1103;
    sc_signal< sc_lv<1> > icmp_fu_367_p2;
    sc_signal< sc_lv<1> > icmp_reg_1108;
    sc_signal< sc_lv<1> > icmp_reg_1108_pp0_iter28_reg;
    sc_signal< sc_lv<12> > pos1_fu_373_p2;
    sc_signal< sc_lv<12> > pos1_reg_1114;
    sc_signal< sc_lv<1> > tmp_72_reg_1120;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_fu_404_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_reg_1126;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_reg_1126_pp0_iter29_reg;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_100_fu_410_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_100_reg_1132;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_100_reg_1132_pp0_iter29_reg;
    sc_signal< sc_lv<8> > tmp_65_fu_424_p1;
    sc_signal< sc_lv<8> > tmp_65_reg_1138;
    sc_signal< sc_lv<1> > p_Result_9_fu_494_p3;
    sc_signal< sc_lv<1> > p_Result_9_reg_1144;
    sc_signal< sc_lv<8> > p_Val2_15_fu_506_p2;
    sc_signal< sc_lv<8> > p_Val2_15_reg_1149;
    sc_signal< sc_lv<1> > sel_tmp2_i_fu_517_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i_reg_1156;
    sc_signal< sc_lv<1> > sel_tmp3_i_fu_522_p2;
    sc_signal< sc_lv<1> > sel_tmp3_i_reg_1161;
    sc_signal< sc_lv<1> > tmp_21_i_fu_540_p2;
    sc_signal< sc_lv<1> > tmp_21_i_reg_1167;
    sc_signal< sc_lv<1> > rev1_fu_545_p2;
    sc_signal< sc_lv<1> > rev1_reg_1173;
    sc_signal< sc_lv<1> > Range1_all_ones_1_fu_570_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_1_reg_1180;
    sc_signal< sc_lv<1> > tmp_74_reg_1187;
    sc_signal< sc_lv<1> > tmp_26_i_fu_584_p2;
    sc_signal< sc_lv<1> > tmp_26_i_reg_1192;
    sc_signal< sc_lv<54> > tmp_27_i_fu_590_p1;
    sc_signal< sc_lv<54> > tmp_27_i_reg_1198;
    sc_signal< sc_lv<54> > Range2_V_1_fu_594_p2;
    sc_signal< sc_lv<54> > Range2_V_1_reg_1203;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_fu_606_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_reg_1209;
    sc_signal< sc_lv<1> > sel_tmp34_i_fu_623_p2;
    sc_signal< sc_lv<1> > sel_tmp34_i_reg_1214;
    sc_signal< sc_lv<8> > p_Val2_16_fu_694_p3;
    sc_signal< sc_lv<8> > p_Val2_16_reg_1220;
    sc_signal< sc_lv<1> > deleted_zeros_fu_817_p3;
    sc_signal< sc_lv<1> > deleted_zeros_reg_1226;
    sc_signal< sc_lv<1> > sel_tmp41_i_fu_837_p2;
    sc_signal< sc_lv<1> > sel_tmp41_i_reg_1231;
    sc_signal< sc_lv<1> > underflow_fu_857_p3;
    sc_signal< sc_lv<1> > underflow_reg_1236;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_lv<11> > t_V_reg_183;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_224_p0;
    sc_signal< sc_lv<32> > grp_fu_227_p0;
    sc_signal< sc_lv<64> > d_assign_fu_230_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_265_p1;
    sc_signal< sc_lv<53> > tmp_i1_fu_298_p3;
    sc_signal< sc_lv<12> > tmp_3_i_fu_295_p1;
    sc_signal< sc_lv<12> > tmp_8_i_fu_332_p2;
    sc_signal< sc_lv<9> > tmp_66_fu_357_p4;
    sc_signal< sc_lv<32> > p_Val2_12_fu_387_p1;
    sc_signal< sc_lv<8> > tmp_V_fu_390_p4;
    sc_signal< sc_lv<23> > tmp_V_3_fu_400_p1;
    sc_signal< sc_lv<54> > p_Val2_s_fu_416_p3;
    sc_signal< sc_lv<32> > F2_2_cast_i_fu_421_p1;
    sc_signal< sc_lv<54> > tmp_10_i_fu_428_p1;
    sc_signal< sc_lv<54> > tmp_11_i_fu_432_p2;
    sc_signal< sc_lv<1> > tmp_68_fu_442_p3;
    sc_signal< sc_lv<8> > tmp_67_fu_438_p1;
    sc_signal< sc_lv<8> > tmp_15_i_fu_450_p3;
    sc_signal< sc_lv<12> > tmp_18_i_fu_470_p2;
    sc_signal< sc_lv<32> > tmp_20_cast_i_fu_475_p1;
    sc_signal< sc_lv<1> > tmp_17_i_fu_465_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_479_p3;
    sc_signal< sc_lv<8> > p_Val2_14_fu_458_p3;
    sc_signal< sc_lv<1> > qb_fu_487_p3;
    sc_signal< sc_lv<8> > tmp_19_i_fu_502_p1;
    sc_signal< sc_lv<1> > sel_tmp1_i_fu_512_p2;
    sc_signal< sc_lv<12> > pos2_fu_531_p2;
    sc_signal< sc_lv<32> > pos1_cast_i_fu_528_p1;
    sc_signal< sc_lv<54> > tmp_23_i_fu_550_p1;
    sc_signal< sc_lv<54> > tmp_24_i_fu_554_p2;
    sc_signal< sc_lv<1> > lD_fu_560_p1;
    sc_signal< sc_lv<1> > tmp3_fu_564_p2;
    sc_signal< sc_lv<32> > pos2_cast_i_fu_536_p1;
    sc_signal< sc_lv<1> > tmp_26_i_not_fu_612_p2;
    sc_signal< sc_lv<1> > tmp_30_i_fu_600_p2;
    sc_signal< sc_lv<1> > sel_tmp33_i_fu_618_p2;
    sc_signal< sc_lv<8> > tmp_64_fu_629_p1;
    sc_signal< sc_lv<1> > tmp_70_fu_637_p3;
    sc_signal< sc_lv<8> > sel_tmp_i_fu_650_p3;
    sc_signal< sc_lv<1> > sel_tmp7_i_fu_662_p2;
    sc_signal< sc_lv<1> > sel_tmp8_i_fu_667_p2;
    sc_signal< sc_lv<8> > sel_tmp4_i_fu_656_p3;
    sc_signal< sc_lv<1> > sel_tmp12_demorgan_i_fu_679_p2;
    sc_signal< sc_lv<1> > sel_tmp12_i_fu_683_p2;
    sc_signal< sc_lv<1> > sel_tmp13_i_fu_689_p2;
    sc_signal< sc_lv<8> > tmp_16_i_fu_632_p2;
    sc_signal< sc_lv<8> > sel_tmp9_i_fu_672_p3;
    sc_signal< sc_lv<1> > tmp_6_not_i_fu_702_p2;
    sc_signal< sc_lv<1> > not_sel_tmp28_i_fu_707_p2;
    sc_signal< sc_lv<1> > rev_fu_644_p2;
    sc_signal< sc_lv<1> > tmp2_fu_713_p2;
    sc_signal< sc_lv<1> > rev2_fu_732_p2;
    sc_signal< sc_lv<54> > r_V_fu_742_p2;
    sc_signal< sc_lv<1> > or_cond173_i_i_i_fu_737_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_747_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_1_i_s_fu_752_p3;
    sc_signal< sc_lv<1> > tmp_28_i_fu_769_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_774_p2;
    sc_signal< sc_lv<1> > or_cond175_i_i_i_fu_760_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_764_p2;
    sc_signal< sc_lv<1> > sel_tmp35_i_fu_789_p3;
    sc_signal< sc_lv<1> > p_177_i_i_i_fu_785_p2;
    sc_signal< sc_lv<1> > p_180_i_i_i_fu_779_p2;
    sc_signal< sc_lv<1> > sel_tmp39_i_fu_802_p3;
    sc_signal< sc_lv<1> > carry_1_i_i_i_fu_719_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_2_i_s_fu_794_p3;
    sc_signal< sc_lv<1> > Range1_all_zeros_2_i_fu_809_p3;
    sc_signal< sc_lv<1> > Range1_all_ones_2_i_fu_825_p2;
    sc_signal< sc_lv<1> > p_Result_10_fu_724_p3;
    sc_signal< sc_lv<1> > tmp4_fu_842_p2;
    sc_signal< sc_lv<1> > sel_tmp47_i_fu_853_p2;
    sc_signal< sc_lv<1> > tmp_31_i_fu_831_p2;
    sc_signal< sc_lv<1> > sel_tmp46_i_fu_848_p2;
    sc_signal< sc_lv<1> > tmp5_fu_869_p2;
    sc_signal< sc_lv<1> > p_179_demorgan_i_i_i_fu_873_p2;
    sc_signal< sc_lv<1> > underflow_not_i_fu_878_p2;
    sc_signal< sc_lv<1> > p_179_demorgan_i_i_no_fu_889_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_not_i_fu_883_p2;
    sc_signal< sc_lv<1> > sel_tmp50_i_demorgan_fu_908_p2;
    sc_signal< sc_lv<1> > sel_tmp50_i_fu_912_p2;
    sc_signal< sc_lv<1> > sel_tmp51_i_fu_918_p2;
    sc_signal< sc_lv<1> > tmp_demorgan_i_fu_865_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_923_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_929_p2;
    sc_signal< sc_lv<1> > sel_tmp55_demorgan_i_fu_941_p2;
    sc_signal< sc_lv<1> > brmerge_i_fu_895_p2;
    sc_signal< sc_lv<1> > sel_tmp55_i_fu_946_p2;
    sc_signal< sc_lv<1> > sel_tmp56_i_fu_952_p2;
    sc_signal< sc_lv<8> > p_Val2_11_0_i_i_mux_fu_901_p3;
    sc_signal< sc_lv<8> > sel_tmp52_i_fu_934_p3;
    sc_signal< sc_logic > grp_fu_205_ce;
    sc_signal< sc_logic > grp_fu_209_ce;
    sc_signal< sc_logic > grp_fu_214_ce;
    sc_signal< sc_logic > grp_fu_219_ce;
    sc_signal< sc_logic > grp_fu_224_ce;
    sc_signal< sc_logic > grp_fu_227_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state34;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_3F000000;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<11> ap_const_lv11_433;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<12> ap_const_lv12_9;
    static const sc_lv<54> ap_const_lv54_3FFFFFFFFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_F2_2_cast_i_fu_421_p1();
    void thread_F2_2_fu_338_p3();
    void thread_F2_fu_320_p2();
    void thread_Range1_all_ones_1_fu_570_p2();
    void thread_Range1_all_ones_2_i_fu_825_p2();
    void thread_Range1_all_ones_2_i_s_fu_794_p3();
    void thread_Range1_all_ones_fu_764_p2();
    void thread_Range1_all_zeros_1_fu_606_p2();
    void thread_Range1_all_zeros_2_i_fu_809_p3();
    void thread_Range1_all_zeros_fu_774_p2();
    void thread_Range2_V_1_fu_594_p2();
    void thread_Range2_all_ones_1_i_s_fu_752_p3();
    void thread_Range2_all_ones_fu_747_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state34();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state18_pp0_stage0_iter15();
    void thread_ap_block_state19_pp0_stage0_iter16();
    void thread_ap_block_state20_pp0_stage0_iter17();
    void thread_ap_block_state21_pp0_stage0_iter18();
    void thread_ap_block_state22_pp0_stage0_iter19();
    void thread_ap_block_state23_pp0_stage0_iter20();
    void thread_ap_block_state24_pp0_stage0_iter21();
    void thread_ap_block_state25_pp0_stage0_iter22();
    void thread_ap_block_state26_pp0_stage0_iter23();
    void thread_ap_block_state27_pp0_stage0_iter24();
    void thread_ap_block_state28_pp0_stage0_iter25();
    void thread_ap_block_state29_pp0_stage0_iter26();
    void thread_ap_block_state30_pp0_stage0_iter27();
    void thread_ap_block_state31_pp0_stage0_iter28();
    void thread_ap_block_state32_pp0_stage0_iter29();
    void thread_ap_block_state33_pp0_stage0_iter30();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_brmerge_i_fu_895_p2();
    void thread_brmerge_i_i_not_i_fu_883_p2();
    void thread_carry_1_i_i_i_fu_719_p2();
    void thread_deleted_zeros_fu_817_p3();
    void thread_dst_data_stream_V_blk_n();
    void thread_dst_data_stream_V_din();
    void thread_dst_data_stream_V_write();
    void thread_exitcond1_i_fu_233_p2();
    void thread_exitcond_i_fu_245_p2();
    void thread_grp_fu_205_ce();
    void thread_grp_fu_209_ce();
    void thread_grp_fu_214_ce();
    void thread_grp_fu_219_ce();
    void thread_grp_fu_224_ce();
    void thread_grp_fu_224_p0();
    void thread_grp_fu_227_ce();
    void thread_grp_fu_227_p0();
    void thread_i_V_fu_239_p2();
    void thread_icmp_fu_367_p2();
    void thread_ireg_V_fu_265_p1();
    void thread_j_V_fu_251_p2();
    void thread_lD_fu_560_p1();
    void thread_man_V_1_fu_309_p2();
    void thread_not_sel_tmp28_i_fu_707_p2();
    void thread_or_cond173_i_i_i_fu_737_p2();
    void thread_or_cond175_i_i_i_fu_760_p2();
    void thread_p_177_i_i_i_fu_785_p2();
    void thread_p_179_demorgan_i_i_i_fu_873_p2();
    void thread_p_179_demorgan_i_i_no_fu_889_p2();
    void thread_p_180_i_i_i_fu_779_p2();
    void thread_p_Result_10_fu_724_p3();
    void thread_p_Result_8_fu_305_p1();
    void thread_p_Result_9_fu_494_p3();
    void thread_p_Result_s_fu_479_p3();
    void thread_p_Val2_11_0_i_i_mux_fu_901_p3();
    void thread_p_Val2_12_fu_387_p1();
    void thread_p_Val2_14_fu_458_p3();
    void thread_p_Val2_15_fu_506_p2();
    void thread_p_Val2_16_fu_694_p3();
    void thread_p_Val2_s_fu_416_p3();
    void thread_pos1_cast_i_fu_528_p1();
    void thread_pos1_fu_373_p2();
    void thread_pos2_cast_i_fu_536_p1();
    void thread_pos2_fu_531_p2();
    void thread_qb_fu_487_p3();
    void thread_r_V_fu_742_p2();
    void thread_rev1_fu_545_p2();
    void thread_rev2_fu_732_p2();
    void thread_rev_fu_644_p2();
    void thread_sel_tmp12_demorgan_i_fu_679_p2();
    void thread_sel_tmp12_i_fu_683_p2();
    void thread_sel_tmp13_i_fu_689_p2();
    void thread_sel_tmp1_i_fu_512_p2();
    void thread_sel_tmp2_i_fu_517_p2();
    void thread_sel_tmp33_i_fu_618_p2();
    void thread_sel_tmp34_i_fu_623_p2();
    void thread_sel_tmp35_i_fu_789_p3();
    void thread_sel_tmp39_i_fu_802_p3();
    void thread_sel_tmp3_i_fu_522_p2();
    void thread_sel_tmp41_i_fu_837_p2();
    void thread_sel_tmp46_i_fu_848_p2();
    void thread_sel_tmp47_i_fu_853_p2();
    void thread_sel_tmp4_i_fu_656_p3();
    void thread_sel_tmp50_i_demorgan_fu_908_p2();
    void thread_sel_tmp50_i_fu_912_p2();
    void thread_sel_tmp51_i_fu_918_p2();
    void thread_sel_tmp52_i_fu_934_p3();
    void thread_sel_tmp55_demorgan_i_fu_941_p2();
    void thread_sel_tmp55_i_fu_946_p2();
    void thread_sel_tmp56_i_fu_952_p2();
    void thread_sel_tmp7_i_fu_662_p2();
    void thread_sel_tmp8_i_fu_667_p2();
    void thread_sel_tmp9_i_fu_672_p3();
    void thread_sel_tmp_i_fu_650_p3();
    void thread_src1_data_stream_V_blk_n();
    void thread_src1_data_stream_V_read();
    void thread_src2_data_stream_V_blk_n();
    void thread_src2_data_stream_V_read();
    void thread_tmp2_fu_713_p2();
    void thread_tmp3_fu_564_p2();
    void thread_tmp4_fu_842_p2();
    void thread_tmp5_fu_869_p2();
    void thread_tmp_10_i_fu_428_p1();
    void thread_tmp_11_i_fu_432_p2();
    void thread_tmp_15_i_fu_450_p3();
    void thread_tmp_16_i_fu_632_p2();
    void thread_tmp_17_i_fu_465_p2();
    void thread_tmp_18_i_fu_470_p2();
    void thread_tmp_19_i_fu_502_p1();
    void thread_tmp_20_cast_i_fu_475_p1();
    void thread_tmp_21_i_fu_540_p2();
    void thread_tmp_23_i_fu_550_p1();
    void thread_tmp_24_i_fu_554_p2();
    void thread_tmp_26_i_fu_584_p2();
    void thread_tmp_26_i_not_fu_612_p2();
    void thread_tmp_27_i_fu_590_p1();
    void thread_tmp_28_i_fu_769_p2();
    void thread_tmp_2_i_fu_351_p2();
    void thread_tmp_30_i_fu_600_p2();
    void thread_tmp_31_i_fu_831_p2();
    void thread_tmp_37_fu_929_p2();
    void thread_tmp_3_i_fu_295_p1();
    void thread_tmp_5_i_fu_315_p2();
    void thread_tmp_61_fu_269_p1();
    void thread_tmp_63_fu_291_p1();
    void thread_tmp_64_fu_629_p1();
    void thread_tmp_65_fu_424_p1();
    void thread_tmp_66_fu_357_p4();
    void thread_tmp_67_fu_438_p1();
    void thread_tmp_68_fu_442_p3();
    void thread_tmp_6_not_i_fu_702_p2();
    void thread_tmp_70_fu_637_p3();
    void thread_tmp_7_i_fu_326_p2();
    void thread_tmp_8_i_fu_332_p2();
    void thread_tmp_9_i_fu_346_p2();
    void thread_tmp_V_3_fu_400_p1();
    void thread_tmp_V_fu_390_p4();
    void thread_tmp_demorgan_i_fu_865_p2();
    void thread_tmp_i1_fu_298_p3();
    void thread_tmp_i_i_i_i_100_fu_410_p2();
    void thread_tmp_i_i_i_i_fu_404_p2();
    void thread_tmp_s_fu_923_p2();
    void thread_underflow_fu_857_p3();
    void thread_underflow_not_i_fu_878_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
