<profile>

<section name = "Vitis HLS Report for 'fir_filter_Pipeline_VITIS_LOOP_18_2'" level="0">
<item name = "Date">Sat Sep 27 19:03:48 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">filter</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.860 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">263, 263, 2.630 us, 2.630 us, 257, 257, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_2">261, 261, 7, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 419, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 165, 50, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 171, -</column>
<column name="Register">-, -, 2428, 576, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 6, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_3s_32_2_1_U16">mul_32s_3s_32_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_fu_484_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln29_1_fu_702_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln29_2_fu_692_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln29_3_fu_697_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln29_4_fu_706_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln29_fu_664_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp3017_fu_639_p2">+, 0, 0, 37, 30, 30</column>
<column name="tmp32_fu_542_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_fu_629_p2">+, 0, 0, 39, 32, 32</column>
<column name="p_neg38_fu_674_p2">-, 0, 0, 32, 1, 32</column>
<column name="tmp29_fu_680_p2">-, 0, 0, 32, 32, 32</column>
<column name="tmp3415_fu_650_p2">-, 0, 0, 38, 31, 31</column>
<column name="icmp_ln18_fu_478_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 9, 18</column>
<column name="empty_10_fu_130">9, 2, 32, 64</column>
<column name="empty_11_fu_134">9, 2, 32, 64</column>
<column name="empty_12_fu_138">9, 2, 32, 64</column>
<column name="empty_13_fu_142">9, 2, 32, 64</column>
<column name="empty_14_fu_146">9, 2, 32, 64</column>
<column name="empty_15_fu_150">9, 2, 32, 64</column>
<column name="empty_16_fu_154">9, 2, 32, 64</column>
<column name="empty_17_fu_158">9, 2, 32, 64</column>
<column name="empty_18_fu_162">9, 2, 32, 64</column>
<column name="empty_19_fu_166">9, 2, 32, 64</column>
<column name="empty_20_fu_170">9, 2, 32, 64</column>
<column name="empty_7_fu_118">9, 2, 32, 64</column>
<column name="empty_8_fu_122">9, 2, 32, 64</column>
<column name="empty_9_fu_126">9, 2, 32, 64</column>
<column name="empty_fu_114">9, 2, 32, 64</column>
<column name="i_fu_110">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln29_3_reg_954">32, 0, 32, 0</column>
<column name="add_ln29_4_reg_959">32, 0, 32, 0</column>
<column name="add_ln29_reg_939">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="empty_10_fu_130">32, 0, 32, 0</column>
<column name="empty_11_fu_134">32, 0, 32, 0</column>
<column name="empty_12_fu_138">32, 0, 32, 0</column>
<column name="empty_13_fu_142">32, 0, 32, 0</column>
<column name="empty_14_fu_146">32, 0, 32, 0</column>
<column name="empty_15_fu_150">32, 0, 32, 0</column>
<column name="empty_16_fu_154">32, 0, 32, 0</column>
<column name="empty_17_fu_158">32, 0, 32, 0</column>
<column name="empty_18_fu_162">32, 0, 32, 0</column>
<column name="empty_19_fu_166">32, 0, 32, 0</column>
<column name="empty_20_fu_170">32, 0, 32, 0</column>
<column name="empty_7_fu_118">32, 0, 32, 0</column>
<column name="empty_8_fu_122">32, 0, 32, 0</column>
<column name="empty_9_fu_126">32, 0, 32, 0</column>
<column name="empty_fu_114">32, 0, 32, 0</column>
<column name="i_fu_110">9, 0, 9, 0</column>
<column name="icmp_ln18_reg_827">1, 0, 1, 0</column>
<column name="in_r_load_reg_918">32, 0, 32, 0</column>
<column name="p_load39_reg_907">32, 0, 32, 0</column>
<column name="p_load40_reg_902">32, 0, 32, 0</column>
<column name="p_load41_reg_897">32, 0, 32, 0</column>
<column name="p_load42_reg_891">32, 0, 32, 0</column>
<column name="p_load43_reg_885">32, 0, 32, 0</column>
<column name="p_load44_reg_880">32, 0, 32, 0</column>
<column name="p_load45_reg_874">32, 0, 32, 0</column>
<column name="p_load46_reg_868">32, 0, 32, 0</column>
<column name="p_load47_reg_863">32, 0, 32, 0</column>
<column name="p_load48_reg_858">32, 0, 32, 0</column>
<column name="p_load49_reg_853">32, 0, 32, 0</column>
<column name="p_load50_reg_847">32, 0, 32, 0</column>
<column name="p_load51_reg_841">32, 0, 32, 0</column>
<column name="p_load_reg_912">32, 0, 32, 0</column>
<column name="tmp29_reg_944">32, 0, 32, 0</column>
<column name="tmp3017_reg_934">30, 0, 30, 0</column>
<column name="tmp3017_reg_934_pp0_iter3_reg">30, 0, 30, 0</column>
<column name="tmp32_reg_923">32, 0, 32, 0</column>
<column name="tmp33_reg_949">32, 0, 32, 0</column>
<column name="tmp_reg_928">32, 0, 32, 0</column>
<column name="zext_ln18_reg_831">9, 0, 64, 55</column>
<column name="add_ln29_reg_939">64, 32, 32, 0</column>
<column name="icmp_ln18_reg_827">64, 32, 1, 0</column>
<column name="in_r_load_reg_918">64, 32, 32, 0</column>
<column name="p_load39_reg_907">64, 32, 32, 0</column>
<column name="p_load40_reg_902">64, 32, 32, 0</column>
<column name="p_load41_reg_897">64, 32, 32, 0</column>
<column name="p_load42_reg_891">64, 32, 32, 0</column>
<column name="p_load43_reg_885">64, 32, 32, 0</column>
<column name="p_load44_reg_880">64, 32, 32, 0</column>
<column name="p_load45_reg_874">64, 32, 32, 0</column>
<column name="p_load46_reg_868">64, 32, 32, 0</column>
<column name="p_load47_reg_863">64, 32, 32, 0</column>
<column name="p_load48_reg_858">64, 32, 32, 0</column>
<column name="p_load49_reg_853">64, 32, 32, 0</column>
<column name="p_load50_reg_847">64, 32, 32, 0</column>
<column name="p_load51_reg_841">64, 32, 32, 0</column>
<column name="p_load_reg_912">64, 32, 32, 0</column>
<column name="zext_ln18_reg_831">64, 32, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_18_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_18_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_18_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_18_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_18_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_filter_Pipeline_VITIS_LOOP_18_2, return value</column>
<column name="shift_reg_0_load">in, 32, ap_none, shift_reg_0_load, scalar</column>
<column name="shift_reg_1_load">in, 32, ap_none, shift_reg_1_load, scalar</column>
<column name="shift_reg_2_load">in, 32, ap_none, shift_reg_2_load, scalar</column>
<column name="shift_reg_3_load">in, 32, ap_none, shift_reg_3_load, scalar</column>
<column name="shift_reg_4_load">in, 32, ap_none, shift_reg_4_load, scalar</column>
<column name="shift_reg_5_load">in, 32, ap_none, shift_reg_5_load, scalar</column>
<column name="shift_reg_6_load">in, 32, ap_none, shift_reg_6_load, scalar</column>
<column name="shift_reg_7_load">in, 32, ap_none, shift_reg_7_load, scalar</column>
<column name="shift_reg_8_load">in, 32, ap_none, shift_reg_8_load, scalar</column>
<column name="shift_reg_9_load">in, 32, ap_none, shift_reg_9_load, scalar</column>
<column name="shift_reg_10_load">in, 32, ap_none, shift_reg_10_load, scalar</column>
<column name="shift_reg_11_load">in, 32, ap_none, shift_reg_11_load, scalar</column>
<column name="shift_reg_12_load">in, 32, ap_none, shift_reg_12_load, scalar</column>
<column name="shift_reg_13_load">in, 32, ap_none, shift_reg_13_load, scalar</column>
<column name="shift_reg_14_load">in, 32, ap_none, shift_reg_14_load, scalar</column>
<column name="in_r_address0">out, 8, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 32, ap_memory, in_r, array</column>
<column name="out_r_address0">out, 8, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="p_out1">out, 32, ap_vld, p_out1, pointer</column>
<column name="p_out1_ap_vld">out, 1, ap_vld, p_out1, pointer</column>
<column name="p_out2">out, 32, ap_vld, p_out2, pointer</column>
<column name="p_out2_ap_vld">out, 1, ap_vld, p_out2, pointer</column>
<column name="p_out3">out, 32, ap_vld, p_out3, pointer</column>
<column name="p_out3_ap_vld">out, 1, ap_vld, p_out3, pointer</column>
<column name="p_out4">out, 32, ap_vld, p_out4, pointer</column>
<column name="p_out4_ap_vld">out, 1, ap_vld, p_out4, pointer</column>
<column name="p_out5">out, 32, ap_vld, p_out5, pointer</column>
<column name="p_out5_ap_vld">out, 1, ap_vld, p_out5, pointer</column>
<column name="p_out6">out, 32, ap_vld, p_out6, pointer</column>
<column name="p_out6_ap_vld">out, 1, ap_vld, p_out6, pointer</column>
<column name="p_out7">out, 32, ap_vld, p_out7, pointer</column>
<column name="p_out7_ap_vld">out, 1, ap_vld, p_out7, pointer</column>
<column name="p_out8">out, 32, ap_vld, p_out8, pointer</column>
<column name="p_out8_ap_vld">out, 1, ap_vld, p_out8, pointer</column>
<column name="p_out9">out, 32, ap_vld, p_out9, pointer</column>
<column name="p_out9_ap_vld">out, 1, ap_vld, p_out9, pointer</column>
<column name="p_out10">out, 32, ap_vld, p_out10, pointer</column>
<column name="p_out10_ap_vld">out, 1, ap_vld, p_out10, pointer</column>
<column name="p_out11">out, 32, ap_vld, p_out11, pointer</column>
<column name="p_out11_ap_vld">out, 1, ap_vld, p_out11, pointer</column>
<column name="p_out12">out, 32, ap_vld, p_out12, pointer</column>
<column name="p_out12_ap_vld">out, 1, ap_vld, p_out12, pointer</column>
<column name="p_out13">out, 32, ap_vld, p_out13, pointer</column>
<column name="p_out13_ap_vld">out, 1, ap_vld, p_out13, pointer</column>
<column name="p_out14">out, 32, ap_vld, p_out14, pointer</column>
<column name="p_out14_ap_vld">out, 1, ap_vld, p_out14, pointer</column>
</table>
</item>
</section>
</profile>
