Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Fri May 24 15:20:51 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   434 |
| Unused register locations in slices containing registers |   592 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      4 |           12 |
|      6 |            9 |
|      8 |           13 |
|     10 |            6 |
|     12 |           24 |
|     14 |            8 |
|    16+ |          357 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1188 |          198 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1404 |          322 |
| Yes          | No                    | No                     |           18204 |         2741 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5076 |          700 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                            Enable Signal                                                                                           |                                                                                          Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                |                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                              |                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                    |                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                              |                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                              |                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                |                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                           |                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                        | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                               |                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                             |                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                       | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/waddr[4]_i_1__1_n_2                                                                                                                                 |                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                          |                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                        |                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg           |                                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                        | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                 |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/E[0]                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                           | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_split/E[0]                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                  |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                           | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                 |                                                                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift        |                                                                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                  |                                                                                                                                                                                                    |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_3_load_2_reg_445730                                                                                                                                           |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_1_load_reg_440670                                                                                                                                             |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24124_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_1_load_2_reg_445830                                                                                                                                           |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_21_loa_97_reg_44602[7]_i_1_n_2                                                                                                                                |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_44597[7]_i_1_n_2                                                                                                                                |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_2_load_2_reg_445780                                                                                                                                           |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_23700_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_2_load_reg_440620                                                                                                                                             |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_2                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_23509_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_3_load_reg_440570                                                                                                                                             |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_4_load_2_reg_445680                                                                                                                                           |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                      | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[0]                                                 |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                   |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                               |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24173_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[31][0]                                                                         |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[7]_0[0]                                                                        | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[7][0]                                                                          |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[8][0]                                                                          | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                    | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                                                                         | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[23][0]                                                                         |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24187_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24180_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24131_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24166_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                   |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24159_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24152_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                    | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24145_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                            | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24138_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24007[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24077[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24070[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24063[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24056[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24049[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24042[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24014[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24028[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24091[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24021[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24000[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24035[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23993[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237000                                                                                                                                                                 |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23683[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23986[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23676[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438[7]_i_1_n_2                                                                                                  |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                     |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_0_load_2_reg_445880                                                                                                                                           |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271[7]_i_1_n_2                                                                                                  |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_0_load_reg_440720                                                                                                                                             |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_44612[7]_i_1_n_2                                                                                                                                |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_10_loa_33_reg_445380                                                                                                                                          |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_445330                                                                                                                                          |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23668[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410[7]_i_1_n_2                                                                                                  |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383[7]_i_1_n_2                                                                                                  |                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_5_s_reg_23356[7]_i_1_n_2                                                                                                  |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/tmp_27_reg_447320                                                                                                                                                          | design_1_i/sobel_0/inst/tmp_27_reg_44732                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24105[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24098[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24084[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_9_load_2_reg_445430                                                                                                                                           |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23540[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23532[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23524[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23516[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23502[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/posx_assign_reg_23232[9]_i_2_n_2                                                                                                                                           | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/ap_reg_ioackin_XSOBEL_OUTPUT_BUS_AWREADY408_out                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_load_7_s_reg_234100                                                                                                                                           |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_9_load_reg_440270                                                                                                                                             |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23548[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_8_load_reg_440320                                                                                                                                             |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_8_load_2_reg_445480                                                                                                                                           |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_7_load_reg_440370                                                                                                                                             |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_7_load_2_reg_445530                                                                                                                                           |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_6_load_reg_440420                                                                                                                                             |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_6_load_2_reg_445580                                                                                                                                           |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_5_load_reg_440470                                                                                                                                             |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_5_load_2_reg_445630                                                                                                                                           |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23612[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23972[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23660[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23652[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23979[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23644[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23636[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23628[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23620[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_4_load_reg_440520                                                                                                                                             |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23604[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23596[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23588[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23580[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23572[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23564[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23556[7]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                  | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                          |                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                      |                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__5_n_2                                                                                       | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                       | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                            |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                           |                                                                                                                                                                                                    |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp_to_user/i_reg_23209_reg[0][0]                                                                                          | design_1_i/sobel_0/inst/ap_CS_fsm_state34                                                                                                                                                          |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state177                                                                                                                                                         |                                                                                                                                                                                                    |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/posx2_reg_438650                                                                                                                                                           |                                                                                                                                                                                                    |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                            |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/start_addr_reg[31][0]                                                                                                  | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                  |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/res_1_reg_446940                                                                                                                                                           |                                                                                                                                                                                                    |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/res_assign_2_i_reg_44677_reg[0][0]                                                                                    |                                                                                                                                                                                                    |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0]_0[0]                                                                                             | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0][0]                                                                                               |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_231980                                                                                                         | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_23198                                                                                                          |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                          | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[1][0]                                                                                                |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/tmp_24_reg_447270                                                                                                                                                          |                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[31][0]                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[0][0]                                                                                    |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                      |                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/arrayNo3_reg_438990                                                                                                                                                        |                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                 |                                                                                                                                                                                                    |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                            |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                  |                                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                    |                                                                                                                                                                                                    |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/p_399_in                                                                                                                                                                   |                                                                                                                                                                                                    |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2412_in                                                                                                           | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                    |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                    |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238120                                                                                                                                                                 |                                                                                                                                                                                                    |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237420                                                                                                                                                                 |                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_241120                                                                                                                                                                 |                                                                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_241940                                                                                                                                                                 |                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238820                                                                                                                                                                 |                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238720                                                                                                                                                                 |                                                                                                                                                                                                    |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238620                                                                                                                                                                 |                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state82                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238520                                                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238420                                                                                                                                                                 |                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238320                                                                                                                                                                 |                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238220                                                                                                                                                                 |                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237320                                                                                                                                                                 |                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239520                                                                                                                                                                 |                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238020                                                                                                                                                                 |                                                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237920                                                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237820                                                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237720                                                                                                                                                                 |                                                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237620                                                                                                                                                                 |                                                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239020                                                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_236900                                                                                                                                                                 |                                                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237520                                                                                                                                                                 |                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237120                                                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237220                                                                                                                                                                 |                                                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                    |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239420                                                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238920                                                                                                                                                                 |                                                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327[7]_i_1_n_2                                                                                                  |                                                                                                                                                                                                    |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                     |                                                                                                                                                                                                    |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                       |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239120                                                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239320                                                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239620                                                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239220                                                                                                                                                                 |                                                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                     |                                                                                                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/push                                                                                                                  | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/res_assign_4_i1_reg_446720                                                                                                                                                 |                                                                                                                                                                                                    |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/arrayNo9_reg_440130                                                                                                                                                        |                                                                                                                                                                                                    |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/reg_23465_reg[0]                                                                                                          |                                                                                                                                                                                                    |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                           |               11 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/p_267_in                                                                                                                                                                   |                                                                                                                                                                                                    |                6 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2412_in                                                                                                           |                                                                                                                                                                                                    |                8 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                 |                                                                                                                                                                                                    |                8 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/tmp_12_reg_438780                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/abs_reg_44701_reg[0][0]                                                                                               |                                                                                                                                                                                                    |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_6_s_reg_23383_reg[0][0]                                              |                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                      |                                                                                                                                                                                                    |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                         |                                                                                                                                                                                                    |                5 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                    |                                                                                                                                                                                                    |                5 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                         |                                                                                                                                                                                                    |                8 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                          | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[31][0]                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                    |                                                                                                                                                                                                    |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state27                                                                                                                                                          |                                                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state148                                                                                                                                                         |                                                                                                                                                                                                    |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                   |                                                                                                                                                                                                    |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/int_output_r[31]_i_1_n_2                                                                                                                            | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/start_addr_reg[31][0]                                                                                                  | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/int_input_r[31]_i_1_n_2                                                                                                                             | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                4 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/posx0_reg_438410                                                                                                                                                           |                                                                                                                                                                                                    |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                       | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                           | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                           |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                    |               13 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                    |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                          |                                                                                                                                                                                                    |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                    |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                    |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                    |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                    |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                    |                8 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                           |                                                                                                                                                                                                    |                8 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                    |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                    |               10 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                    |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                    |                7 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/arrayNo4_reg_440770                                                                                                                                                        |                                                                                                                                                                                                    |               18 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                   |                                                                                                                                                                                                    |                6 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                     |                                                                                                                                                                                                    |                6 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/push                                                                                                                    | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                9 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mul8_reg_44522_reg                                                                                                    |                                                                                                                                                                                                    |               18 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                7 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |                7 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                             |                                                                                                                                                                                                    |               10 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/align_len_reg[10][0]                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |               11 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                  |                                                                                                                                                                                                    |               16 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                    |                                                                                                                                                                                                    |               11 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                    |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                    |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                    |               14 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |               22 |             98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |               28 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                           |               13 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               18 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                               |               17 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/E[0]                                                                                                                                                |                                                                                                                                                                                                    |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state8                                                                                                                                                           |                                                                                                                                                                                                    |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                           |               14 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               14 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               13 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               15 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                            |                                                                                                                                                                                                    |               12 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                    |               10 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               14 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               14 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                            |                                                                                                                                                                                                    |               14 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                    |               14 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               34 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |               14 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                            |               15 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_pp2_stage1                                                                                                                                                       |                                                                                                                                                                                                    |               17 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                              | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |               18 |            152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                            |               16 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               16 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state51                                                                                                                                                          |                                                                                                                                                                                                    |               24 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/loop[11].remd_tmp_reg[12][0]                                                                                              |                                                                                                                                                                                                    |               31 |            162 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               16 |            166 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/loop[11].remd_tmp_reg[12][0]_0                                                                                            |                                                                                                                                                                                                    |               28 |            166 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               15 |            166 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                    |               11 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                    |               11 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                    |               11 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                    |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                    |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                    |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                    |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                    |               14 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                       |                                                                                                                                                                                                    |               36 |            228 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state67                                                                                                                                                          |                                                                                                                                                                                                    |               38 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_242040                                                                                                                                                                 |                                                                                                                                                                                                    |               69 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state53                                                                                                                                                          |                                                                                                                                                                                                    |               44 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state55                                                                                                                                                          |                                                                                                                                                                                                    |               38 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state57                                                                                                                                                          |                                                                                                                                                                                                    |               43 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state56                                                                                                                                                          |                                                                                                                                                                                                    |               41 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state54                                                                                                                                                          |                                                                                                                                                                                                    |               49 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state61                                                                                                                                                          |                                                                                                                                                                                                    |               43 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state64                                                                                                                                                          |                                                                                                                                                                                                    |               39 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state62                                                                                                                                                          |                                                                                                                                                                                                    |               46 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state58                                                                                                                                                          |                                                                                                                                                                                                    |               33 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state59                                                                                                                                                          |                                                                                                                                                                                                    |               46 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state60                                                                                                                                                          |                                                                                                                                                                                                    |               52 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state65                                                                                                                                                          |                                                                                                                                                                                                    |               47 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state63                                                                                                                                                          |                                                                                                                                                                                                    |               45 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state66                                                                                                                                                          |                                                                                                                                                                                                    |               47 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state68                                                                                                                                                          |                                                                                                                                                                                                    |               42 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state80                                                                                                                                                          |                                                                                                                                                                                                    |               54 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state78                                                                                                                                                          |                                                                                                                                                                                                    |               63 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state81                                                                                                                                                          |                                                                                                                                                                                                    |               81 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state77                                                                                                                                                          |                                                                                                                                                                                                    |               50 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state75                                                                                                                                                          |                                                                                                                                                                                                    |               53 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state72                                                                                                                                                          |                                                                                                                                                                                                    |               51 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state69                                                                                                                                                          |                                                                                                                                                                                                    |               56 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state73                                                                                                                                                          |                                                                                                                                                                                                    |               45 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state79                                                                                                                                                          |                                                                                                                                                                                                    |               55 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state76                                                                                                                                                          |                                                                                                                                                                                                    |               55 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state74                                                                                                                                                          |                                                                                                                                                                                                    |               55 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state71                                                                                                                                                          |                                                                                                                                                                                                    |               57 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state52                                                                                                                                                          |                                                                                                                                                                                                    |               51 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state70                                                                                                                                                          |                                                                                                                                                                                                    |               54 |            352 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                   |               96 |            500 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/grp_fu_24517_ce                                                                                                       |                                                                                                                                                                                                    |              178 |           1050 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    |                                                                                                                                                                                                    |              200 |           1192 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


