Metric,Value
detailedplace__design__instance__displacement__total,1800.14
detailedplace__design__instance__displacement__mean,4.455
detailedplace__design__instance__displacement__max,25.886
detailedplace__route__wirelength__estimated,7237.77
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,5.90146
detailedplace__timing__drv__max_slew_limit,0.932758
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.879669
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,3.52584e-05
detailedplace__power__switching__total,3.28948e-06
detailedplace__power__leakage__total,4.93592e-08
detailedplace__power__total,3.85972e-05
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,404
detailedplace__design__instance__area,3697.75
detailedplace__design__instance__count__stdcell,404
detailedplace__design__instance__area__stdcell,3697.75
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.121527
detailedplace__design__instance__utilization__stdcell,0.121527
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,5.95719
globalplace__power__internal__total,3.44978e-05
globalplace__power__switching__total,3.18633e-06
globalplace__power__leakage__total,4.9775e-08
globalplace__power__total,3.77339e-05
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,364
globalplace__design__instance__area,3536.27
globalplace__design__instance__count__stdcell,364
globalplace__design__instance__area__stdcell,3536.27
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.116219
globalplace__design__instance__utilization__stdcell,0.116219
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,5.89882
placeopt__timing__drv__max_slew_limit,0.932897
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.879305
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,3.52593e-05
placeopt__power__switching__total,3.35437e-06
placeopt__power__leakage__total,4.93592e-08
placeopt__power__total,3.86631e-05
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,404
placeopt__design__instance__area,3697.75
placeopt__design__instance__count__stdcell,404
placeopt__design__instance__area__stdcell,3697.75
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.121527
placeopt__design__instance__utilization__stdcell,0.121527
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,6515.72
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,5.89556
globalroute__clock__skew__setup,0.000311568
globalroute__clock__skew__hold,0.000311568
globalroute__timing__drv__max_slew_limit,0.90764
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.863654
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,3.52939e-05
globalroute__power__switching__total,4.24152e-06
globalroute__power__leakage__total,4.93592e-08
globalroute__power__total,3.95848e-05
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,404
globalroute__design__instance__area,3697.75
globalroute__design__instance__count__stdcell,404
globalroute__design__instance__area__stdcell,3697.75
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.121527
globalroute__design__instance__utilization__stdcell,0.121527
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,6515.72
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,5.89178
cts__clock__skew__setup,0.000145484
cts__clock__skew__hold,0.000145484
cts__timing__drv__max_slew_limit,0.93276
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.879598
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,3.52546e-05
cts__power__switching__total,3.55678e-06
cts__power__leakage__total,4.93592e-08
cts__power__total,3.88607e-05
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,404
cts__design__instance__area,3697.75
cts__design__instance__count__stdcell,404
cts__design__instance__area__stdcell,3697.75
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.121527
cts__design__instance__utilization__stdcell,0.121527
cts__flow__warnings__count,5
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19999
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,9.32677e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,8.3962e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,7.31048e-07
finish__design_powergrid__drop__worst__net:VGND__corner:default,8.3962e-06
finish__design__instance__count__class:fill_cell,169
finish__design__instance__count__class:other,2080
finish__design__instance__count__class:buffer,30
finish__design__instance__count__class:clock_buffer,1
finish__design__instance__count__class:timing_repair_buffer,11
finish__design__instance__count__class:inverter,42
finish__design__instance__count__class:sequential_cell,12
finish__design__instance__count__class:multi_input_combinational_cell,308
finish__timing__setup__tns,0
finish__timing__setup__ws,5.88157
finish__clock__skew__setup,0.00368217
finish__clock__skew__hold,0.00368217
finish__timing__drv__max_slew_limit,0.873327
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.856499
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,3.52399e-05
finish__power__switching__total,4.7431e-06
finish__power__leakage__total,1.68631e-06
finish__power__total,4.16693e-05
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2484
finish__design__instance__area,29995.7
finish__design__instance__count__stdcell,2484
finish__design__instance__area__stdcell,29995.7
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.985808
finish__design__instance__utilization__stdcell,0.985808
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,435
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,334
detailedroute__route__wirelength__iter:1,7492
detailedroute__route__drc_errors__iter:2,218
detailedroute__route__wirelength__iter:2,7502
detailedroute__route__drc_errors__iter:3,202
detailedroute__route__wirelength__iter:3,7478
detailedroute__route__drc_errors__iter:4,17
detailedroute__route__wirelength__iter:4,7387
detailedroute__route__drc_errors__iter:5,0
detailedroute__route__wirelength__iter:5,7393
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,7393
detailedroute__route__vias,2386
detailedroute__route__vias__singlecut,2386
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,5.95719
floorplan__power__internal__total,3.44882e-05
floorplan__power__switching__total,3.05971e-06
floorplan__power__leakage__total,4.9775e-08
floorplan__power__total,3.75977e-05
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,364
floorplan__design__instance__area,3536.27
floorplan__design__instance__count__stdcell,364
floorplan__design__instance__area__stdcell,3536.27
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.116219
floorplan__design__instance__utilization__stdcell,0.116219
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
