*** Begin WARP ROUTE on Tue Jan 12 23:14:44 1999 ***
WARP ROUTE wroute version 2.0.14 db version 1.00
WARP ROUTE compiled on 12/19/97 16:10 (cds10067)
WARP ROUTE ran on directory: /home/userg/code/OUR/Strata/DataStructs/DB/DB2.27/TESTS
WARP ROUTE ran on machine: nexus10

Begin option processing ...
(from wrconfig) inputDefName set to quasiHP.def
(from wrconfig) inputLefName set to quasiHP.lef
(from wrconfig) outputDefName set to quasiHP.orig.wr.def
(from wrconfig) outputFullDef set to true
(from wrconfig) routeFinal set to true
(from wrconfig) routeGlobal set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1.83 megs.

Begin checkout product(s) ...
checkout Silicon_Ensemble_DSM
End checkout product(s).

Begin LEF/DEF in ...
Reading "quasiHP.lef" ...
Reading "quasiHP.def" ...
   *WARNING* design has no clock net
   *WARNING* design has no power net
   *WARNING* design has no ground net
   A total of 3 warnings.
Read in 7 layers, 3 routing layers, 0 overlap layer
Read in 248 macros, 40 used
Read in 276 components
  200 core components: 0 unplaced, 200 placed, 0 fixed
  72 pad components: 0 unplaced, 0 placed, 72 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 314 nets
Read in 2 special nets, 2 routed
Read in 1233 terminals

Distribution of nets (excluding special nets):
       72 ( 1        term),    172 ( 2        term),     29 ( 3        term),
        7 ( 4        term),     14 ( 5        term),      8 ( 6        term),
        4 ( 7        term),      4 ( 9        term),      1 (10-19     term),
        1 (20-29     term),      1 (30-39     term),      1 (40-49     term),
        0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:02, real: 0:00:02, peak: 3.81 megs.

Begin global routing ...
Begin building data ...
*WARNING* COMPONENT PIN I65_0_ SIGNAME not accessible!
*WARNING* COMPONENT PIN I64_0_ SIGNAME not accessible!
*WARNING* COMPONENT PIN I64_1_ SIGNAME not accessible!
*WARNING* COMPONENT PIN I64_2_ SIGNAME not accessible!
*WARNING* COMPONENT PIN I64_3_ SIGNAME not accessible!
*WARNING* COMPONENT PIN I64_4_ SIGNAME not accessible!
*WARNING* COMPONENT PIN I64_5_ SIGNAME not accessible!
*WARNING* COMPONENT PIN I64_6_ SIGNAME not accessible!
*WARNING* COMPONENT PIN I64_7_ SIGNAME not accessible!
*WARNING* COMPONENT PIN I65_1_ SIGNAME not accessible!
*WARNING* A total of 45 (35 unlisted) terminal(s) are not accessible!

Gcell summary:
Layer            Gcell       Blocked Gcell       0-Track Gcell
--------------------------------------------------------------
1st routing       5772       3964 (68.68%)          0 ( 0.00%)
2nd routing       5772       4026 (69.75%)          0 ( 0.00%)
3rd routing       5772       3927 (68.04%)          0 ( 0.00%)
--------------------------------------------------------------
                 17316      11917 (68.82%)          0 ( 0.00%)
End building data: cpu: 0:00:01, real: 0:00:01, peak: 5.65 megs.

Begin routing ...
Layer           Length   Down-Via  Over-track     Over-capacity
---------------------------------------------------------------
1st routing        568          0           1       1 (  0.02%)
2nd routing       1479        764           8       8 (  0.14%)
3rd routing       1023        550           0       0 (  0.00%)
---------------------------------------------------------------
                  3070       1314           9       9 (  0.04%)
End routing: cpu: 0:00:00, real: 0:00:01, peak: 5.65 megs.

Begin pass 1 optimization ...
Layer           Length   Down-Via  Over-track     Over-capacity
---------------------------------------------------------------
1st routing        648          0           1       1 (  0.02%)
2nd routing       1457        756           4       4 (  0.07%)
3rd routing        998        552           0       0 (  0.00%)
---------------------------------------------------------------
                  3103       1308           5       5 (  0.02%)
End pass 1 optimization: cpu: 0:00:00, real: 0:00:00, peak: 5.65 megs.

Begin pass 2 optimization ...
Layer           Length   Down-Via  Over-track     Over-capacity
---------------------------------------------------------------
1st routing        660          0           1       1 (  0.02%)
2nd routing       1447        758           4       4 (  0.07%)
3rd routing       1000        548           0       0 (  0.00%)
---------------------------------------------------------------
                  3107       1306           5       5 (  0.02%)
End pass 2 optimization: cpu: 0:00:00, real: 0:00:00, peak: 5.65 megs.

Begin pass 3 optimization ...
Layer           Length   Down-Via  Over-track     Over-capacity
---------------------------------------------------------------
1st routing        654          0           1       1 (  0.02%)
2nd routing       1449        760           4       4 (  0.07%)
3rd routing       1006        548           0       0 (  0.00%)
---------------------------------------------------------------
                  3109       1308           5       5 (  0.02%)
End pass 3 optimization: cpu: 0:00:00, real: 0:00:00, peak: 5.65 megs.

Begin pass 4 optimization ...
Layer           Length   Down-Via  Over-track     Over-capacity
---------------------------------------------------------------
1st routing        657          0           1       1 (  0.02%)
2nd routing       1449        759           4       4 (  0.07%)
3rd routing       1006        548           0       0 (  0.00%)
---------------------------------------------------------------
                  3112       1307           5       5 (  0.02%)
End pass 4 optimization: cpu: 0:00:00, real: 0:00:00, peak: 5.65 megs.
End global routing: cpu: 0:00:02, real: 0:00:02, peak: 5.65 megs.

Begin final routing ...
Begin building data ...
End building data: cpu: 0:00:00, real: 0:00:00, peak: 5.65 megs.

Begin routing ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24133        124          0         17
2nd routing        389      49381        951          7
3rd routing      33693          3        873          0
-------------------------------------------------------
                 58215      49508       1824         24
End routing: cpu: 0:00:22, real: 0:00:23, peak: 11.01 megs.

Begin pass 1 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24122        124          0         16
2nd routing        402      49373        949          5
3rd routing      33677          3        873          0
-------------------------------------------------------
                 58202      49501       1822         21
End pass 1 search repair: cpu: 0:00:28, real: 0:00:29, peak: 11.01 megs.

Begin pass 2 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24211        124          0         16
2nd routing        399      49373        947          5
3rd routing      33589          3        871          0
-------------------------------------------------------
                 58200      49501       1818         21
End pass 2 search repair: cpu: 0:00:29, real: 0:00:29, peak: 11.01 megs.

Begin pass 3 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24250        129          0         16
2nd routing        386      49321        958          5
3rd routing      33498          3        859          0
-------------------------------------------------------
                 58135      49454       1817         21
End pass 3 search repair: cpu: 0:02:04, real: 0:02:08, peak: 11.01 megs.

Begin pass 4 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24351        129          0         16
2nd routing        378      49269        955          5
3rd routing      33402          3        853          0
-------------------------------------------------------
                 58132      49401       1808         21
End pass 4 search repair: cpu: 0:05:51, real: 0:06:08, peak: 11.01 megs.

Begin pass 5 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24271        129          0         16
2nd routing        384      49243        953          5
3rd routing      33477          3        855          0
-------------------------------------------------------
                 58132      49375       1808         21
End pass 5 search repair: cpu: 0:00:29, real: 0:00:28, peak: 11.01 megs.

Begin pass 6 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24343        117          0         16
2nd routing        373      49141        945          5
3rd routing      33467          3        839          0
-------------------------------------------------------
                 58184      49262       1784         21
End pass 6 search repair: cpu: 0:18:17, real: 0:18:50, peak: 16.81 megs.

Begin pass 7 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24232        604          0         16
2nd routing       1340      48280        986          5
3rd routing      32864        507        965          0
-------------------------------------------------------
                 58436      49391       1951         21
End pass 7 search repair: cpu: 0:00:28, real: 0:00:29, peak: 16.81 megs.

Begin pass 8 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24221        507          0         16
2nd routing       1213      48415        978          5
3rd routing      32970        470        955          0
-------------------------------------------------------
                 58405      49393       1933         21
End pass 8 search repair: cpu: 0:00:29, real: 0:00:28, peak: 16.81 megs.

Begin pass 9 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24271       1818          0         16
2nd routing       2666      46356       1099          5
3rd routing      31889       1357       1200          0
-------------------------------------------------------
                 58826      49531       2299         21
End pass 9 search repair: cpu: 0:02:02, real: 0:02:03, peak: 16.81 megs.

Begin pass 10 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24437       1122          0         16
2nd routing       1816      47532       1073          5
3rd routing      32414        872       1112          0
-------------------------------------------------------
                 58668      49526       2185         21
End pass 10 search repair: cpu: 0:02:10, real: 0:02:11, peak: 16.81 megs.

Begin pass 11 search repair ...
Layer         H-Length   V-Length   Down-Via  Violation
-------------------------------------------------------
1st routing      24497       1054          0         16
2nd routing       1595      47665       1066          5
3rd routing      32549        752       1094          0
-------------------------------------------------------
                 58642      49473       2160         21
End pass 11 search repair: cpu: 0:00:29, real: 0:00:32, peak: 16.81 megs.
End final routing: cpu: 0:33:37, real: 0:34:38, peak: 16.81 megs.

Begin LEF/DEF out ...
Writing "quasiHP.orig.wr.def" ...
Written out 276 components
  200 core components: 0 unplaced, 200 placed, 0 fixed
  72 pad components: 0 unplaced, 0 placed, 72 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Written out 314 nets, 242 routed
Written out 2 special nets, 2 routed
Written out 1233 terminals
End LEF/DEF out: cpu: 0:00:00, real: 0:00:00, peak: 16.81 megs.

Begin checkin product(s) ...
checkin Silicon_Ensemble_DSM
End checkin product(s).

Begin final report ...
Total wire length                    =     108115 (     58642x      49473y)
Total number of vias                 =       2160
Total number of violations           =         21
Total number of over capacity gcells =          5 (  0.02%)
Total CPU time used                  =    0:33:41
Total real time used                 =    0:34:42
Maximum memory used                  =   16.81 megs
End final report.
*WARNING* A total of 45 terminal(s) are not accessible!

*** End WARP ROUTE on Tue Jan 12 23:49:26 1999 ***
