{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365788848881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365788848886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 14:47:28 2013 " "Processing started: Fri Apr 12 14:47:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365788848886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365788848886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ba22 -c ba22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ba22 -c ba22" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365788848886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1365788850656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365788851025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365788851025 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(332) " "Verilog HDL error at monitor.v(332): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 332 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851029 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(333) " "Verilog HDL error at monitor.v(333): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 333 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851030 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(336) " "Verilog HDL error at monitor.v(336): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 336 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851030 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(337) " "Verilog HDL error at monitor.v(337): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 337 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851032 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(338) " "Verilog HDL error at monitor.v(338): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 338 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851033 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(339) " "Verilog HDL error at monitor.v(339): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 339 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851033 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(340) " "Verilog HDL error at monitor.v(340): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 340 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851034 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(341) " "Verilog HDL error at monitor.v(341): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 341 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851038 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(342) " "Verilog HDL error at monitor.v(342): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 342 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851039 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bench monitor.v(343) " "Verilog HDL error at monitor.v(343): object \"bench\" is not declared" {  } { { "src/monitor.v" "" { Text "C:/Dropbox/TRABALHO/Bolsista Eduardo/ba22/projetoQuartus/src/monitor.v" 343 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365788851039 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365788851675 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 12 14:47:31 2013 " "Processing ended: Fri Apr 12 14:47:31 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365788851675 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365788851675 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365788851675 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365788851675 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus II Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365788852483 ""}
