Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb 25 20:27:47 2026
| Host         : PTO0709 running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab3_methodology_drc_routed.rpt -pb lab3_methodology_drc_routed.pb -rpx lab3_methodology_drc_routed.rpx
| Design       : lab3
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) credit_reg[3]/CLR, decCredit_reg/CLR, incCredit_reg/CLR,
reelRegisters[0].reel_reg[0][0]/CLR, reelRegisters[0].reel_reg[0][1]/CLR,
reelRegisters[0].reel_reg[0][2]/CLR, reelRegisters[0].reel_reg[0][3]/CLR,
reelRegisters[1].reel_reg[1][0]/CLR, reelRegisters[1].reel_reg[1][1]/CLR,
reelRegisters[1].reel_reg[1][2]/CLR, reelRegisters[1].reel_reg[1][3]/CLR,
reelRegisters[2].reel_reg[2][0]/CLR, reelRegisters[2].reel_reg[2][1]/CLR,
reelRegisters[2].reel_reg[2][2]/CLR, reelRegisters[2].reel_reg[2][3]/CLR
 (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


