

================================================================
== Vivado HLS Report for 'Loop_Col_DCT_Loop_pr'
================================================================
* Date:           Wed Apr 26 22:39:31 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  113|  113|  113|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop     |  112|  112|        14|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |   11|   11|         5|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_5)
3 --> 
	8  / (tmp_i)
	4  / (!tmp_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_9 (4)  [1/1] 1.57ns
newFuncRoot:0  br label %.preheader1.i


 <State 2>: 1.88ns
ST_2: i_2_i (6)  [1/1] 0.00ns
.preheader1.i:0  %i_2_i = phi i4 [ 0, %newFuncRoot ], [ %i, %.preheader1.i.loopexit ]

ST_2: tmp_5 (7)  [1/1] 1.88ns  loc: resource/lab3/dct.c:43->resource/lab3/dct.c:87
.preheader1.i:1  %tmp_5 = icmp eq i4 %i_2_i, -8

ST_2: i (8)  [1/1] 0.80ns  loc: resource/lab3/dct.c:43->resource/lab3/dct.c:87
.preheader1.i:2  %i = add i4 %i_2_i, 1

ST_2: StgValue_13 (9)  [1/1] 0.00ns  loc: resource/lab3/dct.c:43->resource/lab3/dct.c:87
.preheader1.i:3  br i1 %tmp_5, label %.preheader.i.exitStub, label %0

ST_2: empty (11)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: StgValue_15 (12)  [1/1] 0.00ns  loc: resource/lab3/dct.c:43->resource/lab3/dct.c:87
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

ST_2: i_2_i1_cast_i (13)  [1/1] 0.00ns  loc: resource/lab3/dct.c:43->resource/lab3/dct.c:87
:2  %i_2_i1_cast_i = zext i4 %i_2_i to i32

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: resource/lab3/dct.c:43->resource/lab3/dct.c:87
:3  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i, i3 0)

ST_2: tmp_19_cast (15)  [1/1] 0.00ns  loc: resource/lab3/dct.c:4
:4  %tmp_19_cast = zext i7 %tmp_s to i8

ST_2: col_inbuf_addr (16)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:5  %col_inbuf_addr = getelementptr [8 x i128]* %col_inbuf, i32 0, i32 %i_2_i1_cast_i

ST_2: StgValue_20 (17)  [1/1] 1.57ns  loc: resource/lab3/dct.c:13
:6  br label %1

ST_2: StgValue_21 (91)  [1/1] 0.00ns
.preheader.i.exitStub:0  ret void


 <State 3>: 2.71ns
ST_3: k_i (19)  [1/1] 0.00ns
:0  %k_i = phi i4 [ 0, %0 ], [ %k, %2 ]

ST_3: tmp_i (20)  [1/1] 1.88ns  loc: resource/lab3/dct.c:13
:1  %tmp_i = icmp eq i4 %k_i, -8

ST_3: k (21)  [1/1] 0.80ns  loc: resource/lab3/dct.c:13
:2  %k = add i4 %k_i, 1

ST_3: StgValue_25 (22)  [1/1] 0.00ns  loc: resource/lab3/dct.c:13
:3  br i1 %tmp_i, label %.preheader1.i.loopexit, label %2

ST_3: k_cast1_i (24)  [1/1] 0.00ns  loc: resource/lab3/dct.c:13
:0  %k_cast1_i = zext i4 %k_i to i32

ST_3: k_cast1_i_cast (25)  [1/1] 0.00ns  loc: resource/lab3/dct.c:19
:1  %k_cast1_i_cast = zext i4 %k_i to i8

ST_3: tmp_6 (26)  [1/1] 1.72ns  loc: resource/lab3/dct.c:19
:2  %tmp_6 = add i8 %k_cast1_i_cast, %tmp_19_cast

ST_3: dct_coeff_table_addr (33)  [1/1] 0.00ns  loc: resource/lab3/dct.c:16
:9  %dct_coeff_table_addr = getelementptr [8 x i127]* @dct_coeff_table, i32 0, i32 %k_cast1_i

ST_3: dct_coeff_table_load (34)  [2/2] 2.39ns  loc: resource/lab3/dct.c:16
:10  %dct_coeff_table_load = load i127* %dct_coeff_table_addr, align 16

ST_3: col_inbuf_load (37)  [2/2] 2.71ns  loc: resource/lab3/dct.c:17
:13  %col_inbuf_load = load i128* %col_inbuf_addr, align 8


 <State 4>: 2.71ns
ST_4: dct_coeff_table_load (34)  [1/2] 2.39ns  loc: resource/lab3/dct.c:16
:10  %dct_coeff_table_load = load i127* %dct_coeff_table_addr, align 16

ST_4: tmp_51 (35)  [1/1] 0.00ns  loc: resource/lab3/dct.c:16
:11  %tmp_51 = trunc i127 %dct_coeff_table_load to i16

ST_4: col_inbuf_load (37)  [1/2] 2.71ns  loc: resource/lab3/dct.c:17
:13  %col_inbuf_load = load i128* %col_inbuf_addr, align 8

ST_4: tmp_52 (38)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:14  %tmp_52 = trunc i128 %col_inbuf_load to i16

ST_4: tmp_6_i (41)  [1/1] 0.00ns  loc: resource/lab3/dct.c:16
:17  %tmp_6_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 16, i32 31) nounwind

ST_4: tmp_7_i (43)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:19  %tmp_7_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %col_inbuf_load, i9 16, i9 31) nounwind

ST_4: tmp_8_i (46)  [1/1] 0.00ns  loc: resource/lab3/dct.c:16
:22  %tmp_8_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 32, i32 47) nounwind

ST_4: tmp_10_i (48)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:24  %tmp_10_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %col_inbuf_load, i9 32, i9 47) nounwind

ST_4: tmp_11_i (51)  [1/1] 0.00ns  loc: resource/lab3/dct.c:16
:27  %tmp_11_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 48, i32 63) nounwind

ST_4: tmp_12_i (53)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:29  %tmp_12_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %col_inbuf_load, i9 48, i9 63) nounwind

ST_4: tmp_13_i (56)  [1/1] 0.00ns  loc: resource/lab3/dct.c:16
:32  %tmp_13_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 64, i32 79) nounwind

ST_4: tmp_14_i (58)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:34  %tmp_14_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %col_inbuf_load, i9 64, i9 79) nounwind

ST_4: tmp_15_i (61)  [1/1] 0.00ns  loc: resource/lab3/dct.c:16
:37  %tmp_15_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 80, i32 95) nounwind

ST_4: tmp_16_i (63)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:39  %tmp_16_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %col_inbuf_load, i9 80, i9 95) nounwind

ST_4: tmp_17_i (66)  [1/1] 0.00ns  loc: resource/lab3/dct.c:16
:42  %tmp_17_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 96, i32 111) nounwind

ST_4: tmp_18_i (68)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:44  %tmp_18_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %col_inbuf_load, i9 96, i9 111) nounwind

ST_4: tmp_2 (71)  [1/1] 0.00ns  loc: resource/lab3/dct.c:16
:47  %tmp_2 = call i15 @_ssdm_op_PartSelect.i15.i127.i32.i32(i127 %dct_coeff_table_load, i32 112, i32 126) nounwind

ST_4: tmp_20_i (73)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:49  %tmp_20_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %col_inbuf_load, i9 112, i9 127) nounwind


 <State 5>: 9.40ns
ST_5: coeff_cast_i (36)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:12  %coeff_cast_i = sext i16 %tmp_51 to i29

ST_5: tmp_2_cast_i (39)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:15  %tmp_2_cast_i = sext i16 %tmp_52 to i29

ST_5: tmp_3_i (40)  [1/1] 6.38ns  loc: resource/lab3/dct.c:17
:16  %tmp_3_i = mul i29 %coeff_cast_i, %tmp_2_cast_i

ST_5: coeff_2_cast_i (47)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:23  %coeff_2_cast_i = sext i16 %tmp_8_i to i29

ST_5: tmp_2_2_cast_i (49)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:25  %tmp_2_2_cast_i = sext i16 %tmp_10_i to i29

ST_5: tmp_3_2_i (50)  [1/1] 6.38ns  loc: resource/lab3/dct.c:17
:26  %tmp_3_2_i = mul i29 %coeff_2_cast_i, %tmp_2_2_cast_i

ST_5: coeff_4_cast_i (57)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:33  %coeff_4_cast_i = sext i16 %tmp_13_i to i29

ST_5: tmp_2_4_cast_i (59)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:35  %tmp_2_4_cast_i = sext i16 %tmp_14_i to i29

ST_5: tmp_3_4_i (60)  [1/1] 6.38ns  loc: resource/lab3/dct.c:17
:36  %tmp_3_4_i = mul i29 %coeff_4_cast_i, %tmp_2_4_cast_i

ST_5: coeff_6_cast_i (67)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:43  %coeff_6_cast_i = sext i16 %tmp_17_i to i29

ST_5: tmp_2_6_cast_i (69)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:45  %tmp_2_6_cast_i = sext i16 %tmp_18_i to i29

ST_5: tmp_3_6_i (70)  [1/1] 3.36ns  loc: resource/lab3/dct.c:17
:46  %tmp_3_6_i = mul i29 %coeff_6_cast_i, %tmp_2_6_cast_i

ST_5: coeff_7_cast_i (72)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:48  %coeff_7_cast_i = sext i15 %tmp_2 to i29

ST_5: tmp_2_7_cast_i (74)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:50  %tmp_2_7_cast_i = sext i16 %tmp_20_i to i29

ST_5: tmp_3_7_i (75)  [1/1] 3.36ns  loc: resource/lab3/dct.c:17
:51  %tmp_3_7_i = mul i29 %tmp_2_7_cast_i, %coeff_7_cast_i

ST_5: tmp6 (80)  [1/1] 3.02ns  loc: resource/lab3/dct.c:19
:56  %tmp6 = add i29 4096, %tmp_3_7_i

ST_5: tmp5 (81)  [1/1] 3.02ns  loc: resource/lab3/dct.c:19
:57  %tmp5 = add i29 %tmp6, %tmp_3_6_i


 <State 6>: 10.79ns
ST_6: coeff_1_cast_i (42)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:18  %coeff_1_cast_i = sext i16 %tmp_6_i to i29

ST_6: tmp_2_1_cast_i (44)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:20  %tmp_2_1_cast_i = sext i16 %tmp_7_i to i29

ST_6: tmp_3_1_i (45)  [1/1] 3.36ns  loc: resource/lab3/dct.c:17
:21  %tmp_3_1_i = mul i29 %coeff_1_cast_i, %tmp_2_1_cast_i

ST_6: coeff_3_cast_i (52)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:28  %coeff_3_cast_i = sext i16 %tmp_11_i to i29

ST_6: tmp_2_3_cast_i (54)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:30  %tmp_2_3_cast_i = sext i16 %tmp_12_i to i29

ST_6: tmp_3_3_i (55)  [1/1] 3.36ns  loc: resource/lab3/dct.c:17
:31  %tmp_3_3_i = mul i29 %coeff_3_cast_i, %tmp_2_3_cast_i

ST_6: coeff_5_cast_i (62)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:38  %coeff_5_cast_i = sext i16 %tmp_15_i to i29

ST_6: tmp_2_5_cast_i (64)  [1/1] 0.00ns  loc: resource/lab3/dct.c:17
:40  %tmp_2_5_cast_i = sext i16 %tmp_16_i to i29

ST_6: tmp_3_5_i (65)  [1/1] 3.36ns  loc: resource/lab3/dct.c:17
:41  %tmp_3_5_i = mul i29 %coeff_5_cast_i, %tmp_2_5_cast_i

ST_6: tmp1 (76)  [1/1] 3.02ns  loc: resource/lab3/dct.c:19
:52  %tmp1 = add i29 %tmp_3_i, %tmp_3_1_i

ST_6: tmp2 (77)  [1/1] 3.02ns  loc: resource/lab3/dct.c:19
:53  %tmp2 = add i29 %tmp_3_2_i, %tmp_3_3_i

ST_6: tmp (78)  [1/1] 1.97ns  loc: resource/lab3/dct.c:19
:54  %tmp = add i29 %tmp2, %tmp1

ST_6: tmp4 (79)  [1/1] 3.02ns  loc: resource/lab3/dct.c:19
:55  %tmp4 = add i29 %tmp_3_4_i, %tmp_3_5_i

ST_6: tmp3 (82)  [1/1] 2.44ns  loc: resource/lab3/dct.c:19
:58  %tmp3 = add i29 %tmp5, %tmp4

ST_6: tmp_9_i (83)  [1/1] 1.97ns  loc: resource/lab3/dct.c:19
:59  %tmp_9_i = add i29 %tmp3, %tmp

ST_6: tmp_1_i (84)  [1/1] 0.00ns  loc: resource/lab3/dct.c:19
:60  %tmp_1_i = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_9_i, i32 13, i32 28)


 <State 7>: 2.71ns
ST_7: tmp_20_cast (27)  [1/1] 0.00ns  loc: resource/lab3/dct.c:19
:3  %tmp_20_cast = zext i8 %tmp_6 to i32

ST_7: col_outbuf_i_addr (28)  [1/1] 0.00ns  loc: resource/lab3/dct.c:19
:4  %col_outbuf_i_addr = getelementptr [64 x i16]* %col_outbuf_i, i32 0, i32 %tmp_20_cast

ST_7: empty_30 (29)  [1/1] 0.00ns
:5  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_7: StgValue_86 (30)  [1/1] 0.00ns  loc: resource/lab3/dct.c:13
:6  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_7: tmp_2_i (31)  [1/1] 0.00ns  loc: resource/lab3/dct.c:13
:7  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2) nounwind

ST_7: StgValue_88 (32)  [1/1] 0.00ns  loc: resource/lab3/dct.c:14
:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: StgValue_89 (85)  [1/1] 2.71ns  loc: resource/lab3/dct.c:19
:61  store i16 %tmp_1_i, i16* %col_outbuf_i_addr, align 2

ST_7: empty_31 (86)  [1/1] 0.00ns  loc: resource/lab3/dct.c:20
:62  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_2_i) nounwind

ST_7: StgValue_91 (87)  [1/1] 0.00ns  loc: resource/lab3/dct.c:13
:63  br label %1


 <State 8>: 0.00ns
ST_8: StgValue_92 (89)  [1/1] 0.00ns
.preheader1.i.loopexit:0  br label %.preheader1.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9           (br               ) [ 011111111]
i_2_i                (phi              ) [ 001000000]
tmp_5                (icmp             ) [ 001111111]
i                    (add              ) [ 011111111]
StgValue_13          (br               ) [ 000000000]
empty                (speclooptripcount) [ 000000000]
StgValue_15          (specloopname     ) [ 000000000]
i_2_i1_cast_i        (zext             ) [ 000000000]
tmp_s                (bitconcatenate   ) [ 000000000]
tmp_19_cast          (zext             ) [ 000111110]
col_inbuf_addr       (getelementptr    ) [ 000111110]
StgValue_20          (br               ) [ 001111111]
StgValue_21          (ret              ) [ 000000000]
k_i                  (phi              ) [ 000100000]
tmp_i                (icmp             ) [ 001111111]
k                    (add              ) [ 001111111]
StgValue_25          (br               ) [ 000000000]
k_cast1_i            (zext             ) [ 000000000]
k_cast1_i_cast       (zext             ) [ 000000000]
tmp_6                (add              ) [ 000111110]
dct_coeff_table_addr (getelementptr    ) [ 000110000]
dct_coeff_table_load (load             ) [ 000000000]
tmp_51               (trunc            ) [ 000101000]
col_inbuf_load       (load             ) [ 000000000]
tmp_52               (trunc            ) [ 000101000]
tmp_6_i              (partselect       ) [ 000101100]
tmp_7_i              (partselect       ) [ 000101100]
tmp_8_i              (partselect       ) [ 000101000]
tmp_10_i             (partselect       ) [ 000101000]
tmp_11_i             (partselect       ) [ 000101100]
tmp_12_i             (partselect       ) [ 000101100]
tmp_13_i             (partselect       ) [ 000101000]
tmp_14_i             (partselect       ) [ 000101000]
tmp_15_i             (partselect       ) [ 000101100]
tmp_16_i             (partselect       ) [ 000101100]
tmp_17_i             (partselect       ) [ 000101000]
tmp_18_i             (partselect       ) [ 000101000]
tmp_2                (partselect       ) [ 000101000]
tmp_20_i             (partselect       ) [ 000101000]
coeff_cast_i         (sext             ) [ 000000000]
tmp_2_cast_i         (sext             ) [ 000000000]
tmp_3_i              (mul              ) [ 000100100]
coeff_2_cast_i       (sext             ) [ 000000000]
tmp_2_2_cast_i       (sext             ) [ 000000000]
tmp_3_2_i            (mul              ) [ 000100100]
coeff_4_cast_i       (sext             ) [ 000000000]
tmp_2_4_cast_i       (sext             ) [ 000000000]
tmp_3_4_i            (mul              ) [ 000100100]
coeff_6_cast_i       (sext             ) [ 000000000]
tmp_2_6_cast_i       (sext             ) [ 000000000]
tmp_3_6_i            (mul              ) [ 000000000]
coeff_7_cast_i       (sext             ) [ 000000000]
tmp_2_7_cast_i       (sext             ) [ 000000000]
tmp_3_7_i            (mul              ) [ 000000000]
tmp6                 (add              ) [ 000000000]
tmp5                 (add              ) [ 000100100]
coeff_1_cast_i       (sext             ) [ 000000000]
tmp_2_1_cast_i       (sext             ) [ 000000000]
tmp_3_1_i            (mul              ) [ 000000000]
coeff_3_cast_i       (sext             ) [ 000000000]
tmp_2_3_cast_i       (sext             ) [ 000000000]
tmp_3_3_i            (mul              ) [ 000000000]
coeff_5_cast_i       (sext             ) [ 000000000]
tmp_2_5_cast_i       (sext             ) [ 000000000]
tmp_3_5_i            (mul              ) [ 000000000]
tmp1                 (add              ) [ 000000000]
tmp2                 (add              ) [ 000000000]
tmp                  (add              ) [ 000000000]
tmp4                 (add              ) [ 000000000]
tmp3                 (add              ) [ 000000000]
tmp_9_i              (add              ) [ 000000000]
tmp_1_i              (partselect       ) [ 000100010]
tmp_20_cast          (zext             ) [ 000000000]
col_outbuf_i_addr    (getelementptr    ) [ 000000000]
empty_30             (speclooptripcount) [ 000000000]
StgValue_86          (specloopname     ) [ 000000000]
tmp_2_i              (specregionbegin  ) [ 000000000]
StgValue_88          (specpipeline     ) [ 000000000]
StgValue_89          (store            ) [ 000000000]
empty_31             (specregionend    ) [ 000000000]
StgValue_91          (br               ) [ 001111111]
StgValue_92          (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_outbuf_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i127.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i127.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="col_inbuf_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="128" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="dct_coeff_table_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="127" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="127" slack="2147483647"/>
<pin id="127" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_load/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="1"/>
<pin id="131" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="132" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_load/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="col_outbuf_i_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_i_addr/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_89_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="1"/>
<pin id="143" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/7 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_2_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2_i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_2_i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_i/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="k_i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="k_i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_2_i1_cast_i_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_i1_cast_i/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_19_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="k_cast1_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1_i/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="k_cast1_i_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1_i_cast/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="1"/>
<pin id="220" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_51_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="127" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_52_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="128" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_6_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="127" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="0" index="3" bw="6" slack="0"/>
<pin id="235" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_7_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="128" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_8_i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="127" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_i/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_10_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="128" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="0" index="3" bw="7" slack="0"/>
<pin id="265" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_11_i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="127" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="0" index="3" bw="7" slack="0"/>
<pin id="275" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_i/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_12_i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="128" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="0" index="3" bw="7" slack="0"/>
<pin id="285" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12_i/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_13_i_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="127" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="0" index="3" bw="8" slack="0"/>
<pin id="295" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_i/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_14_i_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="128" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="0" index="3" bw="8" slack="0"/>
<pin id="305" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_i/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_15_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="127" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="0" index="3" bw="8" slack="0"/>
<pin id="315" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15_i/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_16_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="128" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="0" index="3" bw="8" slack="0"/>
<pin id="325" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16_i/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_17_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="127" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="0" index="3" bw="8" slack="0"/>
<pin id="335" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17_i/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_18_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="128" slack="0"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="0" index="3" bw="8" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18_i/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="15" slack="0"/>
<pin id="352" dir="0" index="1" bw="127" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="0" index="3" bw="8" slack="0"/>
<pin id="355" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_20_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="128" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="8" slack="0"/>
<pin id="365" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20_i/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="coeff_cast_i_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_cast_i/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_2_cast_i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast_i/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="coeff_2_cast_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="1"/>
<pin id="378" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_2_cast_i/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_2_2_cast_i_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_2_cast_i/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="coeff_4_cast_i_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_4_cast_i/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_2_4_cast_i_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_4_cast_i/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="coeff_6_cast_i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_6_cast_i/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_2_6_cast_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_6_cast_i/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="coeff_7_cast_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="1"/>
<pin id="396" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_7_cast_i/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_2_7_cast_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_7_cast_i/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="coeff_1_cast_i_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="2"/>
<pin id="402" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_1_cast_i/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_2_1_cast_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="2"/>
<pin id="405" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_1_cast_i/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="coeff_3_cast_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="2"/>
<pin id="408" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_3_cast_i/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_2_3_cast_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="2"/>
<pin id="411" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_3_cast_i/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="coeff_5_cast_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="2"/>
<pin id="414" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_5_cast_i/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_2_5_cast_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="2"/>
<pin id="417" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_5_cast_i/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="29" slack="0"/>
<pin id="420" dir="0" index="1" bw="29" slack="0"/>
<pin id="421" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="29" slack="1"/>
<pin id="424" dir="0" index="1" bw="29" slack="0"/>
<pin id="425" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_9_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="29" slack="0"/>
<pin id="428" dir="0" index="1" bw="29" slack="0"/>
<pin id="429" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_1_i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="29" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_i/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_20_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="4"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/7 "/>
</bind>
</comp>

<comp id="446" class="1007" name="tmp_3_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i/5 "/>
</bind>
</comp>

<comp id="452" class="1007" name="tmp_3_2_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_2_i/5 "/>
</bind>
</comp>

<comp id="458" class="1007" name="tmp_3_4_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_4_i/5 "/>
</bind>
</comp>

<comp id="464" class="1007" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3_6_i/5 tmp5/5 "/>
</bind>
</comp>

<comp id="471" class="1007" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="15" slack="0"/>
<pin id="474" dir="0" index="2" bw="14" slack="0"/>
<pin id="475" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3_7_i/5 tmp6/5 "/>
</bind>
</comp>

<comp id="480" class="1007" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3_1_i/6 tmp1/6 "/>
</bind>
</comp>

<comp id="488" class="1007" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3_3_i/6 tmp2/6 "/>
</bind>
</comp>

<comp id="496" class="1007" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="500" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3_5_i/6 tmp4/6 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_5_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="508" class="1005" name="i_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_19_cast_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_cast "/>
</bind>
</comp>

<comp id="518" class="1005" name="col_inbuf_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="1"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_i_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="527" class="1005" name="k_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="0"/>
<pin id="529" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_6_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="4"/>
<pin id="534" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="537" class="1005" name="dct_coeff_table_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="1"/>
<pin id="539" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_51_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_52_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="1"/>
<pin id="549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_6_i_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="2"/>
<pin id="554" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_7_i_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="2"/>
<pin id="559" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_8_i_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="1"/>
<pin id="564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_10_i_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_11_i_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="2"/>
<pin id="574" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_12_i_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="2"/>
<pin id="579" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_13_i_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="1"/>
<pin id="584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_14_i_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="1"/>
<pin id="589" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_15_i_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="2"/>
<pin id="594" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_16_i_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="2"/>
<pin id="599" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16_i "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_17_i_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="1"/>
<pin id="604" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_18_i_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="1"/>
<pin id="609" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_2_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="15" slack="1"/>
<pin id="614" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_20_i_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="1"/>
<pin id="619" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_3_i_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="29" slack="1"/>
<pin id="624" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_3_2_i_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="29" slack="1"/>
<pin id="629" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_i "/>
</bind>
</comp>

<comp id="632" class="1005" name="tmp_3_4_i_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="29" slack="1"/>
<pin id="634" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_4_i "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp5_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="29" slack="1"/>
<pin id="639" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_1_i_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="1"/>
<pin id="644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="149" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="149" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="149" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="149" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="160" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="160" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="160" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="216"><net_src comp="160" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="124" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="129" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="124" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="129" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="124" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="129" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="124" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="129" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="124" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="129" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="124" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="129" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="124" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="72" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="129" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="76" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="78" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="124" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="32" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="129" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="84" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="86" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="90" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="92" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="94" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="442" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="450"><net_src comp="370" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="373" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="376" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="379" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="382" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="385" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="388" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="391" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="397" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="394" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="88" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="479"><net_src comp="471" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="485"><net_src comp="400" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="403" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="493"><net_src comp="406" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="409" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="488" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="501"><net_src comp="412" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="415" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="507"><net_src comp="167" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="173" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="516"><net_src comp="192" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="521"><net_src comp="110" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="526"><net_src comp="196" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="202" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="535"><net_src comp="217" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="540"><net_src comp="117" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="545"><net_src comp="222" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="550"><net_src comp="226" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="555"><net_src comp="230" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="560"><net_src comp="240" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="565"><net_src comp="250" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="570"><net_src comp="260" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="575"><net_src comp="270" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="580"><net_src comp="280" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="585"><net_src comp="290" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="590"><net_src comp="300" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="595"><net_src comp="310" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="600"><net_src comp="320" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="605"><net_src comp="330" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="610"><net_src comp="340" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="615"><net_src comp="350" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="620"><net_src comp="360" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="625"><net_src comp="446" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="630"><net_src comp="452" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="635"><net_src comp="458" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="640"><net_src comp="464" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="645"><net_src comp="432" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_outbuf_i | {7 }
 - Input state : 
	Port: Loop_Col_DCT_Loop_pr : col_inbuf | {3 4 }
	Port: Loop_Col_DCT_Loop_pr : dct_coeff_table | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp_5 : 1
		i : 1
		StgValue_13 : 2
		i_2_i1_cast_i : 1
		tmp_s : 1
		tmp_19_cast : 2
		col_inbuf_addr : 2
	State 3
		tmp_i : 1
		k : 1
		StgValue_25 : 2
		k_cast1_i : 1
		k_cast1_i_cast : 1
		tmp_6 : 2
		dct_coeff_table_addr : 2
		dct_coeff_table_load : 3
	State 4
		tmp_51 : 1
		tmp_52 : 1
		tmp_6_i : 1
		tmp_7_i : 1
		tmp_8_i : 1
		tmp_10_i : 1
		tmp_11_i : 1
		tmp_12_i : 1
		tmp_13_i : 1
		tmp_14_i : 1
		tmp_15_i : 1
		tmp_16_i : 1
		tmp_17_i : 1
		tmp_18_i : 1
		tmp_2 : 1
		tmp_20_i : 1
	State 5
		tmp_3_i : 1
		tmp_3_2_i : 1
		tmp_3_4_i : 1
		tmp_3_6_i : 1
		tmp_3_7_i : 1
		tmp6 : 2
		tmp5 : 3
	State 6
		tmp_3_1_i : 1
		tmp_3_3_i : 1
		tmp_3_5_i : 1
		tmp1 : 2
		tmp2 : 2
		tmp : 3
		tmp4 : 2
		tmp3 : 3
		tmp_9_i : 4
		tmp_1_i : 5
	State 7
		col_outbuf_i_addr : 1
		StgValue_89 : 2
		empty_31 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_173       |    0    |    0    |    4    |
|          |        k_fu_202       |    0    |    0    |    4    |
|    add   |      tmp_6_fu_217     |    0    |    0    |    7    |
|          |       tmp_fu_418      |    0    |    0    |   14.5  |
|          |      tmp3_fu_422      |    0    |    0    |    29   |
|          |     tmp_9_i_fu_426    |    0    |    0    |   14.5  |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_464      |    1    |    0    |    0    |
|          |       grp_fu_471      |    1    |    0    |    0    |
|  muladd  |       grp_fu_480      |    1    |    0    |    0    |
|          |       grp_fu_488      |    1    |    0    |    0    |
|          |       grp_fu_496      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |      tmp_5_fu_167     |    0    |    0    |    2    |
|          |      tmp_i_fu_196     |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_3_i_fu_446    |    1    |    0    |    0    |
|    mul   |    tmp_3_2_i_fu_452   |    1    |    0    |    0    |
|          |    tmp_3_4_i_fu_458   |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  i_2_i1_cast_i_fu_179 |    0    |    0    |    0    |
|          |   tmp_19_cast_fu_192  |    0    |    0    |    0    |
|   zext   |    k_cast1_i_fu_208   |    0    |    0    |    0    |
|          | k_cast1_i_cast_fu_213 |    0    |    0    |    0    |
|          |   tmp_20_cast_fu_442  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_184     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_51_fu_222     |    0    |    0    |    0    |
|          |     tmp_52_fu_226     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_6_i_fu_230    |    0    |    0    |    0    |
|          |     tmp_7_i_fu_240    |    0    |    0    |    0    |
|          |     tmp_8_i_fu_250    |    0    |    0    |    0    |
|          |    tmp_10_i_fu_260    |    0    |    0    |    0    |
|          |    tmp_11_i_fu_270    |    0    |    0    |    0    |
|          |    tmp_12_i_fu_280    |    0    |    0    |    0    |
|          |    tmp_13_i_fu_290    |    0    |    0    |    0    |
|partselect|    tmp_14_i_fu_300    |    0    |    0    |    0    |
|          |    tmp_15_i_fu_310    |    0    |    0    |    0    |
|          |    tmp_16_i_fu_320    |    0    |    0    |    0    |
|          |    tmp_17_i_fu_330    |    0    |    0    |    0    |
|          |    tmp_18_i_fu_340    |    0    |    0    |    0    |
|          |      tmp_2_fu_350     |    0    |    0    |    0    |
|          |    tmp_20_i_fu_360    |    0    |    0    |    0    |
|          |     tmp_1_i_fu_432    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  coeff_cast_i_fu_370  |    0    |    0    |    0    |
|          |  tmp_2_cast_i_fu_373  |    0    |    0    |    0    |
|          | coeff_2_cast_i_fu_376 |    0    |    0    |    0    |
|          | tmp_2_2_cast_i_fu_379 |    0    |    0    |    0    |
|          | coeff_4_cast_i_fu_382 |    0    |    0    |    0    |
|          | tmp_2_4_cast_i_fu_385 |    0    |    0    |    0    |
|          | coeff_6_cast_i_fu_388 |    0    |    0    |    0    |
|   sext   | tmp_2_6_cast_i_fu_391 |    0    |    0    |    0    |
|          | coeff_7_cast_i_fu_394 |    0    |    0    |    0    |
|          | tmp_2_7_cast_i_fu_397 |    0    |    0    |    0    |
|          | coeff_1_cast_i_fu_400 |    0    |    0    |    0    |
|          | tmp_2_1_cast_i_fu_403 |    0    |    0    |    0    |
|          | coeff_3_cast_i_fu_406 |    0    |    0    |    0    |
|          | tmp_2_3_cast_i_fu_409 |    0    |    0    |    0    |
|          | coeff_5_cast_i_fu_412 |    0    |    0    |    0    |
|          | tmp_2_5_cast_i_fu_415 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    8    |    0    |    77   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_inbuf_addr_reg_518   |    3   |
|dct_coeff_table_addr_reg_537|    3   |
|        i_2_i_reg_145       |    4   |
|          i_reg_508         |    4   |
|         k_i_reg_156        |    4   |
|          k_reg_527         |    4   |
|        tmp5_reg_637        |   29   |
|      tmp_10_i_reg_567      |   16   |
|      tmp_11_i_reg_572      |   16   |
|      tmp_12_i_reg_577      |   16   |
|      tmp_13_i_reg_582      |   16   |
|      tmp_14_i_reg_587      |   16   |
|      tmp_15_i_reg_592      |   16   |
|      tmp_16_i_reg_597      |   16   |
|      tmp_17_i_reg_602      |   16   |
|      tmp_18_i_reg_607      |   16   |
|     tmp_19_cast_reg_513    |    8   |
|       tmp_1_i_reg_642      |   16   |
|      tmp_20_i_reg_617      |   16   |
|        tmp_2_reg_612       |   15   |
|      tmp_3_2_i_reg_627     |   29   |
|      tmp_3_4_i_reg_632     |   29   |
|       tmp_3_i_reg_622      |   29   |
|       tmp_51_reg_542       |   16   |
|       tmp_52_reg_547       |   16   |
|        tmp_5_reg_504       |    1   |
|       tmp_6_i_reg_552      |   16   |
|        tmp_6_reg_532       |    8   |
|       tmp_7_i_reg_557      |   16   |
|       tmp_8_i_reg_562      |   16   |
|        tmp_i_reg_523       |    1   |
+----------------------------+--------+
|            Total           |   427  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |   3  |    6   ||    3    |
|     grp_fu_464    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_480    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_488    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_496    |  p0  |   2  |  16  |   32   ||    16   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   134  ||  7.855  ||    67   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   67   |
|  Register |    -   |    -   |   427  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    7   |   427  |   144  |
+-----------+--------+--------+--------+--------+
