###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 22:59:40 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.058
= Required Time                 0.005
  Arrival Time                  0.106
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.234 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.232 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.195 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.190 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.139 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.138 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.016 | 0.104 |   0.066 |   -0.034 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40   | 0.016 | 0.000 |   0.066 |   -0.034 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.019 | 0.016 |   0.082 |   -0.018 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40 | 0.019 | 0.000 |   0.082 |   -0.018 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.028 | 0.023 |   0.106 |    0.005 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.028 | 0.000 |   0.106 |    0.005 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.051 | 0.005 |  -0.059 |    0.042 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.091 | 0.079 |   0.020 |    0.121 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.091 | 0.001 |   0.021 |    0.122 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.058
= Required Time                 0.007
  Arrival Time                  0.108
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.234 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.232 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.195 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.190 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.139 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.138 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.019 | 0.105 |   0.068 |   -0.032 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40   | 0.019 | 0.000 |   0.068 |   -0.032 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.021 | 0.018 |   0.086 |   -0.014 | 
     | test_pe/test_opt_reg_d/U7                 |              | AOI22D0BWP40 | 0.021 | 0.000 |   0.086 |   -0.014 | 
     | test_pe/test_opt_reg_d/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.022 | 0.021 |   0.108 |    0.007 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.022 | 0.000 |   0.108 |    0.007 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.051 | 0.005 |  -0.059 |    0.042 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.091 | 0.079 |   0.020 |    0.121 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.091 | 0.001 |   0.022 |    0.122 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.058
= Required Time                 0.006
  Arrival Time                  0.108
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.236 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.234 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.197 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.192 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.141 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.139 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.017 | 0.104 |   0.067 |   -0.035 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40   | 0.017 | 0.000 |   0.067 |   -0.035 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.022 | 0.018 |   0.085 |   -0.017 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40 | 0.022 | 0.000 |   0.085 |   -0.017 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.025 | 0.023 |   0.108 |    0.006 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.025 | 0.000 |   0.108 |    0.006 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.058 |       |  -0.125 |   -0.023 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.021 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.039 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.051 | 0.005 |  -0.059 |    0.044 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.091 | 0.079 |   0.020 |    0.122 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.091 | 0.001 |   0.021 |    0.124 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.056
  Arrival Time                  0.315
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.393 | 
     | CTS_ccl_a_buf_00010                                |              | CKBD16BWP40  | 0.041 | 0.002 |  -0.132 |   -0.391 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^   | CKBD16BWP40  | 0.041 | 0.039 |  -0.093 |   -0.353 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.044 | 0.004 |  -0.089 |   -0.348 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.055 |  -0.034 |   -0.293 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          |              | DFCNQD1BWP40 | 0.053 | 0.000 |  -0.034 |   -0.293 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.027 | 0.107 |   0.074 |   -0.186 | 
     | test_pe/test_opt_reg_a/U31                         |              | AO22D1BWP40  | 0.027 | 0.000 |   0.074 |   -0.185 | 
     | test_pe/test_opt_reg_a/U31                         | B2 v -> Z v  | AO22D1BWP40  | 0.060 | 0.076 |   0.150 |   -0.109 | 
     | test_pe/test_pe_comp/U151                          |              | CKND1BWP40   | 0.060 | 0.001 |   0.151 |   -0.108 | 
     | test_pe/test_pe_comp/U151                          | I v -> ZN ^  | CKND1BWP40   | 0.035 | 0.032 |   0.183 |   -0.076 | 
     | test_pe/test_pe_comp/U216                          |              | OAI22D0BWP40 | 0.035 | 0.000 |   0.183 |   -0.076 | 
     | test_pe/test_pe_comp/U216                          | A2 ^ -> ZN v | OAI22D0BWP40 | 0.069 | 0.042 |   0.225 |   -0.034 | 
     | test_pe/FE_OFC82_comp_res_3                        |              | INVD1BWP40   | 0.069 | 0.000 |   0.225 |   -0.034 | 
     | test_pe/FE_OFC82_comp_res_3                        | I v -> ZN ^  | INVD1BWP40   | 0.034 | 0.031 |   0.256 |   -0.003 | 
     | test_pe/U192                                       |              | OAI22D0BWP40 | 0.034 | 0.000 |   0.256 |   -0.003 | 
     | test_pe/U192                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.021 | 0.021 |   0.277 |    0.018 | 
     | test_pe/test_opt_reg_file/U5                       |              | AO22D0BWP40  | 0.021 | 0.000 |   0.277 |    0.018 | 
     | test_pe/test_opt_reg_file/U5                       | A2 v -> Z v  | AO22D0BWP40  | 0.016 | 0.037 |   0.315 |    0.056 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.315 |    0.056 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.134 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.136 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.195 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.198 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.280 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.021 |    0.281 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_1_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.056
  Arrival Time                  0.322
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.400 | 
     | CTS_ccl_a_buf_00010                                |              | CKBD16BWP40  | 0.041 | 0.002 |  -0.132 |   -0.399 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^   | CKBD16BWP40  | 0.041 | 0.039 |  -0.093 |   -0.360 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.044 | 0.004 |  -0.089 |   -0.356 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.055 |  -0.034 |   -0.301 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          |              | DFCNQD1BWP40 | 0.053 | 0.000 |  -0.034 |   -0.300 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.020 | 0.103 |   0.070 |   -0.197 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D1BWP40  | 0.020 | 0.000 |   0.070 |   -0.197 | 
     | test_pe/test_opt_reg_a/U30                         | B2 v -> Z v  | AO22D1BWP40  | 0.071 | 0.082 |   0.152 |   -0.115 | 
     | test_pe/test_pe_comp/U150                          |              | CKND1BWP40   | 0.071 | 0.002 |   0.153 |   -0.113 | 
     | test_pe/test_pe_comp/U150                          | I v -> ZN ^  | CKND1BWP40   | 0.037 | 0.033 |   0.186 |   -0.080 | 
     | test_pe/test_pe_comp/U232                          |              | OAI22D0BWP40 | 0.037 | 0.000 |   0.186 |   -0.080 | 
     | test_pe/test_pe_comp/U232                          | A2 ^ -> ZN v | OAI22D0BWP40 | 0.056 | 0.043 |   0.229 |   -0.038 | 
     | test_pe/U3                                         |              | INVD1BWP40   | 0.056 | 0.000 |   0.229 |   -0.038 | 
     | test_pe/U3                                         | I v -> ZN ^  | INVD1BWP40   | 0.032 | 0.029 |   0.258 |   -0.008 | 
     | test_pe/U178                                       |              | OAI22D0BWP40 | 0.032 | 0.000 |   0.258 |   -0.008 | 
     | test_pe/U178                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.031 | 0.025 |   0.283 |    0.016 | 
     | test_pe/test_opt_reg_file/U4                       |              | AO22D0BWP40  | 0.031 | 0.000 |   0.283 |    0.016 | 
     | test_pe/test_opt_reg_file/U4                       | A2 v -> Z v  | AO22D0BWP40  | 0.015 | 0.039 |   0.322 |    0.056 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |              | DFCNQD1BWP40 | 0.015 | 0.000 |   0.322 |    0.056 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.142 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.143 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.203 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.206 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.288 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.288 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.055
  Arrival Time                  0.324
  Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.403 | 
     | CTS_ccl_a_buf_00010                                |              | CKBD16BWP40  | 0.041 | 0.002 |  -0.132 |   -0.401 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^   | CKBD16BWP40  | 0.041 | 0.039 |  -0.093 |   -0.362 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.044 | 0.004 |  -0.089 |   -0.358 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.055 |  -0.034 |   -0.303 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          |              | DFCNQD1BWP40 | 0.053 | 0.000 |  -0.034 |   -0.303 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.026 | 0.105 |   0.071 |   -0.198 | 
     | test_pe/test_opt_reg_a/FE_RC_5_0                   |              | CKAN2D1BWP40 | 0.026 | 0.000 |   0.071 |   -0.198 | 
     | test_pe/test_opt_reg_a/FE_RC_5_0                   | A2 v -> Z v  | CKAN2D1BWP40 | 0.011 | 0.033 |   0.105 |   -0.164 | 
     | test_pe/test_opt_reg_a/FE_RC_4_0                   |              | IND2D3BWP40  | 0.011 | 0.000 |   0.105 |   -0.164 | 
     | test_pe/test_opt_reg_a/FE_RC_4_0                   | A1 v -> ZN v | IND2D3BWP40  | 0.049 | 0.053 |   0.157 |   -0.112 | 
     | test_pe/test_pe_comp/U121                          |              | CKND1BWP40   | 0.049 | 0.002 |   0.159 |   -0.110 | 
     | test_pe/test_pe_comp/U121                          | I v -> ZN ^  | CKND1BWP40   | 0.032 | 0.028 |   0.187 |   -0.082 | 
     | test_pe/test_pe_comp/U208                          |              | OAI22D0BWP40 | 0.032 | 0.000 |   0.187 |   -0.082 | 
     | test_pe/test_pe_comp/U208                          | A2 ^ -> ZN v | OAI22D0BWP40 | 0.054 | 0.039 |   0.227 |   -0.042 | 
     | test_pe/FE_OFC78_comp_res_4                        |              | CKND1BWP40   | 0.054 | 0.000 |   0.227 |   -0.042 | 
     | test_pe/FE_OFC78_comp_res_4                        | I v -> ZN ^  | CKND1BWP40   | 0.037 | 0.034 |   0.260 |   -0.009 | 
     | test_pe/U184                                       |              | OAI22D0BWP40 | 0.037 | 0.000 |   0.260 |   -0.009 | 
     | test_pe/U184                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.027 | 0.025 |   0.285 |    0.016 | 
     | test_pe/test_opt_reg_file/U7                       |              | AO22D0BWP40  | 0.027 | 0.000 |   0.285 |    0.016 | 
     | test_pe/test_opt_reg_file/U7                       | A2 v -> Z v  | AO22D0BWP40  | 0.017 | 0.040 |   0.324 |    0.055 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |              | DFCNQD1BWP40 | 0.017 | 0.000 |   0.324 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.144 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.146 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.205 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.208 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.290 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.291 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.056
  Arrival Time                  0.332
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.040 |       |  -0.134 |   -0.410 | 
     | CTS_ccl_a_buf_00010                                |              | CKBD16BWP40   | 0.041 | 0.002 |  -0.132 |   -0.408 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^   | CKBD16BWP40   | 0.041 | 0.039 |  -0.093 |   -0.370 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40  | 0.044 | 0.004 |  -0.089 |   -0.365 | 
     | tch                                                |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.053 | 0.055 |  -0.034 |   -0.310 | 
     | tch                                                |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |              | DFCNQD1BWP40  | 0.053 | 0.000 |  -0.034 |   -0.310 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q v  | DFCNQD1BWP40  | 0.036 | 0.114 |   0.081 |   -0.196 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40   | 0.036 | 0.000 |   0.081 |   -0.196 | 
     | test_pe/test_opt_reg_a/U24                         | B2 v -> Z v  | AO22D0BWP40   | 0.116 | 0.105 |   0.185 |   -0.091 | 
     | test_pe/test_pe_comp/FE_RC_145_0                   |              | MOAI22D1BWP40 | 0.116 | 0.001 |   0.187 |   -0.090 | 
     | test_pe/test_pe_comp/FE_RC_145_0                   | B2 v -> ZN v | MOAI22D1BWP40 | 0.032 | 0.064 |   0.251 |   -0.025 | 
     | test_pe/FE_OFC61_comp_res_13                       |              | INVD1BWP40    | 0.032 | 0.000 |   0.251 |   -0.025 | 
     | test_pe/FE_OFC61_comp_res_13                       | I v -> ZN ^  | INVD1BWP40    | 0.028 | 0.025 |   0.276 |   -0.000 | 
     | test_pe/U204                                       |              | OAI22D0BWP40  | 0.028 | 0.000 |   0.276 |   -0.000 | 
     | test_pe/U204                                       | A1 ^ -> ZN v | OAI22D0BWP40  | 0.020 | 0.019 |   0.295 |    0.019 | 
     | test_pe/test_opt_reg_file/U16                      |              | AO22D0BWP40   | 0.020 | 0.000 |   0.295 |    0.019 | 
     | test_pe/test_opt_reg_file/U16                      | A2 v -> Z v  | AO22D0BWP40   | 0.015 | 0.036 |   0.332 |    0.056 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40  | 0.015 | 0.000 |   0.332 |    0.056 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.151 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.153 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.213 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.215 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.297 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.021 |    0.297 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.055
  Arrival Time                  0.344
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.423 | 
     | CTS_ccl_a_buf_00010                                |              | CKBD16BWP40  | 0.041 | 0.002 |  -0.132 |   -0.421 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^   | CKBD16BWP40  | 0.041 | 0.039 |  -0.093 |   -0.383 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.044 | 0.004 |  -0.089 |   -0.378 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.055 |  -0.034 |   -0.323 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          |              | DFCNQD1BWP40 | 0.053 | 0.000 |  -0.034 |   -0.323 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.047 | 0.118 |   0.085 |   -0.205 | 
     | test_pe/test_opt_reg_a/U29                         |              | AO22D2BWP40  | 0.047 | 0.000 |   0.085 |   -0.204 | 
     | test_pe/test_opt_reg_a/U29                         | B2 v -> Z v  | AO22D2BWP40  | 0.041 | 0.072 |   0.157 |   -0.132 | 
     | test_pe/test_pe_comp/FE_OFC84_op_a_0               |              | INVD2BWP40   | 0.041 | 0.002 |   0.160 |   -0.129 | 
     | test_pe/test_pe_comp/FE_OFC84_op_a_0               | I v -> ZN ^  | INVD2BWP40   | 0.052 | 0.042 |   0.201 |   -0.088 | 
     | test_pe/test_pe_comp/U240                          |              | OAI22D0BWP40 | 0.052 | 0.000 |   0.202 |   -0.087 | 
     | test_pe/test_pe_comp/U240                          | A2 ^ -> ZN v | OAI22D0BWP40 | 0.054 | 0.045 |   0.247 |   -0.042 | 
     | test_pe/U4                                         |              | CKND1BWP40   | 0.054 | 0.000 |   0.247 |   -0.042 | 
     | test_pe/U4                                         | I v -> ZN ^  | CKND1BWP40   | 0.030 | 0.027 |   0.275 |   -0.015 | 
     | test_pe/U186                                       |              | OAI22D0BWP40 | 0.030 | 0.000 |   0.275 |   -0.015 | 
     | test_pe/U186                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.038 | 0.026 |   0.300 |    0.011 | 
     | test_pe/test_opt_reg_file/U8                       |              | AO22D0BWP40  | 0.038 | 0.000 |   0.300 |    0.011 | 
     | test_pe/test_opt_reg_file/U8                       | A2 v -> Z v  | AO22D0BWP40  | 0.019 | 0.044 |   0.344 |    0.055 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |              | DFCNQD1BWP40 | 0.019 | 0.000 |   0.344 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.164 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.166 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.228 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.310 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.311 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__12_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.033
  Arrival Time                  0.323
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.424 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.422 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.385 | 
     | CTS_ccl_a_buf_00003                              |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.380 | 
     | CTS_ccl_a_buf_00003                              | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.328 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.327 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.098 |   0.061 |   -0.229 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40   | 0.030 | 0.000 |   0.061 |   -0.229 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40   | 0.021 | 0.021 |   0.081 |   -0.209 | 
     | test_pe/test_opt_reg_d/U10                       |              | OAI21D2BWP40 | 0.021 | 0.000 |   0.081 |   -0.209 | 
     | test_pe/test_opt_reg_d/U10                       | A2 v -> ZN ^ | OAI21D2BWP40 | 0.058 | 0.065 |   0.147 |   -0.143 | 
     | test_pe/U176                                     |              | IOA21D1BWP40 | 0.058 | 0.001 |   0.148 |   -0.142 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.125 | 0.101 |   0.249 |   -0.041 | 
     | test_pe/U202                                     |              | OAI22D0BWP40 | 0.125 | 0.000 |   0.249 |   -0.041 | 
     | test_pe/U202                                     | A2 ^ -> ZN v | OAI22D0BWP40 | 0.021 | 0.035 |   0.285 |   -0.005 | 
     | test_pe/test_opt_reg_file/U15                    |              | AO22D0BWP40  | 0.021 | 0.000 |   0.285 |   -0.005 | 
     | test_pe/test_opt_reg_file/U15                    | A2 v -> Z v  | AO22D0BWP40  | 0.017 | 0.038 |   0.323 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40 | 0.017 | 0.000 |   0.323 |    0.033 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.165 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.167 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.229 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.311 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.021 |    0.311 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.352
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.424 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.422 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.385 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.382 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.329 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.328 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.219 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.219 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.098 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.096 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.059 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.059 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.027 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.027 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.075 |  0.013 |   0.315 |    0.024 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.045 |  0.048 |   0.363 |    0.073 | 
     | sb_wide/out_1_1_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.049 | -0.011 |   0.352 |    0.062 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.165 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.167 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.229 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.063 | 0.006 |  -0.054 |    0.236 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.325 | 
     | sb_wide/out_1_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.097 | 0.001 |   0.035 |    0.325 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_2_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.056
  Arrival Time                  0.350
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.428 | 
     | CTS_ccl_a_buf_00010                                |              | CKBD16BWP40  | 0.041 | 0.002 |  -0.132 |   -0.426 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^   | CKBD16BWP40  | 0.041 | 0.039 |  -0.093 |   -0.388 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.044 | 0.004 |  -0.089 |   -0.383 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.055 |  -0.034 |   -0.328 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          |              | DFCNQD1BWP40 | 0.053 | 0.000 |  -0.034 |   -0.328 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.024 | 0.108 |   0.074 |   -0.220 | 
     | test_pe/test_opt_reg_a/U36                         |              | AO22D2BWP40  | 0.024 | 0.000 |   0.074 |   -0.220 | 
     | test_pe/test_opt_reg_a/U36                         | B2 v -> Z v  | AO22D2BWP40  | 0.040 | 0.065 |   0.139 |   -0.155 | 
     | test_pe/test_pe_comp/FE_OFC41_op_a_2               |              | INVD2BWP40   | 0.041 | 0.003 |   0.141 |   -0.153 | 
     | test_pe/test_pe_comp/FE_OFC41_op_a_2               | I v -> ZN ^  | INVD2BWP40   | 0.054 | 0.043 |   0.185 |   -0.109 | 
     | test_pe/test_pe_comp/FE_RC_0_0                     |              | OAI22D1BWP40 | 0.054 | 0.000 |   0.185 |   -0.109 | 
     | test_pe/test_pe_comp/FE_RC_0_0                     | B2 ^ -> ZN v | OAI22D1BWP40 | 0.045 | 0.042 |   0.227 |   -0.067 | 
     | test_pe/FE_OFC97_comp_res_2                        |              | INVD0BWP40   | 0.045 | 0.000 |   0.227 |   -0.067 | 
     | test_pe/FE_OFC97_comp_res_2                        | I v -> ZN ^  | INVD0BWP40   | 0.067 | 0.051 |   0.278 |   -0.016 | 
     | test_pe/U182                                       |              | OAI22D0BWP40 | 0.067 | 0.000 |   0.278 |   -0.016 | 
     | test_pe/U182                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.029 | 0.032 |   0.310 |    0.016 | 
     | test_pe/test_opt_reg_file/U3                       |              | AO22D0BWP40  | 0.029 | 0.000 |   0.310 |    0.016 | 
     | test_pe/test_opt_reg_file/U3                       | A2 v -> Z v  | AO22D0BWP40  | 0.016 | 0.039 |   0.350 |    0.056 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.350 |    0.056 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.169 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.171 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.230 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.233 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.315 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.021 |    0.316 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.033
  Arrival Time                  0.328
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.428 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.426 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.389 | 
     | CTS_ccl_a_buf_00003                              |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.384 | 
     | CTS_ccl_a_buf_00003                              | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.333 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.331 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.098 |   0.061 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40   | 0.030 | 0.000 |   0.061 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40   | 0.021 | 0.021 |   0.081 |   -0.213 | 
     | test_pe/test_opt_reg_d/U10                       |              | OAI21D2BWP40 | 0.021 | 0.000 |   0.081 |   -0.213 | 
     | test_pe/test_opt_reg_d/U10                       | A2 v -> ZN ^ | OAI21D2BWP40 | 0.058 | 0.065 |   0.147 |   -0.148 | 
     | test_pe/U176                                     |              | IOA21D1BWP40 | 0.058 | 0.001 |   0.148 |   -0.147 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.125 | 0.101 |   0.249 |   -0.046 | 
     | test_pe/U208                                     |              | OAI22D0BWP40 | 0.125 | 0.000 |   0.249 |   -0.045 | 
     | test_pe/U208                                     | A2 ^ -> ZN v | OAI22D0BWP40 | 0.022 | 0.041 |   0.291 |   -0.004 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40  | 0.022 | 0.000 |   0.291 |   -0.004 | 
     | test_pe/test_opt_reg_file/U18                    | A2 v -> Z v  | AO22D0BWP40  | 0.016 | 0.037 |   0.328 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.328 |    0.033 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.170 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.171 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.231 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.234 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.316 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.316 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.033
  Arrival Time                  0.328
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.428 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.427 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.390 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.385 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.333 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.332 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.098 |   0.061 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.030 | 0.000 |   0.061 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.021 | 0.021 |   0.081 |   -0.214 | 
     | test_pe/test_opt_reg_d/U10                      |              | OAI21D2BWP40 | 0.021 | 0.000 |   0.081 |   -0.214 | 
     | test_pe/test_opt_reg_d/U10                      | A2 v -> ZN ^ | OAI21D2BWP40 | 0.058 | 0.065 |   0.147 |   -0.148 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.058 | 0.001 |   0.148 |   -0.147 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.125 | 0.101 |   0.249 |   -0.046 | 
     | test_pe/U206                                    |              | OAI22D0BWP40 | 0.125 | 0.001 |   0.249 |   -0.045 | 
     | test_pe/U206                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.027 | 0.038 |   0.287 |   -0.008 | 
     | test_pe/test_opt_reg_file/U17                   |              | AO22D0BWP40  | 0.027 | 0.000 |   0.287 |   -0.008 | 
     | test_pe/test_opt_reg_file/U17                   | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.040 |   0.328 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.328 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.170 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.172 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.231 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.234 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.316 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.316 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_11_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.055
  Arrival Time                  0.351
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.430 | 
     | CTS_ccl_a_buf_00010                                |              | CKBD16BWP40  | 0.041 | 0.002 |  -0.132 |   -0.428 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^   | CKBD16BWP40  | 0.041 | 0.039 |  -0.093 |   -0.389 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.044 | 0.004 |  -0.089 |   -0.385 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.055 |  -0.034 |   -0.330 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_11_         |              | DFCNQD1BWP40 | 0.053 | 0.001 |  -0.034 |   -0.330 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_11_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.041 | 0.115 |   0.081 |   -0.215 | 
     | test_pe/test_opt_reg_a/U26                         |              | AO22D2BWP40  | 0.041 | 0.001 |   0.082 |   -0.214 | 
     | test_pe/test_opt_reg_a/U26                         | B2 v -> Z v  | AO22D2BWP40  | 0.083 | 0.090 |   0.172 |   -0.124 | 
     | test_pe/test_pe_comp/FE_OFC80_op_a_11              |              | INVD1BWP40   | 0.085 | 0.010 |   0.182 |   -0.114 | 
     | test_pe/test_pe_comp/FE_OFC80_op_a_11              | I v -> ZN ^  | INVD1BWP40   | 0.053 | 0.048 |   0.230 |   -0.066 | 
     | test_pe/test_pe_comp/U143                          |              | OAI22D1BWP40 | 0.053 | 0.000 |   0.230 |   -0.066 | 
     | test_pe/test_pe_comp/U143                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.038 | 0.032 |   0.262 |   -0.034 | 
     | test_pe/FE_OFC66_comp_res_11                       |              | INVD1BWP40   | 0.038 | 0.000 |   0.262 |   -0.034 | 
     | test_pe/FE_OFC66_comp_res_11                       | I v -> ZN ^  | INVD1BWP40   | 0.024 | 0.022 |   0.284 |   -0.012 | 
     | test_pe/U200                                       |              | OAI22D0BWP40 | 0.024 | 0.000 |   0.284 |   -0.012 | 
     | test_pe/U200                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.030 | 0.025 |   0.309 |    0.013 | 
     | test_pe/test_opt_reg_file/U14                      |              | AO22D0BWP40  | 0.030 | 0.000 |   0.309 |    0.013 | 
     | test_pe/test_opt_reg_file/U14                      | A2 v -> Z v  | AO22D0BWP40  | 0.019 | 0.042 |   0.351 |    0.055 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |              | DFCNQD1BWP40 | 0.019 | 0.000 |   0.351 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.171 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.173 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.232 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.235 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.317 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.021 |    0.317 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.050
  Arrival Time                  0.346
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.430 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.428 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.391 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.388 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.335 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.334 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.225 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.225 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.104 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.102 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.065 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.065 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.033 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.033 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.070 |  0.008 |   0.309 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.044 |  0.048 |   0.358 |    0.061 | 
     | sb_wide/out_2_2_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.049 | -0.011 |   0.346 |    0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.171 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.173 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.236 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.063 | 0.006 |  -0.055 |    0.241 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.083 |   0.028 |    0.324 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.074 | 0.001 |   0.029 |    0.325 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.033
  Arrival Time                  0.332
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.433 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.431 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.394 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.389 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.337 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.336 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.098 |   0.061 |   -0.238 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.030 | 0.000 |   0.061 |   -0.238 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.021 | 0.021 |   0.081 |   -0.218 | 
     | test_pe/test_opt_reg_d/U10                      |              | OAI21D2BWP40 | 0.021 | 0.000 |   0.081 |   -0.218 | 
     | test_pe/test_opt_reg_d/U10                      | A2 v -> ZN ^ | OAI21D2BWP40 | 0.058 | 0.065 |   0.147 |   -0.152 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.058 | 0.001 |   0.148 |   -0.151 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.125 | 0.101 |   0.249 |   -0.050 | 
     | test_pe/U180                                    |              | OAI22D0BWP40 | 0.125 | 0.001 |   0.249 |   -0.050 | 
     | test_pe/U180                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.026 | 0.041 |   0.291 |   -0.008 | 
     | test_pe/test_opt_reg_file/U6                    |              | AO22D0BWP40  | 0.026 | 0.000 |   0.291 |   -0.008 | 
     | test_pe/test_opt_reg_file/U6                    | A2 v -> Z v  | AO22D0BWP40  | 0.019 | 0.041 |   0.332 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40 | 0.019 | 0.000 |   0.332 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.174 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.176 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.235 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.238 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.320 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.321 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.058
  Arrival Time                  0.359
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.435 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.433 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.396 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.393 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.340 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.340 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.231 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.231 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.109 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.108 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.071 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.071 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.038 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.038 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.000 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.079 |  0.020 |   0.322 |    0.020 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.041 |  0.049 |   0.370 |    0.069 | 
     | sb_wide/out_2_0_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.046 | -0.011 |   0.359 |    0.058 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.177 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.178 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.241 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.003 |  -0.058 |    0.244 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.088 |   0.030 |    0.332 | 
     | sb_wide/out_2_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.096 | 0.000 |   0.030 |    0.332 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.033
  Arrival Time                  0.337
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.438 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.436 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.399 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.394 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.343 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.341 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.098 |   0.061 |   -0.243 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.030 | 0.000 |   0.061 |   -0.243 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.021 | 0.021 |   0.081 |   -0.223 | 
     | test_pe/test_opt_reg_d/U10                      |              | OAI21D2BWP40 | 0.021 | 0.000 |   0.081 |   -0.223 | 
     | test_pe/test_opt_reg_d/U10                      | A2 v -> ZN ^ | OAI21D2BWP40 | 0.058 | 0.065 |   0.147 |   -0.157 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.058 | 0.001 |   0.148 |   -0.156 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.125 | 0.101 |   0.249 |   -0.055 | 
     | test_pe/U194                                    |              | OAI22D0BWP40 | 0.125 | 0.000 |   0.249 |   -0.055 | 
     | test_pe/U194                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.037 | 0.047 |   0.297 |   -0.008 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40  | 0.037 | 0.000 |   0.297 |   -0.008 | 
     | test_pe/test_opt_reg_file/U11                   | A2 v -> Z v  | AO22D0BWP40  | 0.015 | 0.041 |   0.337 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40 | 0.015 | 0.000 |   0.337 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.179 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.181 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.241 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.243 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.325 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.021 |    0.326 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.033
  Arrival Time                  0.339
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.439 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.438 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.401 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.396 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.344 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.343 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.098 |   0.061 |   -0.245 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.030 | 0.000 |   0.061 |   -0.245 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.021 | 0.021 |   0.081 |   -0.225 | 
     | test_pe/test_opt_reg_d/U10                      |              | OAI21D2BWP40 | 0.021 | 0.000 |   0.081 |   -0.225 | 
     | test_pe/test_opt_reg_d/U10                      | A2 v -> ZN ^ | OAI21D2BWP40 | 0.058 | 0.065 |   0.147 |   -0.159 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.058 | 0.001 |   0.148 |   -0.158 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.125 | 0.101 |   0.249 |   -0.057 | 
     | test_pe/U188                                    |              | OAI22D0BWP40 | 0.125 | 0.000 |   0.249 |   -0.057 | 
     | test_pe/U188                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.033 | 0.048 |   0.298 |   -0.008 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40  | 0.033 | 0.000 |   0.298 |   -0.008 | 
     | test_pe/test_opt_reg_file/U9                    | A2 v -> Z v  | AO22D0BWP40  | 0.017 | 0.041 |   0.339 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40 | 0.017 | 0.000 |   0.339 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.181 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.183 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.242 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.245 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.327 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.327 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.033
  Arrival Time                  0.339
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.440 | 
     | CTS_ccl_a_buf_00008                             |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.438 | 
     | CTS_ccl_a_buf_00008                             | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.401 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.396 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.345 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.343 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.098 |   0.061 |   -0.245 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.030 | 0.000 |   0.061 |   -0.245 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.021 | 0.021 |   0.081 |   -0.225 | 
     | test_pe/test_opt_reg_d/U10                      |              | OAI21D2BWP40 | 0.021 | 0.000 |   0.081 |   -0.225 | 
     | test_pe/test_opt_reg_d/U10                      | A2 v -> ZN ^ | OAI21D2BWP40 | 0.058 | 0.065 |   0.147 |   -0.159 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.058 | 0.001 |   0.148 |   -0.158 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.125 | 0.101 |   0.249 |   -0.057 | 
     | test_pe/U196                                    |              | OAI22D0BWP40 | 0.125 | 0.000 |   0.249 |   -0.057 | 
     | test_pe/U196                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.037 | 0.049 |   0.298 |   -0.008 | 
     | test_pe/test_opt_reg_file/U12                   |              | AO22D0BWP40  | 0.037 | 0.000 |   0.298 |   -0.008 | 
     | test_pe/test_opt_reg_file/U12                   | A2 v -> Z v  | AO22D0BWP40  | 0.016 | 0.042 |   0.339 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.339 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.181 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.183 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.243 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.245 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.327 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.022 |    0.328 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.033
  Arrival Time                  0.341
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.441 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.440 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.402 | 
     | CTS_ccl_a_buf_00003                              |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.397 | 
     | CTS_ccl_a_buf_00003                              | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.346 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.345 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.098 |   0.061 |   -0.247 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40   | 0.030 | 0.000 |   0.061 |   -0.247 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40   | 0.021 | 0.021 |   0.081 |   -0.226 | 
     | test_pe/test_opt_reg_d/U10                       |              | OAI21D2BWP40 | 0.021 | 0.000 |   0.081 |   -0.226 | 
     | test_pe/test_opt_reg_d/U10                       | A2 v -> ZN ^ | OAI21D2BWP40 | 0.058 | 0.065 |   0.147 |   -0.161 | 
     | test_pe/U176                                     |              | IOA21D1BWP40 | 0.058 | 0.001 |   0.148 |   -0.160 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.125 | 0.101 |   0.249 |   -0.059 | 
     | test_pe/U198                                     |              | OAI22D0BWP40 | 0.125 | 0.000 |   0.249 |   -0.058 | 
     | test_pe/U198                                     | A2 ^ -> ZN v | OAI22D0BWP40 | 0.038 | 0.050 |   0.299 |   -0.009 | 
     | test_pe/test_opt_reg_file/U13                    |              | AO22D0BWP40  | 0.038 | 0.000 |   0.299 |   -0.009 | 
     | test_pe/test_opt_reg_file/U13                    | A2 v -> Z v  | AO22D0BWP40  | 0.016 | 0.042 |   0.341 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.341 |    0.033 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.183 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.184 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.244 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.247 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.329 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.021 |    0.329 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.046
  Arrival Time                  0.355
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.443 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.441 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.404 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.401 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.348 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.347 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.238 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.238 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.117 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.115 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.078 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.078 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.046 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.046 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.008 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.076 |  0.015 |   0.316 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.041 |  0.050 |   0.366 |    0.057 | 
     | sb_wide/out_2_1_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.045 | -0.011 |   0.355 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.184 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.186 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.248 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.002 |  -0.059 |    0.250 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.023 |    0.332 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.073 | 0.001 |   0.024 |    0.333 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.051
  Arrival Time                  0.364
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.447 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.445 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.408 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.405 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.352 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.351 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.243 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.243 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.121 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.120 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.083 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.083 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.050 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.050 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.012 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.080 |  0.023 |   0.324 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.048 |  0.051 |   0.375 |    0.062 | 
     | sb_wide/out_1_0_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.053 | -0.011 |   0.364 |    0.051 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.189 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.190 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.253 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.009 |  -0.052 |    0.262 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.082 |   0.030 |    0.344 | 
     | sb_wide/out_1_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.072 | 0.000 |   0.031 |    0.344 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.046
  Arrival Time                  0.361
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.448 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.446 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.409 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.406 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.353 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.352 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.244 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.244 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.122 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.121 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.084 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.084 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.051 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.051 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.013 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.079 |  0.020 |   0.322 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.049 |  0.050 |   0.372 |    0.057 | 
     | sb_wide/out_3_0_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.054 | -0.011 |   0.361 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.190 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.191 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.254 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.003 |  -0.058 |    0.257 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.083 |   0.025 |    0.340 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.026 |    0.340 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.051
  Arrival Time                  0.366
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.449 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.447 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.410 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.407 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.353 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.353 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.244 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.244 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.123 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.121 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.084 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.084 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.051 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.051 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.014 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.079 |  0.020 |   0.321 |    0.006 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.059 |  0.055 |   0.376 |    0.061 | 
     | sb_wide/out_0_0_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.065 | -0.011 |   0.366 |    0.051 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.190 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.192 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.254 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.011 |  -0.050 |    0.265 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.032 |    0.347 | 
     | sb_wide/out_0_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.033 |    0.348 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.033
  Arrival Time                  0.351
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.040 |       |  -0.134 |   -0.451 | 
     | CTS_ccl_a_buf_00008                              |              | CKBD20BWP40  | 0.041 | 0.002 |  -0.132 |   -0.449 | 
     | CTS_ccl_a_buf_00008                              | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.037 |  -0.095 |   -0.412 | 
     | CTS_ccl_a_buf_00003                              |              | CKBD5BWP40   | 0.036 | 0.005 |  -0.090 |   -0.407 | 
     | CTS_ccl_a_buf_00003                              | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.051 |  -0.038 |   -0.356 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.037 |   -0.354 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.030 | 0.098 |   0.061 |   -0.256 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40   | 0.030 | 0.000 |   0.061 |   -0.256 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40   | 0.021 | 0.021 |   0.081 |   -0.236 | 
     | test_pe/test_opt_reg_d/U10                       |              | OAI21D2BWP40 | 0.021 | 0.000 |   0.081 |   -0.236 | 
     | test_pe/test_opt_reg_d/U10                       | A2 v -> ZN ^ | OAI21D2BWP40 | 0.058 | 0.065 |   0.147 |   -0.171 | 
     | test_pe/U176                                     |              | IOA21D1BWP40 | 0.058 | 0.001 |   0.148 |   -0.170 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.125 | 0.101 |   0.249 |   -0.068 | 
     | test_pe/U190                                     |              | OAI22D0BWP40 | 0.125 | 0.000 |   0.249 |   -0.068 | 
     | test_pe/U190                                     | A2 ^ -> ZN v | OAI22D0BWP40 | 0.045 | 0.058 |   0.308 |   -0.010 | 
     | test_pe/test_opt_reg_file/U10                    |              | AO22D0BWP40  | 0.045 | 0.000 |   0.308 |   -0.010 | 
     | test_pe/test_opt_reg_file/U10                    | A2 v -> Z v  | AO22D0BWP40  | 0.016 | 0.043 |   0.351 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.351 |    0.033 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.192 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.194 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.254 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.061 |    0.256 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.021 |    0.338 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40 | 0.079 | 0.000 |   0.021 |    0.339 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.052
  Arrival Time                  0.370
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.451 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.449 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.412 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.409 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.356 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.355 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.247 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.246 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.125 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.123 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.087 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.087 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.054 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.054 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.016 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.082 |  0.031 |   0.332 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.043 |  0.049 |   0.381 |    0.063 | 
     | sb_wide/out_3_4_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.048 | -0.011 |   0.370 |    0.052 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.193 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.194 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.257 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.012 |  -0.049 |    0.268 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.081 |   0.032 |    0.349 | 
     | sb_wide/out_3_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.069 | 0.000 |   0.032 |    0.349 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.049
  Arrival Time                  0.368
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.452 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.450 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.413 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.410 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.357 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.357 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.248 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.248 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.126 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.125 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.088 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.088 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.055 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.055 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.017 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.082 |  0.027 |   0.329 |    0.010 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.045 |  0.050 |   0.379 |    0.060 | 
     | sb_wide/out_0_2_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.049 | -0.011 |   0.368 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.194 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.195 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.258 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.064 | 0.012 |  -0.049 |    0.270 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.063 | 0.079 |   0.030 |    0.349 | 
     | sb_wide/out_0_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.063 | 0.001 |   0.031 |    0.349 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.022
  Arrival Time                  0.341
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.453 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.451 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.414 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.411 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.358 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.357 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.248 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.248 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.127 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.125 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.088 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.088 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.056 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.056 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.018 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.070 |  0.008 |   0.309 |   -0.010 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.039 |  0.043 |   0.352 |    0.033 | 
     | sb_wide/out_1_2_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.043 | -0.011 |   0.341 |    0.022 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.194 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.196 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.256 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.005 |  -0.059 |    0.260 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.080 |   0.021 |    0.340 | 
     | sb_wide/out_1_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.021 |    0.341 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.044
  Arrival Time                  0.364
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.453 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.451 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.414 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.411 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.358 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.357 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.249 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.249 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.127 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.126 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.089 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.089 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.056 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.056 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.018 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.078 |  0.018 |   0.319 |   -0.000 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.058 |  0.056 |   0.376 |    0.056 | 
     | sb_wide/out_3_1_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.063 | -0.012 |   0.364 |    0.044 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.195 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.196 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.259 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.008 |  -0.053 |    0.266 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.080 |   0.027 |    0.346 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.069 | 0.000 |   0.027 |    0.347 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.045
  Arrival Time                  0.367
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.456 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.454 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.417 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.414 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.360 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.360 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.251 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.251 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.130 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.128 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.091 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.091 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.058 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.058 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.021 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.079 |  0.020 |   0.322 |   -0.000 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.082 |  0.056 |   0.377 |    0.055 | 
     | sb_wide/out_0_1_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.089 | -0.011 |   0.367 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.197 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.199 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.261 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.007 |  -0.054 |    0.268 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.083 |   0.030 |    0.352 | 
     | sb_wide/out_0_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.030 |    0.352 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.396
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.467 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.466 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.429 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.426 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.372 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.053 |  0.000 |  -0.038 |   -0.372 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.065 |  0.106 |   0.068 |   -0.265 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.065 |  0.000 |   0.069 |   -0.265 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.235 |  0.164 |   0.232 |   -0.101 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40         | 0.235 |  0.001 |   0.233 |   -0.101 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40         | 0.043 |  0.069 |   0.302 |   -0.031 | 
     | test_pe/FE_OFC110_n                                |                  | CKBD10BWP40           | 0.043 |  0.000 |   0.303 |   -0.031 | 
     | test_pe/FE_OFC110_n                                | I ^ -> Z ^       | CKBD10BWP40           | 0.081 |  0.057 |   0.360 |    0.026 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.070 |  0.001 |   0.361 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b | 0.043 |  0.046 |   0.407 |    0.073 | 
     | sb_wide/out_1_1_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.047 | -0.011 |   0.396 |    0.062 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.209 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.210 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.273 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.063 | 0.006 |  -0.054 |    0.279 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.368 | 
     | sb_wide/out_1_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.097 | 0.000 |   0.035 |    0.369 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_2_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.057
+ Hold                          0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.071
  Arrival Time                  0.409
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.472 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.470 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.433 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.430 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.377 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.376 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.267 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.267 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.146 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.144 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.107 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.107 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.075 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.075 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.037 | 
     | sb_wide/sb_unq1_side_sel_2_4_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.082 |  0.032 |   0.333 |   -0.005 | 
     | sb_wide/sb_unq1_side_sel_2_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.153 |  0.086 |   0.419 |    0.080 | 
     | sb_wide/out_2_4_id1_bar_reg_15_                    |                  | DFQD2BWP40            | 0.164 | -0.010 |   0.409 |    0.071 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |    0.213 | 
     | CTS_ccl_a_buf_00010                                |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.215 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.277 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |             | CKLNQD3BWP40 | 0.062 | 0.003 |  -0.058 |    0.280 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.016 | 0.047 |  -0.011 |    0.328 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |             | CKBD3BWP40   | 0.016 | 0.000 |  -0.011 |    0.328 | 
     | t4837                                              |             |              |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^  | CKBD3BWP40   | 0.076 | 0.067 |   0.057 |    0.395 | 
     | t4837                                              |             |              |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_15_                    |             | DFQD2BWP40   | 0.076 | 0.000 |   0.057 |    0.395 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.057
  Arrival Time                  0.398
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.474 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.473 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.435 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.433 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.379 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.053 |  0.000 |  -0.038 |   -0.379 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.065 |  0.106 |   0.068 |   -0.272 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.065 |  0.000 |   0.069 |   -0.272 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.235 |  0.164 |   0.232 |   -0.108 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40         | 0.235 |  0.001 |   0.233 |   -0.108 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40         | 0.043 |  0.069 |   0.302 |   -0.038 | 
     | test_pe/FE_OFC110_n                                |                  | CKBD10BWP40           | 0.043 |  0.000 |   0.303 |   -0.038 | 
     | test_pe/FE_OFC110_n                                | I ^ -> Z ^       | CKBD10BWP40           | 0.081 |  0.057 |   0.360 |    0.019 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.070 |  0.004 |   0.363 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b | 0.044 |  0.045 |   0.409 |    0.068 | 
     | sb_wide/out_2_0_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.049 | -0.011 |   0.398 |    0.057 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.216 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.217 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.280 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.003 |  -0.058 |    0.283 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.088 |   0.030 |    0.371 | 
     | sb_wide/out_2_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.096 | 0.000 |   0.030 |    0.371 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.049
  Arrival Time                  0.392
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.477 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.475 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.438 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.435 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.381 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.381 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.272 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.272 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.151 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.149 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.112 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.112 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.079 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.079 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.042 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.082 |  0.035 |   0.336 |   -0.007 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.074 |  0.066 |   0.402 |    0.059 | 
     | sb_wide/out_3_2_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.081 | -0.011 |   0.392 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.218 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.220 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.282 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.012 |  -0.049 |    0.294 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.033 |    0.376 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.033 |    0.376 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.023
  Arrival Time                  0.368
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.479 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.477 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.440 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.437 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.384 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.383 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.274 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.274 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.153 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.151 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.114 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.114 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.082 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.082 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.044 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.082 |  0.035 |   0.336 |   -0.009 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.045 |  0.042 |   0.379 |    0.034 | 
     | sb_wide/out_1_3_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.050 | -0.011 |   0.368 |    0.023 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.220 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.222 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.282 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.005 |  -0.059 |    0.287 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.081 |   0.022 |    0.368 | 
     | sb_wide/out_1_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.077 | 0.000 |   0.023 |    0.368 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.047
  Arrival Time                  0.394
  Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.481 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.479 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.442 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.439 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.386 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.053 |  0.000 |  -0.038 |   -0.385 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.065 |  0.106 |   0.068 |   -0.279 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.065 |  0.000 |   0.069 |   -0.279 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.235 |  0.164 |   0.232 |   -0.115 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40         | 0.235 |  0.001 |   0.233 |   -0.114 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40         | 0.043 |  0.069 |   0.302 |   -0.045 | 
     | test_pe/FE_OFC110_n                                |                  | CKBD10BWP40           | 0.043 |  0.000 |   0.303 |   -0.045 | 
     | test_pe/FE_OFC110_n                                | I ^ -> Z ^       | CKBD10BWP40           | 0.081 |  0.057 |   0.360 |    0.012 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.070 |  0.004 |   0.363 |    0.016 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b | 0.045 |  0.042 |   0.405 |    0.058 | 
     | sb_wide/out_3_0_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.051 | -0.011 |   0.394 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.223 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.224 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.287 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.003 |  -0.058 |    0.290 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.083 |   0.025 |    0.373 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.026 |    0.373 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.045
  Arrival Time                  0.393
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.482 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.480 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.443 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.440 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.387 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.053 |  0.000 |  -0.038 |   -0.386 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.065 |  0.106 |   0.068 |   -0.280 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.065 |  0.000 |   0.069 |   -0.280 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.235 |  0.164 |   0.232 |   -0.116 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40         | 0.235 |  0.001 |   0.233 |   -0.115 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40         | 0.043 |  0.069 |   0.302 |   -0.046 | 
     | test_pe/FE_OFC110_n                                |                  | CKBD10BWP40           | 0.043 |  0.000 |   0.303 |   -0.046 | 
     | test_pe/FE_OFC110_n                                | I ^ -> Z ^       | CKBD10BWP40           | 0.081 |  0.057 |   0.360 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.070 |  0.002 |   0.361 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b | 0.044 |  0.043 |   0.405 |    0.056 | 
     | sb_wide/out_2_1_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.048 | -0.011 |   0.393 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.223 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.225 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.288 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.002 |  -0.059 |    0.290 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.023 |    0.371 | 
     | sb_wide/out_2_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.073 | 0.001 |   0.024 |    0.372 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.049
  Arrival Time                  0.397
  Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.482 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.480 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.443 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.440 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.387 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.053 |  0.000 |  -0.038 |   -0.387 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.065 |  0.106 |   0.068 |   -0.280 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.065 |  0.000 |   0.069 |   -0.280 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.235 |  0.164 |   0.232 |   -0.116 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40         | 0.235 |  0.001 |   0.233 |   -0.116 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40         | 0.043 |  0.069 |   0.302 |   -0.046 | 
     | test_pe/FE_OFC110_n                                |                  | CKBD10BWP40           | 0.043 |  0.000 |   0.303 |   -0.046 | 
     | test_pe/FE_OFC110_n                                | I ^ -> Z ^       | CKBD10BWP40           | 0.081 |  0.057 |   0.360 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.071 |  0.000 |   0.360 |    0.012 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b | 0.049 |  0.048 |   0.408 |    0.060 | 
     | sb_wide/out_2_2_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.054 | -0.011 |   0.397 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.224 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.225 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.288 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.063 | 0.006 |  -0.055 |    0.294 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.083 |   0.028 |    0.376 | 
     | sb_wide/out_2_2_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.074 | 0.001 |   0.028 |    0.377 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.023
  Arrival Time                  0.372
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.483 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.481 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.444 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.441 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.388 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.388 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.279 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.279 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.157 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.156 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.119 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.119 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.086 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.086 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.048 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.082 |  0.032 |   0.333 |   -0.016 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.039 |  0.050 |   0.383 |    0.034 | 
     | sb_wide/out_1_4_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.043 | -0.011 |   0.372 |    0.023 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.225 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.226 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.286 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.007 |  -0.057 |    0.293 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.079 |   0.022 |    0.371 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.072 | 0.001 |   0.023 |    0.372 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.057
  Arrival Time                  0.406
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.483 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.482 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.444 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.442 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.388 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.053 |  0.000 |  -0.038 |   -0.388 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.065 |  0.106 |   0.068 |   -0.281 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.065 |  0.000 |   0.069 |   -0.281 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.235 |  0.164 |   0.232 |   -0.117 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40         | 0.235 |  0.001 |   0.233 |   -0.117 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40         | 0.043 |  0.069 |   0.302 |   -0.047 | 
     | test_pe/FE_OFC110_n                                |                  | CKBD10BWP40           | 0.043 |  0.000 |   0.303 |   -0.047 | 
     | test_pe/FE_OFC110_n                                | I ^ -> Z ^       | CKBD10BWP40           | 0.081 |  0.057 |   0.360 |    0.010 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.070 |  0.004 |   0.363 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b | 0.052 |  0.054 |   0.418 |    0.068 | 
     | sb_wide/out_1_0_id1_bar_reg_14_                    |                  | DFQD2BWP40            | 0.058 | -0.011 |   0.406 |    0.057 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.225 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.226 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.289 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.009 |  -0.052 |    0.298 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.082 |   0.030 |    0.380 | 
     | sb_wide/out_1_0_id1_bar_reg_14_            |             | DFQD2BWP40   | 0.072 | 0.001 |   0.031 |    0.381 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.021
  Arrival Time                  0.372
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.485 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.483 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.446 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.443 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.390 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.389 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.280 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.280 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.159 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.157 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.120 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.120 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.088 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.088 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.050 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.082 |  0.035 |   0.336 |   -0.015 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.047 |  0.047 |   0.383 |    0.032 | 
     | sb_wide/out_0_3_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.052 | -0.011 |   0.372 |    0.021 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.226 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.228 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.288 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.007 |  -0.057 |    0.295 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.079 |   0.022 |    0.374 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.023 |    0.374 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.056
  Arrival Time                  0.407
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.485 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.483 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.446 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.443 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.390 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.389 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.055 |  0.110 |   0.072 |   -0.279 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40           | 0.055 |  0.000 |   0.073 |   -0.279 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40           | 0.098 |  0.087 |   0.160 |   -0.191 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40         | 0.098 |  0.002 |   0.162 |   -0.189 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40         | 0.038 |  0.056 |   0.218 |   -0.133 | 
     | test_pe/FE_OFC37_pe_out_res_1                      |                  | BUFFD3BWP40           | 0.038 |  0.000 |   0.218 |   -0.133 | 
     | test_pe/FE_OFC37_pe_out_res_1                      | I ^ -> Z ^       | BUFFD3BWP40           | 0.241 |  0.124 |   0.342 |   -0.009 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7                   |                  | nem_ohmux_invd1_4i_8b | 0.208 |  0.013 |   0.355 |    0.003 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd1_4i_8b | 0.038 |  0.063 |   0.418 |    0.066 | 
     | sb_wide/out_0_0_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.042 | -0.011 |   0.407 |    0.056 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.226 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.228 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.290 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.011 |  -0.050 |    0.301 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.032 |    0.383 | 
     | sb_wide/out_0_0_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.073 | 0.000 |   0.033 |    0.384 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.045
  Arrival Time                  0.398
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.486 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.485 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.448 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.445 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.391 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.391 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.055 |  0.110 |   0.072 |   -0.280 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40           | 0.055 |  0.000 |   0.073 |   -0.280 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40           | 0.098 |  0.087 |   0.160 |   -0.193 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40         | 0.098 |  0.002 |   0.162 |   -0.191 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40         | 0.038 |  0.056 |   0.218 |   -0.135 | 
     | test_pe/FE_OFC37_pe_out_res_1                      |                  | BUFFD3BWP40           | 0.038 |  0.000 |   0.218 |   -0.135 | 
     | test_pe/FE_OFC37_pe_out_res_1                      | I ^ -> Z ^       | BUFFD3BWP40           | 0.241 |  0.124 |   0.342 |   -0.011 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7                   |                  | nem_ohmux_invd1_4i_8b | 0.204 | -0.005 |   0.337 |   -0.016 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd1_4i_8b | 0.044 |  0.072 |   0.409 |    0.056 | 
     | sb_wide/out_2_1_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.048 | -0.011 |   0.398 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.228 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.229 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.292 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.002 |  -0.059 |    0.294 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.023 |    0.376 | 
     | sb_wide/out_2_1_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.073 | 0.001 |   0.024 |    0.376 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.055
  Arrival Time                  0.408
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.487 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.485 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.448 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.445 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.391 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.391 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.055 |  0.110 |   0.072 |   -0.281 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40           | 0.055 |  0.000 |   0.073 |   -0.280 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40           | 0.098 |  0.087 |   0.160 |   -0.193 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40         | 0.098 |  0.002 |   0.162 |   -0.191 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40         | 0.038 |  0.056 |   0.218 |   -0.135 | 
     | test_pe/FE_OFC37_pe_out_res_1                      |                  | BUFFD3BWP40           | 0.038 |  0.000 |   0.218 |   -0.135 | 
     | test_pe/FE_OFC37_pe_out_res_1                      | I ^ -> Z ^       | BUFFD3BWP40           | 0.241 |  0.124 |   0.342 |   -0.011 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   |                  | nem_ohmux_invd1_4i_8b | 0.208 |  0.011 |   0.353 |   -0.000 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd1_4i_8b | 0.033 |  0.066 |   0.419 |    0.066 | 
     | sb_wide/out_1_0_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.036 | -0.010 |   0.408 |    0.055 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.228 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.230 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.292 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.009 |  -0.052 |    0.301 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.082 |   0.030 |    0.383 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.072 | 0.001 |   0.031 |    0.384 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.021
  Arrival Time                  0.374
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.487 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.485 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.448 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.445 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.392 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.391 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.282 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.282 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.161 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.159 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.122 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.122 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.090 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.090 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.052 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.082 |  0.032 |   0.334 |   -0.019 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.047 |  0.052 |   0.386 |    0.033 | 
     | sb_wide/out_0_4_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.051 | -0.012 |   0.374 |    0.021 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.228 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |    0.230 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.289 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.007 |  -0.057 |    0.296 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.079 |   0.023 |    0.376 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.023 |    0.376 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.040
  Arrival Time                  0.394
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.488 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.486 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.449 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.446 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.393 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.392 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.052 |  0.109 |   0.071 |   -0.283 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.052 |  0.000 |   0.071 |   -0.283 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.164 |  0.121 |   0.192 |   -0.162 | 
     | test_pe/FE_RC_144_0                                |                  | NR2D1BWP40            | 0.164 |  0.002 |   0.194 |   -0.160 | 
     | test_pe/FE_RC_144_0                                | A2 ^ -> ZN v     | NR2D1BWP40            | 0.049 |  0.037 |   0.231 |   -0.123 | 
     | test_pe/FE_RC_143_0                                |                  | AOI21D3BWP40          | 0.049 |  0.000 |   0.231 |   -0.123 | 
     | test_pe/FE_RC_143_0                                | B v -> ZN ^      | AOI21D3BWP40          | 0.027 |  0.033 |   0.264 |   -0.091 | 
     | test_pe/FE_OFC109_n                                |                  | CKBD12BWP40           | 0.027 |  0.000 |   0.264 |   -0.091 | 
     | test_pe/FE_OFC109_n                                | I ^ -> Z ^       | CKBD12BWP40           | 0.067 |  0.038 |   0.301 |   -0.053 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.082 |  0.035 |   0.336 |   -0.018 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b | 0.075 |  0.069 |   0.405 |    0.051 | 
     | sb_wide/out_3_3_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.082 | -0.011 |   0.394 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.229 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.231 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.293 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.064 | 0.012 |  -0.049 |    0.305 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.059 | 0.077 |   0.028 |    0.382 | 
     | sb_wide/out_3_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.059 | 0.001 |   0.029 |    0.383 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.050
  Arrival Time                  0.404
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.488 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.486 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.449 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.446 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.393 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.053 |  0.000 |  -0.038 |   -0.393 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.065 |  0.106 |   0.068 |   -0.286 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.065 |  0.000 |   0.069 |   -0.286 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.235 |  0.164 |   0.232 |   -0.122 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40         | 0.235 |  0.001 |   0.233 |   -0.122 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40         | 0.043 |  0.069 |   0.302 |   -0.052 | 
     | test_pe/FE_OFC110_n                                |                  | CKBD10BWP40           | 0.043 |  0.000 |   0.303 |   -0.052 | 
     | test_pe/FE_OFC110_n                                | I ^ -> Z ^       | CKBD10BWP40           | 0.081 |  0.057 |   0.360 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.072 |  0.007 |   0.367 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b | 0.069 |  0.048 |   0.415 |    0.061 | 
     | sb_wide/out_3_2_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.076 | -0.011 |   0.404 |    0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.230 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.231 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.294 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.012 |  -0.049 |    0.305 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.082 |   0.033 |    0.388 | 
     | sb_wide/out_3_2_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.033 |    0.388 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.052
  Arrival Time                  0.407
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.488 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.487 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.450 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.447 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.393 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.053 |  0.000 |  -0.038 |   -0.393 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.065 |  0.106 |   0.068 |   -0.286 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.065 |  0.000 |   0.069 |   -0.286 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.235 |  0.164 |   0.232 |   -0.123 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40         | 0.235 |  0.001 |   0.233 |   -0.122 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40         | 0.043 |  0.069 |   0.302 |   -0.053 | 
     | test_pe/FE_OFC110_n                                |                  | CKBD10BWP40           | 0.043 |  0.000 |   0.303 |   -0.052 | 
     | test_pe/FE_OFC110_n                                | I ^ -> Z ^       | CKBD10BWP40           | 0.081 |  0.057 |   0.360 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  |                  | nem_ohmux_invd1_4i_8b | 0.072 |  0.010 |   0.370 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b | 0.046 |  0.048 |   0.418 |    0.063 | 
     | sb_wide/out_3_4_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.051 | -0.011 |   0.407 |    0.052 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.230 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.231 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.294 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.012 |  -0.049 |    0.306 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.081 |   0.032 |    0.387 | 
     | sb_wide/out_3_4_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.069 | 0.000 |   0.032 |    0.387 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.048
  Arrival Time                  0.404
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.490 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.488 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.451 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.036 |  0.003 |  -0.092 |   -0.448 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.038 |   -0.394 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.053 |  0.001 |  -0.038 |   -0.394 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.055 |  0.110 |   0.072 |   -0.284 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40           | 0.055 |  0.000 |   0.073 |   -0.283 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40           | 0.098 |  0.087 |   0.160 |   -0.196 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40         | 0.098 |  0.002 |   0.162 |   -0.194 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40         | 0.038 |  0.056 |   0.218 |   -0.138 | 
     | test_pe/FE_OFC37_pe_out_res_1                      |                  | BUFFD3BWP40           | 0.038 |  0.000 |   0.218 |   -0.138 | 
     | test_pe/FE_OFC37_pe_out_res_1                      | I ^ -> Z ^       | BUFFD3BWP40           | 0.241 |  0.124 |   0.342 |   -0.014 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7                   |                  | nem_ohmux_invd1_4i_8b | 0.207 |  0.005 |   0.347 |   -0.009 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd1_4i_8b | 0.042 |  0.067 |   0.414 |    0.058 | 
     | sb_wide/out_3_1_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.047 | -0.011 |   0.404 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |    0.231 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |    0.232 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.295 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.008 |  -0.053 |    0.303 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.080 |   0.027 |    0.383 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.069 | 0.000 |   0.027 |    0.383 | 
     +--------------------------------------------------------------------------------------------------------------+ 

