static void F_1 ( char V_1 , char V_2 )\r\n{\r\nF_2 ( V_1 , 0x108 ) ;\r\nF_2 ( V_2 , 0x109 ) ;\r\n}\r\nstatic inline T_1 F_3 ( char V_1 )\r\n{\r\nF_2 ( V_1 , 0x108 ) ;\r\nreturn F_4 ( 0x109 ) ;\r\n}\r\nstatic void F_5 ( T_1 V_3 [] )\r\n{\r\nint V_4 , V_5 ;\r\nF_2 ( 0x5A , 0x108 ) ;\r\nF_1 ( 0xd7 , ( V_6 [ 0 ] [ V_3 [ 2 ] ] | ( V_6 [ 0 ] [ V_3 [ 3 ] ] << 4 ) ) ) ;\r\nF_1 ( 0xd6 , ( V_6 [ 0 ] [ V_3 [ 0 ] ] | ( V_6 [ 0 ] [ V_3 [ 1 ] ] << 4 ) ) ) ;\r\nV_5 = 0 ;\r\nfor ( V_4 = 3 ; V_4 >= 0 ; V_4 -- )\r\nV_5 = ( V_5 << 2 ) | V_6 [ 1 ] [ V_3 [ V_4 ] ] ;\r\nF_1 ( 0xdc , V_5 ) ;\r\nfor ( V_4 = 0 ; V_4 < 4 ; V_4 ++ ) {\r\nF_1 ( 0xd0 + V_4 , V_6 [ 2 ] [ V_3 [ V_4 ] ] ) ;\r\nF_1 ( 0xd8 + V_4 , V_6 [ 2 ] [ V_3 [ V_4 ] ] ) ;\r\n}\r\nF_2 ( 0xa5 , 0x108 ) ;\r\nF_6 ( L_1 ,\r\nV_3 [ 0 ] , V_3 [ 1 ] , V_3 [ 2 ] , V_3 [ 3 ] ) ;\r\n}\r\nstatic void F_7 ( T_2 * V_7 , T_3 * V_8 )\r\n{\r\nT_2 * V_9 = V_7 -> V_9 ;\r\nunsigned long V_10 ( V_11 ) ;\r\nconst T_1 V_12 = V_8 -> V_13 - V_14 ;\r\nF_6 ( L_2 ,\r\nV_8 -> V_15 , V_12 , V_16 [ V_12 ] ) ;\r\nif ( V_9 )\r\nF_8 ( & V_9 -> V_17 , V_11 ) ;\r\nif ( V_9 && V_9 -> V_18 ) {\r\nF_6 ( V_19 L_3 ) ;\r\n} else {\r\nV_20 [ V_8 -> V_15 [ 2 ] - 'a' ] = V_16 [ V_12 ] ;\r\nF_5 ( V_20 ) ;\r\n}\r\nif ( V_9 )\r\nF_9 ( & V_9 -> V_17 , V_11 ) ;\r\n}\r\nstatic int T_4 F_10 ( void )\r\n{\r\nunsigned long V_11 ;\r\nif ( ! F_11 ( 0x108 , 2 , L_4 ) ) {\r\nF_6 ( V_19 L_5 ) ;\r\nreturn 1 ;\r\n}\r\nF_12 ( V_11 ) ;\r\nF_2 ( 0x5A , 0x108 ) ;\r\nif ( F_3 ( 0xd5 ) != 0xa0 ) {\r\nF_13 ( V_11 ) ;\r\nF_6 ( V_19 L_6 ) ;\r\nF_14 ( 0x108 , 2 ) ;\r\nreturn 1 ;\r\n}\r\nF_2 ( 0xa5 , 0x108 ) ;\r\nF_5 ( V_20 ) ;\r\nF_13 ( V_11 ) ;\r\nreturn F_15 ( & V_21 , 0 ) ;\r\n}\r\nstatic int T_4 F_16 ( void )\r\n{\r\nif ( V_22 == 0 )\r\ngoto V_23;\r\nif ( F_10 () == 0 )\r\nreturn 0 ;\r\nV_23:\r\nreturn - V_24 ;\r\n}
