// Seed: 2917685295
module module_0 ();
  assign id_1 = 1;
  reg id_2, id_3;
  assign id_1 = id_2;
  always begin
    begin
      id_3 = 1;
      $display(1, id_1 == id_1, 1'b0, 1, id_2, 1);
      id_3 <= 1;
    end
  end
  always for (id_1 = ""; 1; id_2 = 1'b0) id_2 <= id_1;
  wire id_4;
  id_5(
      1, id_2, id_2
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_3 = id_3[1], id_4, id_5;
  wor id_6, id_7 = 1, id_8;
  module_0();
  assign id_3 = id_3;
  assign id_7 = 1;
  wire id_9;
endmodule
