$date
	Sun Oct 23 07:40:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#336809
b101 !
1"
#336810
b101 &
b101 %
1$
#336811
0"
#336814
b10000 &
b10000 %
#336818
b1000 &
b1000 %
#336822
b100 &
b100 %
#336826
b10 &
b10 %
#336830
b1 &
1#
b1 %
#336834
b0 &
b0 %
0#
0$
#1345466
b10100 &
b10100 %
1$
b10100 !
1"
#1345467
0"
#1345470
b1010 &
b1010 %
#1345474
b101 &
b101 %
#1345478
b10000 &
b10000 %
#1345482
b1000 &
b1000 %
#1345486
b100 &
b100 %
#1345490
b10 &
b10 %
#1345494
b1 &
1#
b1 %
#1345498
b0 &
b0 %
0#
0$
#2404045
1"
#2404046
b10100 &
b10100 %
1$
#2404047
0"
#2404050
b1010 &
b1010 %
#2404054
b101 &
b101 %
#2404058
b10000 &
b10000 %
#2404062
b1000 &
b1000 %
#2404066
b100 &
b100 %
#2404070
b10 &
b10 %
#2404074
b1 &
b1 %
1#
#2404078
b0 &
0#
b0 %
0$
#4500012
