=== User constraints ===


=== Auto constraints ===
Fmax report
  User constraint:   1.000MHz, Fmax:  20.481MHz, Clock: Internal_generated_clock_Top|clk

Clock transfer report:
  Worst setup: 951.174, with clock Internal_generated_clock_Top|clk


Coverage report
  User constraints covered 0 connections out of 1432 total, coverage: 0.0%
  Auto constraints covered 1384 connections out of 1432 total, coverage: 96.6%


Setup from tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 951.174
    Arrival Time:   50.822
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__631_|D 
       48.419    0.149   RR                              syn__631_|D =>                         syn__631_|LutOut 
       48.957    0.538   RR                         syn__631_|LutOut =>                              syn__819_|B E
       49.522    0.565   RR                              syn__819_|B =>                         syn__819_|LutOut 
       50.822    1.300   RR                         syn__819_|LutOut =>               tc.im.ram_inst|AddressB[2] E
    Required Time: 1001.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup
      1001.996    0.016                               Clock Variation

Setup from tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 951.174
    Arrival Time:   50.822
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__629_|D 
       48.419    0.149   RR                              syn__629_|D =>                         syn__629_|LutOut 
       48.957    0.538   RR                         syn__629_|LutOut =>                              syn__818_|B E
       49.522    0.565   RR                              syn__818_|B =>                         syn__818_|LutOut 
       50.822    1.300   RR                         syn__818_|LutOut =>               tc.im.ram_inst|AddressB[1] E
    Required Time: 1001.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup
      1001.996    0.016                               Clock Variation

Setup from tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 951.278
    Arrival Time:   50.718
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__633_|D 
       48.419    0.149   RR                              syn__633_|D =>                         syn__633_|LutOut 
       49.286    0.867   RR                         syn__633_|LutOut =>                              syn__820_|B E
       49.851    0.565   RR                              syn__820_|B =>                         syn__820_|LutOut 
       50.718    0.867   RR                         syn__820_|LutOut =>               tc.im.ram_inst|AddressB[3] E
    Required Time: 1001.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup
      1001.996    0.016                               Clock Variation

Setup from tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 951.652
    Arrival Time:   50.344
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__641_|B 
       48.835    0.565   RR                              syn__641_|B =>                         syn__641_|LutOut 
       49.702    0.867   RR                         syn__641_|LutOut =>                              syn__823_|D E
       49.851    0.149   RR                              syn__823_|D =>                         syn__823_|LutOut 
       50.344    0.493   RR                         syn__823_|LutOut =>               tc.im.ram_inst|AddressB[6] E
    Required Time: 1001.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup
      1001.996    0.016                               Clock Variation

Setup from tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 951.694
    Arrival Time:   50.302
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__635_|D 
       48.419    0.149   RR                              syn__635_|D =>                         syn__635_|LutOut 
       49.286    0.867   RR                         syn__635_|LutOut =>                              syn__821_|D E
       49.435    0.149   RR                              syn__821_|D =>                         syn__821_|LutOut 
       50.302    0.867   RR                         syn__821_|LutOut =>               tc.im.ram_inst|AddressB[4] E
    Required Time: 1001.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup
      1001.996    0.016                               Clock Variation

Setup from tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 951.861
    Arrival Time:   50.135
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__817_|B E
       48.835    0.565   RR                              syn__817_|B =>                         syn__817_|LutOut 
       50.135    1.300   RR                         syn__817_|LutOut =>               tc.im.ram_inst|AddressB[0] E
    Required Time: 1001.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup
      1001.996    0.016                               Clock Variation

Setup from tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 952.068
    Arrival Time:   49.928
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__638_|D 
       48.419    0.149   RR                              syn__638_|D =>                         syn__638_|LutOut 
       49.286    0.867   RR                         syn__638_|LutOut =>                              syn__822_|D E
       49.435    0.149   RR                              syn__822_|D =>                         syn__822_|LutOut 
       49.928    0.493   RR                         syn__822_|LutOut =>               tc.im.ram_inst|AddressB[5] E
    Required Time: 1001.996
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup
      1001.996    0.016                               Clock Variation

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 952.447
    Arrival Time:   49.533
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__631_|D 
       47.130    0.149   RR                              syn__631_|D =>                         syn__631_|LutOut 
       47.668    0.538   RR                         syn__631_|LutOut =>                              syn__819_|B E
       48.233    0.565   RR                              syn__819_|B =>                         syn__819_|LutOut 
       49.533    1.300   RR                         syn__819_|LutOut =>               tc.im.ram_inst|AddressB[2] E
    Required Time: 1001.980
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 952.447
    Arrival Time:   49.533
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__629_|D 
       47.130    0.149   RR                              syn__629_|D =>                         syn__629_|LutOut 
       47.668    0.538   RR                         syn__629_|LutOut =>                              syn__818_|B E
       48.233    0.565   RR                              syn__818_|B =>                         syn__818_|LutOut 
       49.533    1.300   RR                         syn__818_|LutOut =>               tc.im.ram_inst|AddressB[1] E
    Required Time: 1001.980
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 952.551
    Arrival Time:   49.429
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__633_|D 
       47.130    0.149   RR                              syn__633_|D =>                         syn__633_|LutOut 
       47.997    0.867   RR                         syn__633_|LutOut =>                              syn__820_|B E
       48.562    0.565   RR                              syn__820_|B =>                         syn__820_|LutOut 
       49.429    0.867   RR                         syn__820_|LutOut =>               tc.im.ram_inst|AddressB[3] E
    Required Time: 1001.980
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup

Setup from tc.im.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 952.776
    Arrival Time:   49.702
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__641_|B 
       48.835    0.565   RR                              syn__641_|B =>                         syn__641_|LutOut 
       49.702    0.867   RR                         syn__641_|LutOut =>                              syn__823_|D E
    Required Time: 1002.478
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
      1002.478   -0.577   R                                     Setup

Setup from tc.im.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 952.776
    Arrival Time:   49.286
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__633_|D 
       48.419    0.149   RR                              syn__633_|D =>                         syn__633_|LutOut 
       49.286    0.867   RR                         syn__633_|LutOut =>                              syn__820_|B E
    Required Time: 1002.062
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      1002.062   -0.993   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 952.967
    Arrival Time:   49.013
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__635_|D 
       47.130    0.149   RR                              syn__635_|D =>                         syn__635_|LutOut 
       47.997    0.867   RR                         syn__635_|LutOut =>                              syn__821_|D E
       48.146    0.149   RR                              syn__821_|D =>                         syn__821_|LutOut 
       49.013    0.867   RR                         syn__821_|LutOut =>               tc.im.ram_inst|AddressB[4] E
    Required Time: 1001.980
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 952.925
    Arrival Time:   49.055
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__641_|B 
       47.546    0.565   RR                              syn__641_|B =>                         syn__641_|LutOut 
       48.413    0.867   RR                         syn__641_|LutOut =>                              syn__823_|D E
       48.562    0.149   RR                              syn__823_|D =>                         syn__823_|LutOut 
       49.055    0.493   RR                         syn__823_|LutOut =>               tc.im.ram_inst|AddressB[6] E
    Required Time: 1001.980
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup

Setup from tc.im.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 953.138
    Arrival Time:   48.957
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__631_|D 
       48.419    0.149   RR                              syn__631_|D =>                         syn__631_|LutOut 
       48.957    0.538   RR                         syn__631_|LutOut =>                              syn__819_|B E
    Required Time: 1002.095
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
      1002.095   -0.993   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 953.134
    Arrival Time:   48.846
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__817_|B E
       47.546    0.565   RR                              syn__817_|B =>                         syn__817_|LutOut 
       48.846    1.300   RR                         syn__817_|LutOut =>               tc.im.ram_inst|AddressB[0] E
    Required Time: 1001.980
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup

Setup from tc.im.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 953.138
    Arrival Time:   48.957
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__629_|D 
       48.419    0.149   RR                              syn__629_|D =>                         syn__629_|LutOut 
       48.957    0.538   RR                         syn__629_|LutOut =>                              syn__818_|B E
    Required Time: 1002.095
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
      1002.095   -0.993   R                                     Setup

Setup from tc.im.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 953.192
    Arrival Time:   49.286
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__635_|D 
       48.419    0.149   RR                              syn__635_|D =>                         syn__635_|LutOut 
       49.286    0.867   RR                         syn__635_|LutOut =>                              syn__821_|D E
    Required Time: 1002.478
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
      1002.478   -0.577   R                                     Setup

Setup from tc.im.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 953.192
    Arrival Time:   49.286
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__638_|D 
       48.419    0.149   RR                              syn__638_|D =>                         syn__638_|LutOut 
       49.286    0.867   RR                         syn__638_|LutOut =>                              syn__822_|D E
    Required Time: 1002.478
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
      1002.478   -0.577   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 953.341
    Arrival Time:   48.639
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__638_|D 
       47.130    0.149   RR                              syn__638_|D =>                         syn__638_|LutOut 
       47.997    0.867   RR                         syn__638_|LutOut =>                              syn__822_|D E
       48.146    0.149   RR                              syn__822_|D =>                         syn__822_|LutOut 
       48.639    0.493   RR                         syn__822_|LutOut =>               tc.im.ram_inst|AddressB[5] E
    Required Time: 1001.980
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      1001.980   -0.200   R                                     Setup

Setup from tc.im.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 953.825
    Arrival Time:   48.270
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       34.367    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       35.712    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       36.277    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       37.626    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       38.191    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       39.491    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       40.099    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       40.637    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       41.202    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       42.581    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       43.189    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       43.727    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       44.335    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       45.202    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       45.810    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       48.270    2.460   RR                         syn__387_|LutOut =>                              syn__817_|B E
    Required Time: 1002.095
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      1002.095   -0.993   R                                     Setup

Setup from tc.rfB.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 954.065
    Arrival Time:   48.413
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__641_|B 
       47.546    0.565   RR                              syn__641_|B =>                         syn__641_|LutOut 
       48.413    0.867   RR                         syn__641_|LutOut =>                              syn__823_|D E
    Required Time: 1002.478
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
      1002.478   -0.577   R                                     Setup

Setup from tc.rfB.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 954.065
    Arrival Time:   47.997
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__633_|D 
       47.130    0.149   RR                              syn__633_|D =>                         syn__633_|LutOut 
       47.997    0.867   RR                         syn__633_|LutOut =>                              syn__820_|B E
    Required Time: 1002.062
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      1002.062   -0.993   R                                     Setup

Setup from tc.rfB.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 954.427
    Arrival Time:   47.668
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__631_|D 
       47.130    0.149   RR                              syn__631_|D =>                         syn__631_|LutOut 
       47.668    0.538   RR                         syn__631_|LutOut =>                              syn__819_|B E
    Required Time: 1002.095
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
      1002.095   -0.993   R                                     Setup

Setup from tc.rfB.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 954.427
    Arrival Time:   47.668
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__629_|D 
       47.130    0.149   RR                              syn__629_|D =>                         syn__629_|LutOut 
       47.668    0.538   RR                         syn__629_|LutOut =>                              syn__818_|B E
    Required Time: 1002.095
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
      1002.095   -0.993   R                                     Setup

Setup from tc.rfB.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 954.481
    Arrival Time:   47.997
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__638_|D 
       47.130    0.149   RR                              syn__638_|D =>                         syn__638_|LutOut 
       47.997    0.867   RR                         syn__638_|LutOut =>                              syn__822_|D E
    Required Time: 1002.478
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
      1002.478   -0.577   R                                     Setup

Setup from tc.rfB.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 954.481
    Arrival Time:   47.997
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__635_|D 
       47.130    0.149   RR                              syn__635_|D =>                         syn__635_|LutOut 
       47.997    0.867   RR                         syn__635_|LutOut =>                              syn__821_|D E
    Required Time: 1002.478
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
      1002.478   -0.577   R                                     Setup

Setup from tc.rfB.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 955.114
    Arrival Time:   46.981
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__591_|B 
       33.078    0.565   RR                              syn__591_|B =>                         syn__591_|LutOut 
       34.423    1.345   RR                         syn__591_|LutOut =>                              syn__590_|B 
       34.988    0.565   RR                              syn__590_|B =>                         syn__590_|LutOut 
       36.337    1.349   RR                         syn__590_|LutOut =>                              syn__528_|B 
       36.902    0.565   RR                              syn__528_|B =>                         syn__528_|LutOut 
       38.202    1.300   RR                         syn__528_|LutOut =>                              syn__520_|A 
       38.810    0.608   RR                              syn__520_|A =>                         syn__520_|LutOut 
       39.348    0.538   RR                         syn__520_|LutOut =>                              syn__501_|B 
       39.913    0.565   RR                              syn__501_|B =>                         syn__501_|LutOut 
       41.292    1.379   RR                         syn__501_|LutOut =>                              syn__500_|A 
       41.900    0.608   RR                              syn__500_|A =>                         syn__500_|LutOut 
       42.438    0.538   RR                         syn__500_|LutOut =>                              syn__388_|A 
       43.046    0.608   RR                              syn__388_|A =>                         syn__388_|LutOut 
       43.913    0.867   RR                         syn__388_|LutOut =>                              syn__387_|A 
       44.521    0.608   RR                              syn__387_|A =>                         syn__387_|LutOut 
       46.981    2.460   RR                         syn__387_|LutOut =>                              syn__817_|B E
    Required Time: 1002.095
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      1002.095   -0.993   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 958.169
    Arrival Time:   43.706
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       34.515    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       35.005    0.490   FF                         syn__393_|LutOut =>                              syn__392_|C 
       35.431    0.426   FR                              syn__392_|C =>                         syn__392_|LutOut 
       35.972    0.541   RR                         syn__392_|LutOut =>                              syn__391_|A 
       36.580    0.608   RR                              syn__391_|A =>                         syn__391_|LutOut 
       37.118    0.538   RR                         syn__391_|LutOut =>                              syn__390_|A 
       37.726    0.608   RR                              syn__390_|A =>                         syn__390_|LutOut 
       39.643    1.917   RR                         syn__390_|LutOut =>                              syn__617_|D 
       39.792    0.149   RR                              syn__617_|D =>                         syn__617_|LutOut 
       40.671    0.879   RR                         syn__617_|LutOut =>                              syn__670_|A 
       41.279    0.608   RR                              syn__670_|A =>                         syn__670_|LutOut 
       43.706    2.427   RR                         syn__670_|LutOut =>              tc.rfB.ram_inst|DataInA[15] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 958.744
    Arrival Time:   43.199
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       34.515    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       35.005    0.490   FF                         syn__393_|LutOut =>                              syn__392_|C 
       35.431    0.426   FR                              syn__392_|C =>                         syn__392_|LutOut 
       35.972    0.541   RR                         syn__392_|LutOut =>                              syn__391_|A 
       36.580    0.608   RR                              syn__391_|A =>                         syn__391_|LutOut 
       37.118    0.538   RR                         syn__391_|LutOut =>                              syn__390_|A 
       37.726    0.608   RR                              syn__390_|A =>                         syn__390_|LutOut 
       39.643    1.917   RR                         syn__390_|LutOut =>                              syn__617_|D 
       39.792    0.149   RR                              syn__617_|D =>                         syn__617_|LutOut 
       40.671    0.879   RR                         syn__617_|LutOut =>                              syn__670_|A 
       41.279    0.608   RR                              syn__670_|A =>                         syn__670_|LutOut 
       43.199    1.920   RR                         syn__670_|LutOut =>              tc.rfA.ram_inst|DataInA[15] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 959.177
    Arrival Time:   42.698
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       34.515    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       35.005    0.490   FF                         syn__393_|LutOut =>                              syn__392_|C 
       35.431    0.426   FR                              syn__392_|C =>                         syn__392_|LutOut 
       35.972    0.541   RR                         syn__392_|LutOut =>                              syn__478_|A 
       36.580    0.608   RR                              syn__478_|A =>                         syn__478_|LutOut 
       40.077    3.497   RR                         syn__478_|LutOut =>                              syn__613_|D 
       40.226    0.149   RR                              syn__613_|D =>                         syn__613_|LutOut 
       40.767    0.541   RR                         syn__613_|LutOut =>                              syn__672_|C 
       41.241    0.474   RF                              syn__672_|C =>                         syn__672_|LutOut 
       42.698    1.457   FF                         syn__672_|LutOut =>              tc.rfB.ram_inst|DataInA[14] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 959.262
    Arrival Time:   42.681
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       34.515    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       35.005    0.490   FF                         syn__393_|LutOut =>                              syn__392_|C 
       35.431    0.426   FR                              syn__392_|C =>                         syn__392_|LutOut 
       35.972    0.541   RR                         syn__392_|LutOut =>                              syn__478_|A 
       36.580    0.608   RR                              syn__478_|A =>                         syn__478_|LutOut 
       40.077    3.497   RR                         syn__478_|LutOut =>                              syn__613_|D 
       40.226    0.149   RR                              syn__613_|D =>                         syn__613_|LutOut 
       40.767    0.541   RR                         syn__613_|LutOut =>                              syn__672_|C 
       41.241    0.474   RF                              syn__672_|C =>                         syn__672_|LutOut 
       42.681    1.440   FF                         syn__672_|LutOut =>              tc.rfA.ram_inst|DataInA[14] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 959.458
    Arrival Time:   42.417
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       33.226    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       33.716    0.490   FF                         syn__393_|LutOut =>                              syn__392_|C 
       34.142    0.426   FR                              syn__392_|C =>                         syn__392_|LutOut 
       34.683    0.541   RR                         syn__392_|LutOut =>                              syn__391_|A 
       35.291    0.608   RR                              syn__391_|A =>                         syn__391_|LutOut 
       35.829    0.538   RR                         syn__391_|LutOut =>                              syn__390_|A 
       36.437    0.608   RR                              syn__390_|A =>                         syn__390_|LutOut 
       38.354    1.917   RR                         syn__390_|LutOut =>                              syn__617_|D 
       38.503    0.149   RR                              syn__617_|D =>                         syn__617_|LutOut 
       39.382    0.879   RR                         syn__617_|LutOut =>                              syn__670_|A 
       39.990    0.608   RR                              syn__670_|A =>                         syn__670_|LutOut 
       42.417    2.427   RR                         syn__670_|LutOut =>              tc.rfB.ram_inst|DataInA[15] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 959.790
    Arrival Time:   42.085
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       34.515    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       35.904    1.389   FF                         syn__393_|LutOut =>                              syn__721_|D 
       36.053    0.149   FR                              syn__721_|D =>                         syn__721_|LutOut 
       38.008    1.955   RR                         syn__721_|LutOut =>                              syn__601_|A 
       38.616    0.608   RR                              syn__601_|A =>                         syn__601_|LutOut 
       39.928    1.312   RR                         syn__601_|LutOut =>                              syn__676_|D 
       40.077    0.149   RR                              syn__676_|D =>                         syn__676_|LutOut 
       42.085    2.008   RR                         syn__676_|LutOut =>              tc.rfB.ram_inst|DataInA[12] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 960.033
    Arrival Time:   41.910
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       33.226    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       33.716    0.490   FF                         syn__393_|LutOut =>                              syn__392_|C 
       34.142    0.426   FR                              syn__392_|C =>                         syn__392_|LutOut 
       34.683    0.541   RR                         syn__392_|LutOut =>                              syn__391_|A 
       35.291    0.608   RR                              syn__391_|A =>                         syn__391_|LutOut 
       35.829    0.538   RR                         syn__391_|LutOut =>                              syn__390_|A 
       36.437    0.608   RR                              syn__390_|A =>                         syn__390_|LutOut 
       38.354    1.917   RR                         syn__390_|LutOut =>                              syn__617_|D 
       38.503    0.149   RR                              syn__617_|D =>                         syn__617_|LutOut 
       39.382    0.879   RR                         syn__617_|LutOut =>                              syn__670_|A 
       39.990    0.608   RR                              syn__670_|A =>                         syn__670_|LutOut 
       41.910    1.920   RR                         syn__670_|LutOut =>              tc.rfA.ram_inst|DataInA[15] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 960.366
    Arrival Time:   41.577
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       34.515    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       35.904    1.389   FF                         syn__393_|LutOut =>                              syn__721_|D 
       36.053    0.149   FR                              syn__721_|D =>                         syn__721_|LutOut 
       38.008    1.955   RR                         syn__721_|LutOut =>                              syn__601_|A 
       38.616    0.608   RR                              syn__601_|A =>                         syn__601_|LutOut 
       39.928    1.312   RR                         syn__601_|LutOut =>                              syn__676_|D 
       40.077    0.149   RR                              syn__676_|D =>                         syn__676_|LutOut 
       41.577    1.500   RR                         syn__676_|LutOut =>              tc.rfA.ram_inst|DataInA[12] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 960.466
    Arrival Time:   41.409
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       33.226    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       33.716    0.490   FF                         syn__393_|LutOut =>                              syn__392_|C 
       34.142    0.426   FR                              syn__392_|C =>                         syn__392_|LutOut 
       34.683    0.541   RR                         syn__392_|LutOut =>                              syn__478_|A 
       35.291    0.608   RR                              syn__478_|A =>                         syn__478_|LutOut 
       38.788    3.497   RR                         syn__478_|LutOut =>                              syn__613_|D 
       38.937    0.149   RR                              syn__613_|D =>                         syn__613_|LutOut 
       39.478    0.541   RR                         syn__613_|LutOut =>                              syn__672_|C 
       39.952    0.474   RF                              syn__672_|C =>                         syn__672_|LutOut 
       41.409    1.457   FF                         syn__672_|LutOut =>              tc.rfB.ram_inst|DataInA[14] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 960.551
    Arrival Time:   41.392
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       33.226    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       33.716    0.490   FF                         syn__393_|LutOut =>                              syn__392_|C 
       34.142    0.426   FR                              syn__392_|C =>                         syn__392_|LutOut 
       34.683    0.541   RR                         syn__392_|LutOut =>                              syn__478_|A 
       35.291    0.608   RR                              syn__478_|A =>                         syn__478_|LutOut 
       38.788    3.497   RR                         syn__478_|LutOut =>                              syn__613_|D 
       38.937    0.149   RR                              syn__613_|D =>                         syn__613_|LutOut 
       39.478    0.541   RR                         syn__613_|LutOut =>                              syn__672_|C 
       39.952    0.474   RF                              syn__672_|C =>                         syn__672_|LutOut 
       41.392    1.440   FF                         syn__672_|LutOut =>              tc.rfA.ram_inst|DataInA[14] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 961.079
    Arrival Time:   40.796
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       33.226    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       34.615    1.389   FF                         syn__393_|LutOut =>                              syn__721_|D 
       34.764    0.149   FR                              syn__721_|D =>                         syn__721_|LutOut 
       36.719    1.955   RR                         syn__721_|LutOut =>                              syn__601_|A 
       37.327    0.608   RR                              syn__601_|A =>                         syn__601_|LutOut 
       38.639    1.312   RR                         syn__601_|LutOut =>                              syn__676_|D 
       38.788    0.149   RR                              syn__676_|D =>                         syn__676_|LutOut 
       40.796    2.008   RR                         syn__676_|LutOut =>              tc.rfB.ram_inst|DataInA[12] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 961.116
    Arrival Time:   40.759
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       34.515    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       35.943    1.428   FF                         syn__393_|LutOut =>                              syn__492_|D 
       36.092    0.149   FR                              syn__492_|D =>                         syn__492_|LutOut 
       36.638    0.546   RR                         syn__492_|LutOut =>                              syn__605_|B 
       37.203    0.565   RR                              syn__605_|B =>                         syn__605_|LutOut 
       37.744    0.541   RR                         syn__605_|LutOut =>                              syn__674_|C 
       38.218    0.474   RF                              syn__674_|C =>                         syn__674_|LutOut 
       40.759    2.541   FF                         syn__674_|LutOut =>              tc.rfB.ram_inst|DataInA[13] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 961.655
    Arrival Time:   40.288
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       33.226    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       34.615    1.389   FF                         syn__393_|LutOut =>                              syn__721_|D 
       34.764    0.149   FR                              syn__721_|D =>                         syn__721_|LutOut 
       36.719    1.955   RR                         syn__721_|LutOut =>                              syn__601_|A 
       37.327    0.608   RR                              syn__601_|A =>                         syn__601_|LutOut 
       38.639    1.312   RR                         syn__601_|LutOut =>                              syn__676_|D 
       38.788    0.149   RR                              syn__676_|D =>                         syn__676_|LutOut 
       40.288    1.500   RR                         syn__676_|LutOut =>              tc.rfA.ram_inst|DataInA[12] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 961.803
    Arrival Time:   40.140
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       34.515    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       35.943    1.428   FF                         syn__393_|LutOut =>                              syn__492_|D 
       36.092    0.149   FR                              syn__492_|D =>                         syn__492_|LutOut 
       36.638    0.546   RR                         syn__492_|LutOut =>                              syn__605_|B 
       37.203    0.565   RR                              syn__605_|B =>                         syn__605_|LutOut 
       37.744    0.541   RR                         syn__605_|LutOut =>                              syn__674_|C 
       38.218    0.474   RF                              syn__674_|C =>                         syn__674_|LutOut 
       40.140    1.922   FF                         syn__674_|LutOut =>              tc.rfA.ram_inst|DataInA[13] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 962.405
    Arrival Time:   39.470
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       33.226    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       34.654    1.428   FF                         syn__393_|LutOut =>                              syn__492_|D 
       34.803    0.149   FR                              syn__492_|D =>                         syn__492_|LutOut 
       35.349    0.546   RR                         syn__492_|LutOut =>                              syn__605_|B 
       35.914    0.565   RR                              syn__605_|B =>                         syn__605_|LutOut 
       36.455    0.541   RR                         syn__605_|LutOut =>                              syn__674_|C 
       36.929    0.474   RF                              syn__674_|C =>                         syn__674_|LutOut 
       39.470    2.541   FF                         syn__674_|LutOut =>              tc.rfB.ram_inst|DataInA[13] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 962.468
    Arrival Time:   39.475
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__737_|C 
       32.649    0.474   FF                              syn__737_|C =>                         syn__737_|LutOut 
       34.569    1.920   FF                         syn__737_|LutOut =>                              syn__529_|B 
       35.134    0.565   FR                              syn__529_|B =>                         syn__529_|LutOut 
       36.618    1.484   RR                         syn__529_|LutOut =>                              syn__682_|B 
       37.183    0.565   RR                              syn__682_|B =>                         syn__682_|LutOut 
       39.475    2.292   RR                         syn__682_|LutOut =>               tc.rfA.ram_inst|DataInA[9] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 962.787
    Arrival Time:   39.088
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__737_|C 
       32.649    0.474   FF                              syn__737_|C =>                         syn__737_|LutOut 
       34.569    1.920   FF                         syn__737_|LutOut =>                              syn__529_|B 
       35.134    0.565   FR                              syn__529_|B =>                         syn__529_|LutOut 
       36.618    1.484   RR                         syn__529_|LutOut =>                              syn__682_|B 
       37.183    0.565   RR                              syn__682_|B =>                         syn__682_|LutOut 
       39.088    1.905   RR                         syn__682_|LutOut =>               tc.rfB.ram_inst|DataInA[9] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 963.092
    Arrival Time:   38.851
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__393_|C 
       33.226    0.474   FF                              syn__393_|C =>                         syn__393_|LutOut 
       34.654    1.428   FF                         syn__393_|LutOut =>                              syn__492_|D 
       34.803    0.149   FR                              syn__492_|D =>                         syn__492_|LutOut 
       35.349    0.546   RR                         syn__492_|LutOut =>                              syn__605_|B 
       35.914    0.565   RR                              syn__605_|B =>                         syn__605_|LutOut 
       36.455    0.541   RR                         syn__605_|LutOut =>                              syn__674_|C 
       36.929    0.474   RF                              syn__674_|C =>                         syn__674_|LutOut 
       38.851    1.922   FF                         syn__674_|LutOut =>              tc.rfA.ram_inst|DataInA[13] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 963.137
    Arrival Time:   38.738
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.979    2.029   RR                         syn__538_|LutOut =>                              syn__548_|B 
       33.544    0.565   RR                              syn__548_|B =>                         syn__548_|LutOut 
       35.829    2.285   RR                         syn__548_|LutOut =>                              syn__668_|C 
       36.303    0.474   RF                              syn__668_|C =>                         syn__668_|LutOut 
       38.738    2.435   FF                         syn__668_|LutOut =>              tc.rfB.ram_inst|DataInA[16] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 963.248
    Arrival Time:   38.627
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__505_|C 
       34.467    0.426   FR                              syn__505_|C =>                         syn__505_|LutOut 
       35.013    0.546   RR                         syn__505_|LutOut =>                              syn__594_|C 
       35.487    0.474   RF                              syn__594_|C =>                         syn__594_|LutOut 
       36.321    0.834   FF                         syn__594_|LutOut =>                              syn__678_|C 
       36.795    0.474   FF                              syn__678_|C =>                         syn__678_|LutOut 
       38.627    1.832   FF                         syn__678_|LutOut =>              tc.rfB.ram_inst|DataInA[11] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 963.291
    Arrival Time:   38.584
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__737_|C 
       32.649    0.474   FF                              syn__737_|C =>                         syn__737_|LutOut 
       33.139    0.490   FF                         syn__737_|LutOut =>                              syn__587_|D 
       33.288    0.149   FR                              syn__587_|D =>                         syn__587_|LutOut 
       35.575    2.287   RR                         syn__587_|LutOut =>                              syn__666_|C 
       36.049    0.474   RF                              syn__666_|C =>                         syn__666_|LutOut 
       38.584    2.535   FF                         syn__666_|LutOut =>              tc.rfB.ram_inst|DataInA[17] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 963.356
    Arrival Time:   38.587
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       32.649    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       34.041    1.392   FF                         syn__394_|LutOut =>                              syn__505_|C 
       34.467    0.426   FR                              syn__505_|C =>                         syn__505_|LutOut 
       35.013    0.546   RR                         syn__505_|LutOut =>                              syn__594_|C 
       35.487    0.474   RF                              syn__594_|C =>                         syn__594_|LutOut 
       36.321    0.834   FF                         syn__594_|LutOut =>                              syn__678_|C 
       36.795    0.474   FF                              syn__678_|C =>                         syn__678_|LutOut 
       38.587    1.792   FF                         syn__678_|LutOut =>              tc.rfA.ram_inst|DataInA[11] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 963.752
    Arrival Time:   38.191
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.979    2.029   RR                         syn__538_|LutOut =>                              syn__548_|B 
       33.544    0.565   RR                              syn__548_|B =>                         syn__548_|LutOut 
       35.829    2.285   RR                         syn__548_|LutOut =>                              syn__668_|C 
       36.303    0.474   RF                              syn__668_|C =>                         syn__668_|LutOut 
       38.191    1.888   FF                         syn__668_|LutOut =>              tc.rfA.ram_inst|DataInA[16] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 963.747
    Arrival Time:   38.128
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__521_|C 
       32.649    0.474   FF                              syn__521_|C =>                         syn__521_|LutOut 
       33.139    0.490   FF                         syn__521_|LutOut =>                              syn__733_|A 
       33.747    0.608   FR                              syn__733_|A =>                         syn__733_|LutOut 
       34.288    0.541   RR                         syn__733_|LutOut =>                              syn__731_|B 
       34.853    0.565   RR                              syn__731_|B =>                         syn__731_|LutOut 
       35.727    0.874   RR                         syn__731_|LutOut =>                              syn__680_|C 
       36.201    0.474   RF                              syn__680_|C =>                         syn__680_|LutOut 
       38.128    1.927   FF                         syn__680_|LutOut =>              tc.rfB.ram_inst|DataInA[10] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 963.757
    Arrival Time:   38.186
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__737_|C 
       31.360    0.474   FF                              syn__737_|C =>                         syn__737_|LutOut 
       33.280    1.920   FF                         syn__737_|LutOut =>                              syn__529_|B 
       33.845    0.565   FR                              syn__529_|B =>                         syn__529_|LutOut 
       35.329    1.484   RR                         syn__529_|LutOut =>                              syn__682_|B 
       35.894    0.565   RR                              syn__682_|B =>                         syn__682_|LutOut 
       38.186    2.292   RR                         syn__682_|LutOut =>               tc.rfA.ram_inst|DataInA[9] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 963.832
    Arrival Time:   38.111
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__521_|C 
       32.649    0.474   FF                              syn__521_|C =>                         syn__521_|LutOut 
       33.139    0.490   FF                         syn__521_|LutOut =>                              syn__733_|A 
       33.747    0.608   FR                              syn__733_|A =>                         syn__733_|LutOut 
       34.288    0.541   RR                         syn__733_|LutOut =>                              syn__731_|B 
       34.853    0.565   RR                              syn__731_|B =>                         syn__731_|LutOut 
       35.727    0.874   RR                         syn__731_|LutOut =>                              syn__680_|C 
       36.201    0.474   RF                              syn__680_|C =>                         syn__680_|LutOut 
       38.111    1.910   FF                         syn__680_|LutOut =>              tc.rfA.ram_inst|DataInA[10] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 964.005
    Arrival Time:   37.938
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       30.816    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       32.175    1.359   FF                         syn__395_|LutOut =>                              syn__737_|C 
       32.649    0.474   FF                              syn__737_|C =>                         syn__737_|LutOut 
       33.139    0.490   FF                         syn__737_|LutOut =>                              syn__587_|D 
       33.288    0.149   FR                              syn__587_|D =>                         syn__587_|LutOut 
       35.575    2.287   RR                         syn__587_|LutOut =>                              syn__666_|C 
       36.049    0.474   RF                              syn__666_|C =>                         syn__666_|LutOut 
       37.938    1.889   FF                         syn__666_|LutOut =>              tc.rfA.ram_inst|DataInA[17] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 964.076
    Arrival Time:   37.799
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__737_|C 
       31.360    0.474   FF                              syn__737_|C =>                         syn__737_|LutOut 
       33.280    1.920   FF                         syn__737_|LutOut =>                              syn__529_|B 
       33.845    0.565   FR                              syn__529_|B =>                         syn__529_|LutOut 
       35.329    1.484   RR                         syn__529_|LutOut =>                              syn__682_|B 
       35.894    0.565   RR                              syn__682_|B =>                         syn__682_|LutOut 
       37.799    1.905   RR                         syn__682_|LutOut =>               tc.rfB.ram_inst|DataInA[9] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 964.426
    Arrival Time:   37.449
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       31.690    2.029   RR                         syn__538_|LutOut =>                              syn__548_|B 
       32.255    0.565   RR                              syn__548_|B =>                         syn__548_|LutOut 
       34.540    2.285   RR                         syn__548_|LutOut =>                              syn__668_|C 
       35.014    0.474   RF                              syn__668_|C =>                         syn__668_|LutOut 
       37.449    2.435   FF                         syn__668_|LutOut =>              tc.rfB.ram_inst|DataInA[16] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 964.537
    Arrival Time:   37.338
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__505_|C 
       33.178    0.426   FR                              syn__505_|C =>                         syn__505_|LutOut 
       33.724    0.546   RR                         syn__505_|LutOut =>                              syn__594_|C 
       34.198    0.474   RF                              syn__594_|C =>                         syn__594_|LutOut 
       35.032    0.834   FF                         syn__594_|LutOut =>                              syn__678_|C 
       35.506    0.474   FF                              syn__678_|C =>                         syn__678_|LutOut 
       37.338    1.832   FF                         syn__678_|LutOut =>              tc.rfB.ram_inst|DataInA[11] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 964.580
    Arrival Time:   37.295
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__737_|C 
       31.360    0.474   FF                              syn__737_|C =>                         syn__737_|LutOut 
       31.850    0.490   FF                         syn__737_|LutOut =>                              syn__587_|D 
       31.999    0.149   FR                              syn__587_|D =>                         syn__587_|LutOut 
       34.286    2.287   RR                         syn__587_|LutOut =>                              syn__666_|C 
       34.760    0.474   RF                              syn__666_|C =>                         syn__666_|LutOut 
       37.295    2.535   FF                         syn__666_|LutOut =>              tc.rfB.ram_inst|DataInA[17] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 964.605
    Arrival Time:   37.270
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__537_|B 
       34.367    0.565   RR                              syn__537_|B =>                         syn__537_|LutOut 
       34.908    0.541   RR                         syn__537_|LutOut =>                              syn__684_|C 
       35.382    0.474   RF                              syn__684_|C =>                         syn__684_|LutOut 
       37.270    1.888   FF                         syn__684_|LutOut =>               tc.rfB.ram_inst|DataInA[8] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 964.645
    Arrival Time:   37.298
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__394_|C 
       31.360    0.474   FF                              syn__394_|C =>                         syn__394_|LutOut 
       32.752    1.392   FF                         syn__394_|LutOut =>                              syn__505_|C 
       33.178    0.426   FR                              syn__505_|C =>                         syn__505_|LutOut 
       33.724    0.546   RR                         syn__505_|LutOut =>                              syn__594_|C 
       34.198    0.474   RF                              syn__594_|C =>                         syn__594_|LutOut 
       35.032    0.834   FF                         syn__594_|LutOut =>                              syn__678_|C 
       35.506    0.474   FF                              syn__678_|C =>                         syn__678_|LutOut 
       37.298    1.792   FF                         syn__678_|LutOut =>              tc.rfA.ram_inst|DataInA[11] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 964.690
    Arrival Time:   37.253
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       29.801    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       30.342    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       30.950    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       33.802    2.852   RR                         syn__538_|LutOut =>                              syn__537_|B 
       34.367    0.565   RR                              syn__537_|B =>                         syn__537_|LutOut 
       34.908    0.541   RR                         syn__537_|LutOut =>                              syn__684_|C 
       35.382    0.474   RF                              syn__684_|C =>                         syn__684_|LutOut 
       37.253    1.871   FF                         syn__684_|LutOut =>               tc.rfA.ram_inst|DataInA[8] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 965.041
    Arrival Time:   36.902
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       31.690    2.029   RR                         syn__538_|LutOut =>                              syn__548_|B 
       32.255    0.565   RR                              syn__548_|B =>                         syn__548_|LutOut 
       34.540    2.285   RR                         syn__548_|LutOut =>                              syn__668_|C 
       35.014    0.474   RF                              syn__668_|C =>                         syn__668_|LutOut 
       36.902    1.888   FF                         syn__668_|LutOut =>              tc.rfA.ram_inst|DataInA[16] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 965.036
    Arrival Time:   36.839
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__521_|C 
       31.360    0.474   FF                              syn__521_|C =>                         syn__521_|LutOut 
       31.850    0.490   FF                         syn__521_|LutOut =>                              syn__733_|A 
       32.458    0.608   FR                              syn__733_|A =>                         syn__733_|LutOut 
       32.999    0.541   RR                         syn__733_|LutOut =>                              syn__731_|B 
       33.564    0.565   RR                              syn__731_|B =>                         syn__731_|LutOut 
       34.438    0.874   RR                         syn__731_|LutOut =>                              syn__680_|C 
       34.912    0.474   RF                              syn__680_|C =>                         syn__680_|LutOut 
       36.839    1.927   FF                         syn__680_|LutOut =>              tc.rfB.ram_inst|DataInA[10] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 965.121
    Arrival Time:   36.822
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__521_|C 
       31.360    0.474   FF                              syn__521_|C =>                         syn__521_|LutOut 
       31.850    0.490   FF                         syn__521_|LutOut =>                              syn__733_|A 
       32.458    0.608   FR                              syn__733_|A =>                         syn__733_|LutOut 
       32.999    0.541   RR                         syn__733_|LutOut =>                              syn__731_|B 
       33.564    0.565   RR                              syn__731_|B =>                         syn__731_|LutOut 
       34.438    0.874   RR                         syn__731_|LutOut =>                              syn__680_|C 
       34.912    0.474   RF                              syn__680_|C =>                         syn__680_|LutOut 
       36.822    1.910   FF                         syn__680_|LutOut =>              tc.rfA.ram_inst|DataInA[10] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 965.294
    Arrival Time:   36.649
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__395_|C 
       29.527    0.474   RF                              syn__395_|C =>                         syn__395_|LutOut 
       30.886    1.359   FF                         syn__395_|LutOut =>                              syn__737_|C 
       31.360    0.474   FF                              syn__737_|C =>                         syn__737_|LutOut 
       31.850    0.490   FF                         syn__737_|LutOut =>                              syn__587_|D 
       31.999    0.149   FR                              syn__587_|D =>                         syn__587_|LutOut 
       34.286    2.287   RR                         syn__587_|LutOut =>                              syn__666_|C 
       34.760    0.474   RF                              syn__666_|C =>                         syn__666_|LutOut 
       36.649    1.889   FF                         syn__666_|LutOut =>              tc.rfA.ram_inst|DataInA[17] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 965.896
    Arrival Time:   35.979
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__753_|D 
       29.342    0.149   RR                              syn__753_|D =>                         syn__753_|LutOut 
       31.641    2.299   RR                         syn__753_|LutOut =>                              syn__561_|B 
       32.206    0.565   RR                              syn__561_|B =>                         syn__561_|LutOut 
       33.642    1.436   RR                         syn__561_|LutOut =>                              syn__688_|C 
       34.116    0.474   RF                              syn__688_|C =>                         syn__688_|LutOut 
       35.979    1.863   FF                         syn__688_|LutOut =>               tc.rfB.ram_inst|DataInA[6] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 965.894
    Arrival Time:   35.981
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__537_|B 
       33.078    0.565   RR                              syn__537_|B =>                         syn__537_|LutOut 
       33.619    0.541   RR                         syn__537_|LutOut =>                              syn__684_|C 
       34.093    0.474   RF                              syn__684_|C =>                         syn__684_|LutOut 
       35.981    1.888   FF                         syn__684_|LutOut =>               tc.rfB.ram_inst|DataInA[8] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 966.004
    Arrival Time:   35.939
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__753_|D 
       29.342    0.149   RR                              syn__753_|D =>                         syn__753_|LutOut 
       31.641    2.299   RR                         syn__753_|LutOut =>                              syn__561_|B 
       32.206    0.565   RR                              syn__561_|B =>                         syn__561_|LutOut 
       33.642    1.436   RR                         syn__561_|LutOut =>                              syn__688_|C 
       34.116    0.474   RF                              syn__688_|C =>                         syn__688_|LutOut 
       35.939    1.823   FF                         syn__688_|LutOut =>               tc.rfA.ram_inst|DataInA[6] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 965.979
    Arrival Time:   35.964
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__396_|A 
       28.512    0.608   RR                              syn__396_|A =>                         syn__396_|LutOut 
       29.053    0.541   RR                         syn__396_|LutOut =>                              syn__538_|A 
       29.661    0.608   RR                              syn__538_|A =>                         syn__538_|LutOut 
       32.513    2.852   RR                         syn__538_|LutOut =>                              syn__537_|B 
       33.078    0.565   RR                              syn__537_|B =>                         syn__537_|LutOut 
       33.619    0.541   RR                         syn__537_|LutOut =>                              syn__684_|C 
       34.093    0.474   RF                              syn__684_|C =>                         syn__684_|LutOut 
       35.964    1.871   FF                         syn__684_|LutOut =>               tc.rfA.ram_inst|DataInA[8] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 966.409
    Arrival Time:   35.466
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__555_|C 
       29.667    0.474   RF                              syn__555_|C =>                         syn__555_|LutOut 
       30.157    0.490   FF                         syn__555_|LutOut =>                              syn__747_|D 
       30.306    0.149   FR                              syn__747_|D =>                         syn__747_|LutOut 
       32.137    1.831   RR                         syn__747_|LutOut =>                              syn__745_|C 
       32.563    0.426   RR                              syn__745_|C =>                         syn__745_|LutOut 
       33.104    0.541   RR                         syn__745_|LutOut =>                              syn__686_|C 
       33.578    0.474   RF                              syn__686_|C =>                         syn__686_|LutOut 
       35.466    1.888   FF                         syn__686_|LutOut =>               tc.rfB.ram_inst|DataInA[7] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 966.494
    Arrival Time:   35.449
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__555_|C 
       29.667    0.474   RF                              syn__555_|C =>                         syn__555_|LutOut 
       30.157    0.490   FF                         syn__555_|LutOut =>                              syn__747_|D 
       30.306    0.149   FR                              syn__747_|D =>                         syn__747_|LutOut 
       32.137    1.831   RR                         syn__747_|LutOut =>                              syn__745_|C 
       32.563    0.426   RR                              syn__745_|C =>                         syn__745_|LutOut 
       33.104    0.541   RR                         syn__745_|LutOut =>                              syn__686_|C 
       33.578    0.474   RF                              syn__686_|C =>                         syn__686_|LutOut 
       35.449    1.871   FF                         syn__686_|LutOut =>               tc.rfA.ram_inst|DataInA[7] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 966.679
    Arrival Time:   35.196
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__515_|B 
       26.872    0.565   RR                              syn__515_|B =>                         syn__515_|LutOut 
       27.410    0.538   RR                         syn__515_|LutOut =>                              syn__514_|B 
       27.975    0.565   RR                              syn__514_|B =>                         syn__514_|LutOut 
       30.954    2.979   RR                         syn__514_|LutOut =>                              syn__757_|B 
       31.519    0.565   RR                              syn__757_|B =>                         syn__757_|LutOut 
       32.859    1.340   RR                         syn__757_|LutOut =>                              syn__695_|C 
       33.333    0.474   RF                              syn__695_|C =>                         syn__695_|LutOut 
       35.196    1.863   FF                         syn__695_|LutOut =>               tc.rfB.ram_inst|DataInA[4] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 966.787
    Arrival Time:   35.156
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__515_|B 
       26.872    0.565   RR                              syn__515_|B =>                         syn__515_|LutOut 
       27.410    0.538   RR                         syn__515_|LutOut =>                              syn__514_|B 
       27.975    0.565   RR                              syn__514_|B =>                         syn__514_|LutOut 
       30.954    2.979   RR                         syn__514_|LutOut =>                              syn__757_|B 
       31.519    0.565   RR                              syn__757_|B =>                         syn__757_|LutOut 
       32.859    1.340   RR                         syn__757_|LutOut =>                              syn__695_|C 
       33.333    0.474   RF                              syn__695_|C =>                         syn__695_|LutOut 
       35.156    1.823   FF                         syn__695_|LutOut =>               tc.rfA.ram_inst|DataInA[4] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 967.185
    Arrival Time:   34.690
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__753_|D 
       28.053    0.149   RR                              syn__753_|D =>                         syn__753_|LutOut 
       30.352    2.299   RR                         syn__753_|LutOut =>                              syn__561_|B 
       30.917    0.565   RR                              syn__561_|B =>                         syn__561_|LutOut 
       32.353    1.436   RR                         syn__561_|LutOut =>                              syn__688_|C 
       32.827    0.474   RF                              syn__688_|C =>                         syn__688_|LutOut 
       34.690    1.863   FF                         syn__688_|LutOut =>               tc.rfB.ram_inst|DataInA[6] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 967.214
    Arrival Time:   34.661
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__566_|C 
       28.695    0.474   RF                              syn__566_|C =>                         syn__566_|LutOut 
       30.043    1.348   FF                         syn__566_|LutOut =>                              syn__755_|C 
       30.517    0.474   FF                              syn__755_|C =>                         syn__755_|LutOut 
       31.826    1.309   FF                         syn__755_|LutOut =>                              syn__565_|C 
       32.252    0.426   FR                              syn__565_|C =>                         syn__565_|LutOut 
       32.798    0.546   RR                         syn__565_|LutOut =>                              syn__691_|C 
       33.272    0.474   RF                              syn__691_|C =>                         syn__691_|LutOut 
       34.661    1.389   FF                         syn__691_|LutOut =>               tc.rfB.ram_inst|DataInA[5] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 967.293
    Arrival Time:   34.650
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__753_|D 
       28.053    0.149   RR                              syn__753_|D =>                         syn__753_|LutOut 
       30.352    2.299   RR                         syn__753_|LutOut =>                              syn__561_|B 
       30.917    0.565   RR                              syn__561_|B =>                         syn__561_|LutOut 
       32.353    1.436   RR                         syn__561_|LutOut =>                              syn__688_|C 
       32.827    0.474   RF                              syn__688_|C =>                         syn__688_|LutOut 
       34.650    1.823   FF                         syn__688_|LutOut =>               tc.rfA.ram_inst|DataInA[6] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 967.322
    Arrival Time:   34.621
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__566_|C 
       28.695    0.474   RF                              syn__566_|C =>                         syn__566_|LutOut 
       30.043    1.348   FF                         syn__566_|LutOut =>                              syn__755_|C 
       30.517    0.474   FF                              syn__755_|C =>                         syn__755_|LutOut 
       31.826    1.309   FF                         syn__755_|LutOut =>                              syn__565_|C 
       32.252    0.426   FR                              syn__565_|C =>                         syn__565_|LutOut 
       32.798    0.546   RR                         syn__565_|LutOut =>                              syn__691_|C 
       33.272    0.474   RF                              syn__691_|C =>                         syn__691_|LutOut 
       34.621    1.349   FF                         syn__691_|LutOut =>               tc.rfA.ram_inst|DataInA[5] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 967.698
    Arrival Time:   34.177
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__555_|C 
       28.378    0.474   RF                              syn__555_|C =>                         syn__555_|LutOut 
       28.868    0.490   FF                         syn__555_|LutOut =>                              syn__747_|D 
       29.017    0.149   FR                              syn__747_|D =>                         syn__747_|LutOut 
       30.848    1.831   RR                         syn__747_|LutOut =>                              syn__745_|C 
       31.274    0.426   RR                              syn__745_|C =>                         syn__745_|LutOut 
       31.815    0.541   RR                         syn__745_|LutOut =>                              syn__686_|C 
       32.289    0.474   RF                              syn__686_|C =>                         syn__686_|LutOut 
       34.177    1.888   FF                         syn__686_|LutOut =>               tc.rfB.ram_inst|DataInA[7] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 967.783
    Arrival Time:   34.160
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__555_|C 
       28.378    0.474   RF                              syn__555_|C =>                         syn__555_|LutOut 
       28.868    0.490   FF                         syn__555_|LutOut =>                              syn__747_|D 
       29.017    0.149   FR                              syn__747_|D =>                         syn__747_|LutOut 
       30.848    1.831   RR                         syn__747_|LutOut =>                              syn__745_|C 
       31.274    0.426   RR                              syn__745_|C =>                         syn__745_|LutOut 
       31.815    0.541   RR                         syn__745_|LutOut =>                              syn__686_|C 
       32.289    0.474   RF                              syn__686_|C =>                         syn__686_|LutOut 
       34.160    1.871   FF                         syn__686_|LutOut =>               tc.rfA.ram_inst|DataInA[7] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 967.904
    Arrival Time:   34.117
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       28.647    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       29.193    0.546   RR                         syn__397_|LutOut =>                              syn__753_|D 
       29.342    0.149   RR                              syn__753_|D =>                         syn__753_|LutOut 
       31.641    2.299   RR                         syn__753_|LutOut =>                              syn__561_|B 
       32.206    0.565   RR                              syn__561_|B =>                         syn__561_|LutOut 
       34.117    1.911   RR                         syn__561_|LutOut =>                              syn__823_|A E
    Required Time: 1002.021
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
      1002.021   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 967.968
    Arrival Time:   33.907
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__515_|B 
       25.583    0.565   RR                              syn__515_|B =>                         syn__515_|LutOut 
       26.121    0.538   RR                         syn__515_|LutOut =>                              syn__514_|B 
       26.686    0.565   RR                              syn__514_|B =>                         syn__514_|LutOut 
       29.665    2.979   RR                         syn__514_|LutOut =>                              syn__757_|B 
       30.230    0.565   RR                              syn__757_|B =>                         syn__757_|LutOut 
       31.570    1.340   RR                         syn__757_|LutOut =>                              syn__695_|C 
       32.044    0.474   RF                              syn__695_|C =>                         syn__695_|LutOut 
       33.907    1.863   FF                         syn__695_|LutOut =>               tc.rfB.ram_inst|DataInA[4] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 968.076
    Arrival Time:   33.867
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__515_|B 
       25.583    0.565   RR                              syn__515_|B =>                         syn__515_|LutOut 
       26.121    0.538   RR                         syn__515_|LutOut =>                              syn__514_|B 
       26.686    0.565   RR                              syn__514_|B =>                         syn__514_|LutOut 
       29.665    2.979   RR                         syn__514_|LutOut =>                              syn__757_|B 
       30.230    0.565   RR                              syn__757_|B =>                         syn__757_|LutOut 
       31.570    1.340   RR                         syn__757_|LutOut =>                              syn__695_|C 
       32.044    0.474   RF                              syn__695_|C =>                         syn__695_|LutOut 
       33.867    1.823   FF                         syn__695_|LutOut =>               tc.rfA.ram_inst|DataInA[4] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 968.503
    Arrival Time:   33.372
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__566_|C 
       27.406    0.474   RF                              syn__566_|C =>                         syn__566_|LutOut 
       28.754    1.348   FF                         syn__566_|LutOut =>                              syn__755_|C 
       29.228    0.474   FF                              syn__755_|C =>                         syn__755_|LutOut 
       30.537    1.309   FF                         syn__755_|LutOut =>                              syn__565_|C 
       30.963    0.426   FR                              syn__565_|C =>                         syn__565_|LutOut 
       31.509    0.546   RR                         syn__565_|LutOut =>                              syn__691_|C 
       31.983    0.474   RF                              syn__691_|C =>                         syn__691_|LutOut 
       33.372    1.389   FF                         syn__691_|LutOut =>               tc.rfB.ram_inst|DataInA[5] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 968.537
    Arrival Time:   33.338
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__523_|C 
       25.809    0.474   RF                              syn__523_|C =>                         syn__523_|LutOut 
       26.299    0.490   FF                         syn__523_|LutOut =>                              syn__522_|A 
       26.907    0.608   FR                              syn__522_|A =>                         syn__522_|LutOut 
       28.808    1.901   RR                         syn__522_|LutOut =>                              syn__576_|D 
       28.957    0.149   RR                              syn__576_|D =>                         syn__576_|LutOut 
       30.913    1.956   RR                         syn__576_|LutOut =>                              syn__702_|A 
       31.521    0.608   RR                              syn__702_|A =>                         syn__702_|LutOut 
       33.338    1.817   RR                         syn__702_|LutOut =>               tc.rfB.ram_inst|DataInA[2] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 968.611
    Arrival Time:   33.332
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__566_|C 
       27.406    0.474   RF                              syn__566_|C =>                         syn__566_|LutOut 
       28.754    1.348   FF                         syn__566_|LutOut =>                              syn__755_|C 
       29.228    0.474   FF                              syn__755_|C =>                         syn__755_|LutOut 
       30.537    1.309   FF                         syn__755_|LutOut =>                              syn__565_|C 
       30.963    0.426   FR                              syn__565_|C =>                         syn__565_|LutOut 
       31.509    0.546   RR                         syn__565_|LutOut =>                              syn__691_|C 
       31.983    0.474   RF                              syn__691_|C =>                         syn__691_|LutOut 
       33.332    1.349   FF                         syn__691_|LutOut =>               tc.rfA.ram_inst|DataInA[5] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 969.193
    Arrival Time:   32.828
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__397_|C 
       27.358    0.426   RR                              syn__397_|C =>                         syn__397_|LutOut 
       27.904    0.546   RR                         syn__397_|LutOut =>                              syn__753_|D 
       28.053    0.149   RR                              syn__753_|D =>                         syn__753_|LutOut 
       30.352    2.299   RR                         syn__753_|LutOut =>                              syn__561_|B 
       30.917    0.565   RR                              syn__561_|B =>                         syn__561_|LutOut 
       32.828    1.911   RR                         syn__561_|LutOut =>                              syn__823_|A E
    Required Time: 1002.021
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
      1002.021   -1.034   R                                     Setup

Setup from tc.im.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 969.223
    Arrival Time:   32.792
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       26.872    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       28.221    1.349   RR                         syn__398_|LutOut =>                              syn__566_|C 
       28.695    0.474   RF                              syn__566_|C =>                         syn__566_|LutOut 
       30.043    1.348   FF                         syn__566_|LutOut =>                              syn__755_|C 
       30.517    0.474   FF                              syn__755_|C =>                         syn__755_|LutOut 
       31.826    1.309   FF                         syn__755_|LutOut =>                              syn__565_|C 
       32.300    0.474   FF                              syn__565_|C =>                         syn__565_|LutOut 
       32.792    0.492   FF                         syn__565_|LutOut =>                              syn__822_|A E
    Required Time: 1002.015
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
      1002.015   -1.040   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 969.538
    Arrival Time:   32.405
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__523_|C 
       25.809    0.474   RF                              syn__523_|C =>                         syn__523_|LutOut 
       26.299    0.490   FF                         syn__523_|LutOut =>                              syn__522_|A 
       26.907    0.608   FR                              syn__522_|A =>                         syn__522_|LutOut 
       28.808    1.901   RR                         syn__522_|LutOut =>                              syn__576_|D 
       28.957    0.149   RR                              syn__576_|D =>                         syn__576_|LutOut 
       30.913    1.956   RR                         syn__576_|LutOut =>                              syn__702_|A 
       31.521    0.608   RR                              syn__702_|A =>                         syn__702_|LutOut 
       32.405    0.884   RR                         syn__702_|LutOut =>               tc.rfA.ram_inst|DataInA[2] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 969.826
    Arrival Time:   32.049
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__523_|C 
       24.520    0.474   RF                              syn__523_|C =>                         syn__523_|LutOut 
       25.010    0.490   FF                         syn__523_|LutOut =>                              syn__522_|A 
       25.618    0.608   FR                              syn__522_|A =>                         syn__522_|LutOut 
       27.519    1.901   RR                         syn__522_|LutOut =>                              syn__576_|D 
       27.668    0.149   RR                              syn__576_|D =>                         syn__576_|LutOut 
       29.624    1.956   RR                         syn__576_|LutOut =>                              syn__702_|A 
       30.232    0.608   RR                              syn__702_|A =>                         syn__702_|LutOut 
       32.049    1.817   RR                         syn__702_|LutOut =>               tc.rfB.ram_inst|DataInA[2] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 969.961
    Arrival Time:   32.060
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__515_|B 
       26.872    0.565   RR                              syn__515_|B =>                         syn__515_|LutOut 
       27.410    0.538   RR                         syn__515_|LutOut =>                              syn__514_|B 
       27.975    0.565   RR                              syn__514_|B =>                         syn__514_|LutOut 
       30.954    2.979   RR                         syn__514_|LutOut =>                              syn__757_|B 
       31.519    0.565   RR                              syn__757_|B =>                         syn__757_|LutOut 
       32.060    0.541   RR                         syn__757_|LutOut =>                              syn__821_|A E
    Required Time: 1002.021
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
      1002.021   -1.034   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 970.147
    Arrival Time:   31.728
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__532_|C 
       23.770    0.474   RF                              syn__532_|C =>                         syn__532_|LutOut 
       24.260    0.490   FF                         syn__532_|LutOut =>                              syn__739_|B 
       24.825    0.565   FR                              syn__739_|B =>                         syn__739_|LutOut 
       27.239    2.414   RR                         syn__739_|LutOut =>                              syn__580_|D 
       27.388    0.149   RR                              syn__580_|D =>                         syn__580_|LutOut 
       29.301    1.913   RR                         syn__580_|LutOut =>                              syn__705_|B 
       29.866    0.565   RR                              syn__705_|B =>                         syn__705_|LutOut 
       31.728    1.862   RR                         syn__705_|LutOut =>               tc.rfB.ram_inst|DataInA[1] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 970.245
    Arrival Time:   31.630
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__729_|D 
       26.456    0.149   RR                              syn__729_|D =>                         syn__729_|LutOut 
       28.795    2.339   RR                         syn__729_|LutOut =>                              syn__573_|C 
       29.221    0.426   RR                              syn__573_|C =>                         syn__573_|LutOut 
       29.767    0.546   RR                         syn__573_|LutOut =>                              syn__699_|C 
       30.241    0.474   RF                              syn__699_|C =>                         syn__699_|LutOut 
       31.630    1.389   FF                         syn__699_|LutOut =>               tc.rfB.ram_inst|DataInA[3] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 970.260
    Arrival Time:   31.683
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__532_|C 
       23.770    0.474   RF                              syn__532_|C =>                         syn__532_|LutOut 
       24.260    0.490   FF                         syn__532_|LutOut =>                              syn__739_|B 
       24.825    0.565   FR                              syn__739_|B =>                         syn__739_|LutOut 
       27.239    2.414   RR                         syn__739_|LutOut =>                              syn__580_|D 
       27.388    0.149   RR                              syn__580_|D =>                         syn__580_|LutOut 
       29.301    1.913   RR                         syn__580_|LutOut =>                              syn__705_|B 
       29.866    0.565   RR                              syn__705_|B =>                         syn__705_|LutOut 
       31.683    1.817   RR                         syn__705_|LutOut =>               tc.rfA.ram_inst|DataInA[1] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 970.353
    Arrival Time:   31.590
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__729_|D 
       26.456    0.149   RR                              syn__729_|D =>                         syn__729_|LutOut 
       28.795    2.339   RR                         syn__729_|LutOut =>                              syn__573_|C 
       29.221    0.426   RR                              syn__573_|C =>                         syn__573_|LutOut 
       29.767    0.546   RR                         syn__573_|LutOut =>                              syn__699_|C 
       30.241    0.474   RF                              syn__699_|C =>                         syn__699_|LutOut 
       31.590    1.349   FF                         syn__699_|LutOut =>               tc.rfA.ram_inst|DataInA[3] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 970.512
    Arrival Time:   31.503
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__398_|B 
       25.583    0.565   RR                              syn__398_|B =>                         syn__398_|LutOut 
       26.932    1.349   RR                         syn__398_|LutOut =>                              syn__566_|C 
       27.406    0.474   RF                              syn__566_|C =>                         syn__566_|LutOut 
       28.754    1.348   FF                         syn__566_|LutOut =>                              syn__755_|C 
       29.228    0.474   FF                              syn__755_|C =>                         syn__755_|LutOut 
       30.537    1.309   FF                         syn__755_|LutOut =>                              syn__565_|C 
       31.011    0.474   FF                              syn__565_|C =>                         syn__565_|LutOut 
       31.503    0.492   FF                         syn__565_|LutOut =>                              syn__822_|A E
    Required Time: 1002.015
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
      1002.015   -1.040   R                                     Setup

Setup from tc.im.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 970.684
    Arrival Time:   31.370
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__523_|C 
       25.809    0.474   RF                              syn__523_|C =>                         syn__523_|LutOut 
       26.299    0.490   FF                         syn__523_|LutOut =>                              syn__522_|A 
       26.907    0.608   FR                              syn__522_|A =>                         syn__522_|LutOut 
       28.808    1.901   RR                         syn__522_|LutOut =>                              syn__576_|D 
       28.957    0.149   RR                              syn__576_|D =>                         syn__576_|LutOut 
       31.370    2.413   RR                         syn__576_|LutOut =>                              syn__819_|A E
    Required Time: 1002.054
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
      1002.054   -1.034   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 970.787
    Arrival Time:   31.088
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__743_|C 
       23.770    0.474   RF                              syn__743_|C =>                         syn__743_|LutOut 
       26.208    2.438   FF                         syn__743_|LutOut =>                              syn__584_|A 
       26.816    0.608   FR                              syn__584_|A =>                         syn__584_|LutOut 
       28.751    1.935   RR                         syn__584_|LutOut =>                              syn__709_|C 
       29.225    0.474   RF                              syn__709_|C =>                         syn__709_|LutOut 
       31.088    1.863   FF                         syn__709_|LutOut =>               tc.rfB.ram_inst|DataInA[0] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 970.827
    Arrival Time:   31.116
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__523_|C 
       24.520    0.474   RF                              syn__523_|C =>                         syn__523_|LutOut 
       25.010    0.490   FF                         syn__523_|LutOut =>                              syn__522_|A 
       25.618    0.608   FR                              syn__522_|A =>                         syn__522_|LutOut 
       27.519    1.901   RR                         syn__522_|LutOut =>                              syn__576_|D 
       27.668    0.149   RR                              syn__576_|D =>                         syn__576_|LutOut 
       29.624    1.956   RR                         syn__576_|LutOut =>                              syn__702_|A 
       30.232    0.608   RR                              syn__702_|A =>                         syn__702_|LutOut 
       31.116    0.884   RR                         syn__702_|LutOut =>               tc.rfA.ram_inst|DataInA[2] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 970.895
    Arrival Time:   31.048
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__743_|C 
       23.770    0.474   RF                              syn__743_|C =>                         syn__743_|LutOut 
       26.208    2.438   FF                         syn__743_|LutOut =>                              syn__584_|A 
       26.816    0.608   FR                              syn__584_|A =>                         syn__584_|LutOut 
       28.751    1.935   RR                         syn__584_|LutOut =>                              syn__709_|C 
       29.225    0.474   RF                              syn__709_|C =>                         syn__709_|LutOut 
       31.048    1.823   FF                         syn__709_|LutOut =>               tc.rfA.ram_inst|DataInA[0] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 971.250
    Arrival Time:   30.771
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__515_|B 
       25.583    0.565   RR                              syn__515_|B =>                         syn__515_|LutOut 
       26.121    0.538   RR                         syn__515_|LutOut =>                              syn__514_|B 
       26.686    0.565   RR                              syn__514_|B =>                         syn__514_|LutOut 
       29.665    2.979   RR                         syn__514_|LutOut =>                              syn__757_|B 
       30.230    0.565   RR                              syn__757_|B =>                         syn__757_|LutOut 
       30.771    0.541   RR                         syn__757_|LutOut =>                              syn__821_|A E
    Required Time: 1002.021
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
      1002.021   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 971.436
    Arrival Time:   30.439
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__532_|C 
       22.481    0.474   RF                              syn__532_|C =>                         syn__532_|LutOut 
       22.971    0.490   FF                         syn__532_|LutOut =>                              syn__739_|B 
       23.536    0.565   FR                              syn__739_|B =>                         syn__739_|LutOut 
       25.950    2.414   RR                         syn__739_|LutOut =>                              syn__580_|D 
       26.099    0.149   RR                              syn__580_|D =>                         syn__580_|LutOut 
       28.012    1.913   RR                         syn__580_|LutOut =>                              syn__705_|B 
       28.577    0.565   RR                              syn__705_|B =>                         syn__705_|LutOut 
       30.439    1.862   RR                         syn__705_|LutOut =>               tc.rfB.ram_inst|DataInA[1] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 971.549
    Arrival Time:   30.394
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__532_|C 
       22.481    0.474   RF                              syn__532_|C =>                         syn__532_|LutOut 
       22.971    0.490   FF                         syn__532_|LutOut =>                              syn__739_|B 
       23.536    0.565   FR                              syn__739_|B =>                         syn__739_|LutOut 
       25.950    2.414   RR                         syn__739_|LutOut =>                              syn__580_|D 
       26.099    0.149   RR                              syn__580_|D =>                         syn__580_|LutOut 
       28.012    1.913   RR                         syn__580_|LutOut =>                              syn__705_|B 
       28.577    0.565   RR                              syn__705_|B =>                         syn__705_|LutOut 
       30.394    1.817   RR                         syn__705_|LutOut =>               tc.rfA.ram_inst|DataInA[1] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 971.534
    Arrival Time:   30.341
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__729_|D 
       25.167    0.149   RR                              syn__729_|D =>                         syn__729_|LutOut 
       27.506    2.339   RR                         syn__729_|LutOut =>                              syn__573_|C 
       27.932    0.426   RR                              syn__573_|C =>                         syn__573_|LutOut 
       28.478    0.546   RR                         syn__573_|LutOut =>                              syn__699_|C 
       28.952    0.474   RF                              syn__699_|C =>                         syn__699_|LutOut 
       30.341    1.389   FF                         syn__699_|LutOut =>               tc.rfB.ram_inst|DataInA[3] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 971.642
    Arrival Time:   30.301
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__729_|D 
       25.167    0.149   RR                              syn__729_|D =>                         syn__729_|LutOut 
       27.506    2.339   RR                         syn__729_|LutOut =>                              syn__573_|C 
       27.932    0.426   RR                              syn__573_|C =>                         syn__573_|LutOut 
       28.478    0.546   RR                         syn__573_|LutOut =>                              syn__699_|C 
       28.952    0.474   RF                              syn__699_|C =>                         syn__699_|LutOut 
       30.301    1.349   FF                         syn__699_|LutOut =>               tc.rfA.ram_inst|DataInA[3] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 971.973
    Arrival Time:   30.081
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__523_|C 
       24.520    0.474   RF                              syn__523_|C =>                         syn__523_|LutOut 
       25.010    0.490   FF                         syn__523_|LutOut =>                              syn__522_|A 
       25.618    0.608   FR                              syn__522_|A =>                         syn__522_|LutOut 
       27.519    1.901   RR                         syn__522_|LutOut =>                              syn__576_|D 
       27.668    0.149   RR                              syn__576_|D =>                         syn__576_|LutOut 
       30.081    2.413   RR                         syn__576_|LutOut =>                              syn__819_|A E
    Required Time: 1002.054
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
      1002.054   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 972.076
    Arrival Time:   29.799
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__743_|C 
       22.481    0.474   RF                              syn__743_|C =>                         syn__743_|LutOut 
       24.919    2.438   FF                         syn__743_|LutOut =>                              syn__584_|A 
       25.527    0.608   FR                              syn__584_|A =>                         syn__584_|LutOut 
       27.462    1.935   RR                         syn__584_|LutOut =>                              syn__709_|C 
       27.936    0.474   RF                              syn__709_|C =>                         syn__709_|LutOut 
       29.799    1.863   FF                         syn__709_|LutOut =>               tc.rfB.ram_inst|DataInA[0] E
    Required Time: 1001.875
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.075    1.428   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
      1001.875   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 972.184
    Arrival Time:   29.759
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__743_|C 
       22.481    0.474   RF                              syn__743_|C =>                         syn__743_|LutOut 
       24.919    2.438   FF                         syn__743_|LutOut =>                              syn__584_|A 
       25.527    0.608   FR                              syn__584_|A =>                         syn__584_|LutOut 
       27.462    1.935   RR                         syn__584_|LutOut =>                              syn__709_|C 
       27.936    0.474   RF                              syn__709_|C =>                         syn__709_|LutOut 
       29.759    1.823   FF                         syn__709_|LutOut =>               tc.rfA.ram_inst|DataInA[0] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.143    1.496   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from tc.im.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 972.254
    Arrival Time:   29.761
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       23.904    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       25.335    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       25.761    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       26.307    0.546   RR                         syn__399_|LutOut =>                              syn__729_|D 
       26.456    0.149   RR                              syn__729_|D =>                         syn__729_|LutOut 
       28.795    2.339   RR                         syn__729_|LutOut =>                              syn__573_|C 
       29.269    0.474   RF                              syn__573_|C =>                         syn__573_|LutOut 
       29.761    0.492   FF                         syn__573_|LutOut =>                              syn__820_|A E
    Required Time: 1002.015
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      1002.015   -1.040   R                                     Setup

Setup from tc.im.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 972.712
    Arrival Time:   29.342
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__532_|C 
       23.770    0.474   RF                              syn__532_|C =>                         syn__532_|LutOut 
       24.260    0.490   FF                         syn__532_|LutOut =>                              syn__739_|B 
       24.825    0.565   FR                              syn__739_|B =>                         syn__739_|LutOut 
       27.239    2.414   RR                         syn__739_|LutOut =>                              syn__580_|D 
       27.388    0.149   RR                              syn__580_|D =>                         syn__580_|LutOut 
       29.342    1.954   RR                         syn__580_|LutOut =>                              syn__818_|A E
    Required Time: 1002.054
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
      1002.054   -1.034   R                                     Setup

Setup from tc.im.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 972.811
    Arrival Time:   29.243
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[8] D
        7.602    3.206   RR               tc.im.ram_inst|DataOutB[8] =>                              syn__414_|A 
        8.210    0.608   RR                              syn__414_|A =>                         syn__414_|LutOut 
        9.084    0.874   RR                         syn__414_|LutOut =>                              syn__410_|A 
        9.692    0.608   RR                              syn__410_|A =>                         syn__410_|LutOut 
       11.078    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       11.504    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       12.050    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       12.658    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       13.199    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       13.625    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       14.508    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       14.657    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       15.524    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       16.089    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       16.635    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       17.243    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       17.784    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       18.392    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       20.223    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       20.831    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       21.372    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       21.980    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       23.296    1.316   RR                         syn__401_|LutOut =>                              syn__743_|C 
       23.770    0.474   RF                              syn__743_|C =>                         syn__743_|LutOut 
       26.208    2.438   FF                         syn__743_|LutOut =>                              syn__584_|A 
       26.816    0.608   FR                              syn__584_|A =>                         syn__584_|LutOut 
       29.243    2.427   RR                         syn__584_|LutOut =>                              syn__817_|A E
    Required Time: 1002.054
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      1002.054   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 973.543
    Arrival Time:   28.478
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__400_|A 
       22.615    0.608   RR                              syn__400_|A =>                         syn__400_|LutOut 
       24.046    1.431   RR                         syn__400_|LutOut =>                              syn__399_|C 
       24.472    0.426   RR                              syn__399_|C =>                         syn__399_|LutOut 
       25.018    0.546   RR                         syn__399_|LutOut =>                              syn__729_|D 
       25.167    0.149   RR                              syn__729_|D =>                         syn__729_|LutOut 
       27.506    2.339   RR                         syn__729_|LutOut =>                              syn__573_|C 
       27.932    0.426   RR                              syn__573_|C =>                         syn__573_|LutOut 
       28.478    0.546   RR                         syn__573_|LutOut =>                              syn__820_|A E
    Required Time: 1002.021
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      1002.021   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 974.001
    Arrival Time:   28.053
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__532_|C 
       22.481    0.474   RF                              syn__532_|C =>                         syn__532_|LutOut 
       22.971    0.490   FF                         syn__532_|LutOut =>                              syn__739_|B 
       23.536    0.565   FR                              syn__739_|B =>                         syn__739_|LutOut 
       25.950    2.414   RR                         syn__739_|LutOut =>                              syn__580_|D 
       26.099    0.149   RR                              syn__580_|D =>                         syn__580_|LutOut 
       28.053    1.954   RR                         syn__580_|LutOut =>                              syn__818_|A E
    Required Time: 1002.054
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
      1002.054   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 974.100
    Arrival Time:   27.954
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.137    2.861   RR              tc.rfB.ram_inst|DataOutB[0] =>                              syn__413_|B 
        7.702    0.565   RR                              syn__413_|B =>                         syn__413_|LutOut 
        8.254    0.552   RR                         syn__413_|LutOut =>                              syn__410_|D 
        8.403    0.149   RR                              syn__410_|D =>                         syn__410_|LutOut 
        9.789    1.386   RR                         syn__410_|LutOut =>                              syn__409_|C 
       10.215    0.426   RR                              syn__409_|C =>                         syn__409_|LutOut 
       10.761    0.546   RR                         syn__409_|LutOut =>                              syn__408_|A 
       11.369    0.608   RR                              syn__408_|A =>                         syn__408_|LutOut 
       11.910    0.541   RR                         syn__408_|LutOut =>                              syn__407_|C 
       12.336    0.426   RR                              syn__407_|C =>                         syn__407_|LutOut 
       13.219    0.883   RR                         syn__407_|LutOut =>                              syn__406_|D 
       13.368    0.149   RR                              syn__406_|D =>                         syn__406_|LutOut 
       14.235    0.867   RR                         syn__406_|LutOut =>                              syn__405_|B 
       14.800    0.565   RR                              syn__405_|B =>                         syn__405_|LutOut 
       15.346    0.546   RR                         syn__405_|LutOut =>                              syn__404_|A 
       15.954    0.608   RR                              syn__404_|A =>                         syn__404_|LutOut 
       16.495    0.541   RR                         syn__404_|LutOut =>                              syn__403_|A 
       17.103    0.608   RR                              syn__403_|A =>                         syn__403_|LutOut 
       18.934    1.831   RR                         syn__403_|LutOut =>                              syn__402_|A 
       19.542    0.608   RR                              syn__402_|A =>                         syn__402_|LutOut 
       20.083    0.541   RR                         syn__402_|LutOut =>                              syn__401_|A 
       20.691    0.608   RR                              syn__401_|A =>                         syn__401_|LutOut 
       22.007    1.316   RR                         syn__401_|LutOut =>                              syn__743_|C 
       22.481    0.474   RF                              syn__743_|C =>                         syn__743_|LutOut 
       24.919    2.438   FF                         syn__743_|LutOut =>                              syn__584_|A 
       25.527    0.608   FR                              syn__584_|A =>                         syn__584_|LutOut 
       27.954    2.427   RR                         syn__584_|LutOut =>                              syn__817_|A E
    Required Time: 1002.054
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      1002.054   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to syn__816_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.066
    Arrival Time:   15.444
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[15] D
        7.069    2.793   RR             tc.rfB.ram_inst|DataOutB[15] =>                              syn__369_|C 
        7.543    0.474   RF                              syn__369_|C =>                         syn__369_|LutOut 
        8.891    1.348   FF                         syn__369_|LutOut =>                              syn__368_|A 
        9.499    0.608   FR                              syn__368_|A =>                         syn__368_|LutOut 
       10.873    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.481    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.973    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.538    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.444    0.906   RR                         syn__366_|LutOut =>                              syn__816_|B E
    Required Time: 1001.510
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
      1001.510   -0.993   R                                     Setup

Setup from tc.rfB.ram_inst to syn__814_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.066
    Arrival Time:   15.444
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[15] D
        7.069    2.793   RR             tc.rfB.ram_inst|DataOutB[15] =>                              syn__369_|C 
        7.543    0.474   RF                              syn__369_|C =>                         syn__369_|LutOut 
        8.891    1.348   FF                         syn__369_|LutOut =>                              syn__368_|A 
        9.499    0.608   FR                              syn__368_|A =>                         syn__368_|LutOut 
       10.873    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.481    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.973    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.538    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.444    0.906   RR                         syn__366_|LutOut =>                              syn__814_|B E
    Required Time: 1001.510
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
      1001.510   -0.993   R                                     Setup

Setup from tc.im.ram_inst to syn__816_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.259
    Arrival Time:   15.251
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.334    0.474   RF                              syn__370_|C =>                         syn__370_|LutOut 
        9.157    1.823   FF                         syn__370_|LutOut =>                              syn__368_|D 
        9.306    0.149   FR                              syn__368_|D =>                         syn__368_|LutOut 
       10.680    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.288    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.780    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.345    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.251    0.906   RR                         syn__366_|LutOut =>                              syn__816_|B E
    Required Time: 1001.510
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
      1001.510   -0.993   R                                     Setup

Setup from tc.im.ram_inst to syn__814_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.259
    Arrival Time:   15.251
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.334    0.474   RF                              syn__370_|C =>                         syn__370_|LutOut 
        9.157    1.823   FF                         syn__370_|LutOut =>                              syn__368_|D 
        9.306    0.149   FR                              syn__368_|D =>                         syn__368_|LutOut 
       10.680    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.288    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.780    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.345    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.251    0.906   RR                         syn__366_|LutOut =>                              syn__814_|B E
    Required Time: 1001.510
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
      1001.510   -0.993   R                                     Setup

Setup from tc.rfB.ram_inst to syn__811_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.385
    Arrival Time:   15.084
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[15] D
        7.069    2.793   RR             tc.rfB.ram_inst|DataOutB[15] =>                              syn__369_|C 
        7.543    0.474   RF                              syn__369_|C =>                         syn__369_|LutOut 
        8.891    1.348   FF                         syn__369_|LutOut =>                              syn__368_|A 
        9.499    0.608   FR                              syn__368_|A =>                         syn__368_|LutOut 
       10.873    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.481    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.973    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.538    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.084    0.546   RR                         syn__366_|LutOut =>                              syn__811_|A E
    Required Time: 1001.469
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
      1001.469   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to syn__810_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.385
    Arrival Time:   15.084
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[15] D
        7.069    2.793   RR             tc.rfB.ram_inst|DataOutB[15] =>                              syn__369_|C 
        7.543    0.474   RF                              syn__369_|C =>                         syn__369_|LutOut 
        8.891    1.348   FF                         syn__369_|LutOut =>                              syn__368_|A 
        9.499    0.608   FR                              syn__368_|A =>                         syn__368_|LutOut 
       10.873    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.481    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.973    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.538    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.084    0.546   RR                         syn__366_|LutOut =>                              syn__810_|A E
    Required Time: 1001.469
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
      1001.469   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to syn__809_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.385
    Arrival Time:   15.084
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[15] D
        7.069    2.793   RR             tc.rfB.ram_inst|DataOutB[15] =>                              syn__369_|C 
        7.543    0.474   RF                              syn__369_|C =>                         syn__369_|LutOut 
        8.891    1.348   FF                         syn__369_|LutOut =>                              syn__368_|A 
        9.499    0.608   FR                              syn__368_|A =>                         syn__368_|LutOut 
       10.873    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.481    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.973    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.538    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.084    0.546   RR                         syn__366_|LutOut =>                              syn__809_|A E
    Required Time: 1001.469
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
      1001.469   -1.034   R                                     Setup

Setup from tc.rfB.ram_inst to syn__815_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.482
    Arrival Time:   15.444
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[15] D
        7.069    2.793   RR             tc.rfB.ram_inst|DataOutB[15] =>                              syn__369_|C 
        7.543    0.474   RF                              syn__369_|C =>                         syn__369_|LutOut 
        8.891    1.348   FF                         syn__369_|LutOut =>                              syn__368_|A 
        9.499    0.608   FR                              syn__368_|A =>                         syn__368_|LutOut 
       10.873    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.481    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.973    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.538    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.444    0.906   RR                         syn__366_|LutOut =>                              syn__815_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.rfB.ram_inst to syn__813_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.482
    Arrival Time:   15.444
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[15] D
        7.069    2.793   RR             tc.rfB.ram_inst|DataOutB[15] =>                              syn__369_|C 
        7.543    0.474   RF                              syn__369_|C =>                         syn__369_|LutOut 
        8.891    1.348   FF                         syn__369_|LutOut =>                              syn__368_|A 
        9.499    0.608   FR                              syn__368_|A =>                         syn__368_|LutOut 
       10.873    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.481    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.973    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.538    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.444    0.906   RR                         syn__366_|LutOut =>                              syn__813_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.rfB.ram_inst to syn__812_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.482
    Arrival Time:   15.444
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[15] D
        7.069    2.793   RR             tc.rfB.ram_inst|DataOutB[15] =>                              syn__369_|C 
        7.543    0.474   RF                              syn__369_|C =>                         syn__369_|LutOut 
        8.891    1.348   FF                         syn__369_|LutOut =>                              syn__368_|A 
        9.499    0.608   FR                              syn__368_|A =>                         syn__368_|LutOut 
       10.873    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.481    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.973    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.538    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.444    0.906   RR                         syn__366_|LutOut =>                              syn__812_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.im.ram_inst to syn__811_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.578
    Arrival Time:   14.891
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.334    0.474   RF                              syn__370_|C =>                         syn__370_|LutOut 
        9.157    1.823   FF                         syn__370_|LutOut =>                              syn__368_|D 
        9.306    0.149   FR                              syn__368_|D =>                         syn__368_|LutOut 
       10.680    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.288    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.780    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.345    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       14.891    0.546   RR                         syn__366_|LutOut =>                              syn__811_|A E
    Required Time: 1001.469
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
      1001.469   -1.034   R                                     Setup

Setup from tc.im.ram_inst to syn__810_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.578
    Arrival Time:   14.891
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.334    0.474   RF                              syn__370_|C =>                         syn__370_|LutOut 
        9.157    1.823   FF                         syn__370_|LutOut =>                              syn__368_|D 
        9.306    0.149   FR                              syn__368_|D =>                         syn__368_|LutOut 
       10.680    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.288    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.780    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.345    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       14.891    0.546   RR                         syn__366_|LutOut =>                              syn__810_|A E
    Required Time: 1001.469
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
      1001.469   -1.034   R                                     Setup

Setup from tc.im.ram_inst to syn__809_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.578
    Arrival Time:   14.891
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.334    0.474   RF                              syn__370_|C =>                         syn__370_|LutOut 
        9.157    1.823   FF                         syn__370_|LutOut =>                              syn__368_|D 
        9.306    0.149   FR                              syn__368_|D =>                         syn__368_|LutOut 
       10.680    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.288    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.780    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.345    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       14.891    0.546   RR                         syn__366_|LutOut =>                              syn__809_|A E
    Required Time: 1001.469
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
      1001.469   -1.034   R                                     Setup

Setup from tc.im.ram_inst to syn__812_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.675
    Arrival Time:   15.251
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.334    0.474   RF                              syn__370_|C =>                         syn__370_|LutOut 
        9.157    1.823   FF                         syn__370_|LutOut =>                              syn__368_|D 
        9.306    0.149   FR                              syn__368_|D =>                         syn__368_|LutOut 
       10.680    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.288    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.780    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.345    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.251    0.906   RR                         syn__366_|LutOut =>                              syn__812_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.im.ram_inst to syn__813_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.675
    Arrival Time:   15.251
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.334    0.474   RF                              syn__370_|C =>                         syn__370_|LutOut 
        9.157    1.823   FF                         syn__370_|LutOut =>                              syn__368_|D 
        9.306    0.149   FR                              syn__368_|D =>                         syn__368_|LutOut 
       10.680    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.288    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.780    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.345    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.251    0.906   RR                         syn__366_|LutOut =>                              syn__813_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.im.ram_inst to syn__815_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 986.675
    Arrival Time:   15.251
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.334    0.474   RF                              syn__370_|C =>                         syn__370_|LutOut 
        9.157    1.823   FF                         syn__370_|LutOut =>                              syn__368_|D 
        9.306    0.149   FR                              syn__368_|D =>                         syn__368_|LutOut 
       10.680    1.374   RR                         syn__368_|LutOut =>                              syn__367_|A 
       11.288    0.608   RR                              syn__367_|A =>                         syn__367_|LutOut 
       13.780    2.492   RR                         syn__367_|LutOut =>                              syn__366_|B 
       14.345    0.565   RR                              syn__366_|B =>                         syn__366_|LutOut 
       15.251    0.906   RR                         syn__366_|LutOut =>                              syn__815_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 991.446
    Arrival Time:   10.558
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.286    0.426   RR                              syn__370_|C =>                         syn__370_|LutOut 
        8.158    0.872   RR                         syn__370_|LutOut =>                              syn__713_|D 
        8.307    0.149   RR                              syn__713_|D =>                         syn__713_|LutOut 
       10.558    2.251   RR                         syn__713_|LutOut =>                    tc.im.ram_inst|WeRenA E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 992.214
    Arrival Time:    9.809
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.860    2.464   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.286    0.426   RR                              syn__370_|C =>                         syn__370_|LutOut 
        7.827    0.541   RR                         syn__370_|LutOut =>                              syn__712_|D 
        7.976    0.149   RR                              syn__712_|D =>                         syn__712_|LutOut 
        9.809    1.833   RR                         syn__712_|LutOut =>                    tc.dm.ram_inst|WeRenA E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.349
    Arrival Time:    7.674
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        7.674    3.341   RR             tc.rfA.ram_inst|DataOutB[14] =>               tc.dm.ram_inst|DataInA[14] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to syn__812_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.357
    Arrival Time:    7.112
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[3] D
        7.112    2.779   RR              tc.rfA.ram_inst|DataOutB[3] =>                              syn__812_|A E
    Required Time: 1001.469
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
      1001.469   -1.034   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.433
    Arrival Time:  507.416
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.396    2.200   RR                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[14] D
      507.416    3.020   RR              tc.im.ram_inst|DataOutB[14] =>              tc.rfB.ram_inst|AddressB[4] E
    Required Time: 1501.849
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      1501.849   -0.200   F                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.457
    Arrival Time:  507.392
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.396    2.200   RR                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[13] D
      507.392    2.996   RR              tc.im.ram_inst|DataOutB[13] =>              tc.rfB.ram_inst|AddressB[3] E
    Required Time: 1501.849
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      1501.849   -0.200   F                                     Setup

Setup from tc.im.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.505
    Arrival Time:    7.552
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        5.817    1.421   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__627_|C 
        6.291    0.474   RF                              syn__627_|C =>                         syn__627_|LutOut 
        7.552    1.261   FF                         syn__627_|LutOut =>                              syn__821_|B E
    Required Time: 1002.057
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
      1002.057   -0.998   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.716
    Arrival Time:    7.307
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[2] D
        7.307    2.974   RR              tc.rfA.ram_inst|DataOutB[2] =>                tc.dm.ram_inst|DataInA[2] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to syn__814_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.740
    Arrival Time:    7.186
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[5] D
        7.186    2.853   RR              tc.rfA.ram_inst|DataOutB[5] =>                              syn__814_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.780
    Arrival Time:    7.243
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[6] D
        7.243    2.967   RR              tc.rfB.ram_inst|DataOutB[6] =>               tc.dm.ram_inst|AddressA[6] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to syn__813_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.781
    Arrival Time:    6.729
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[4] D
        6.729    2.396   RR              tc.rfA.ram_inst|DataOutB[4] =>                              syn__813_|B E
    Required Time: 1001.510
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
      1001.510   -0.993   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.837
    Arrival Time:    7.167
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        7.167    2.834   RR             tc.rfA.ram_inst|DataOutB[14] =>               tc.im.ram_inst|DataInA[14] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.830
    Arrival Time:    7.174
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.174    2.898   RR              tc.rfB.ram_inst|DataOutB[0] =>               tc.im.ram_inst|AddressA[0] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.im.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.869
    Arrival Time:    7.642
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        5.817    1.421   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__627_|C 
        6.243    0.426   RR                              syn__627_|C =>                         syn__627_|LutOut 
        7.642    1.399   RR                         syn__627_|LutOut =>                              syn__819_|D E
    Required Time: 1002.511
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
      1002.511   -0.577   R                                     Setup

Setup from tc.im.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.869
    Arrival Time:    7.642
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        5.817    1.421   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__627_|C 
        6.243    0.426   RR                              syn__627_|C =>                         syn__627_|LutOut 
        7.642    1.399   RR                         syn__627_|LutOut =>                              syn__817_|D E
    Required Time: 1002.511
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      1002.511   -0.577   R                                     Setup

Setup from tc.im.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 994.869
    Arrival Time:    7.642
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        5.817    1.421   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__627_|C 
        6.243    0.426   RR                              syn__627_|C =>                         syn__627_|LutOut 
        7.642    1.399   RR                         syn__627_|LutOut =>                              syn__818_|D E
    Required Time: 1002.511
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
      1002.511   -0.577   R                                     Setup

Setup from tc.rfA.ram_inst to syn__816_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.101
    Arrival Time:    6.825
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[7] D
        6.825    2.492   RR              tc.rfA.ram_inst|DataOutB[7] =>                              syn__816_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.188
    Arrival Time:    6.816
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[2] D
        6.816    2.483   RR              tc.rfA.ram_inst|DataOutB[2] =>                tc.im.ram_inst|DataInA[2] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.202
    Arrival Time:  506.766
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[3] D
      506.766    2.490   RR              tc.rfB.ram_inst|DataOutB[3] =>               tc.dm.ram_inst|AddressB[3] E
    Required Time: 1501.968
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      1501.968   -0.200   F                                     Setup

Setup from tc.rfA.ram_inst to syn__815_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.202
    Arrival Time:    6.308
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[6] D
        6.308    1.975   RR              tc.rfA.ram_inst|DataOutB[6] =>                              syn__815_|B E
    Required Time: 1001.510
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
      1001.510   -0.993   R                                     Setup

Setup from tc.rfA.ram_inst to syn__811_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.190
    Arrival Time:    6.736
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[2] D
        6.736    2.403   RR              tc.rfA.ram_inst|DataOutB[2] =>                              syn__811_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.rfA.ram_inst to syn__810_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.204
    Arrival Time:    6.722
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[1] D
        6.722    2.389   RR              tc.rfA.ram_inst|DataOutB[1] =>                              syn__810_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.254
    Arrival Time:    6.750
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[2] D
        6.750    2.474   RR              tc.rfB.ram_inst|DataOutB[2] =>               tc.im.ram_inst|AddressA[2] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.216
    Arrival Time:  506.752
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[1] D
      506.752    2.476   RR              tc.rfB.ram_inst|DataOutB[1] =>               tc.dm.ram_inst|AddressB[1] E
    Required Time: 1501.968
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      1501.968   -0.200   F                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.233
    Arrival Time:    6.790
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[2] D
        6.790    2.514   RR              tc.rfB.ram_inst|DataOutB[2] =>               tc.dm.ram_inst|AddressA[2] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.254
    Arrival Time:    6.750
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[3] D
        6.750    2.474   RR              tc.rfB.ram_inst|DataOutB[3] =>               tc.im.ram_inst|AddressA[3] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.228
    Arrival Time:    6.776
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[6] D
        6.776    2.500   RR              tc.rfB.ram_inst|DataOutB[6] =>               tc.im.ram_inst|AddressA[6] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.300
    Arrival Time:    6.723
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[3] D
        6.723    2.447   RR              tc.rfB.ram_inst|DataOutB[3] =>               tc.dm.ram_inst|AddressA[3] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.im.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.351
    Arrival Time:    7.122
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        5.817    1.421   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__627_|C 
        6.291    0.474   RF                              syn__627_|C =>                         syn__627_|LutOut 
        7.122    0.831   FF                         syn__627_|LutOut =>                              syn__820_|D E
    Required Time: 1002.473
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      1002.473   -0.582   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.360
    Arrival Time:  506.489
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.396    2.200   RR                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[12] D
      506.489    2.093   RR              tc.im.ram_inst|DataOutB[12] =>              tc.rfB.ram_inst|AddressB[2] E
    Required Time: 1501.849
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      1501.849   -0.200   F                                     Setup

Setup from tc.im.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.348
    Arrival Time:    6.803
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        5.817    1.421   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__627_|C 
        6.243    0.426   RR                              syn__627_|C =>                         syn__627_|LutOut 
        6.803    0.560   RR                         syn__627_|LutOut =>                              syn__822_|C E
    Required Time: 1002.151
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
      1002.151   -0.904   R                                     Setup

Setup from tc.im.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.348
    Arrival Time:    6.803
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.396    2.200   RR                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        5.817    1.421   RR               tc.im.ram_inst|DataOutB[2] =>                              syn__627_|C 
        6.243    0.426   RR                              syn__627_|C =>                         syn__627_|LutOut 
        6.803    0.560   RR                         syn__627_|LutOut =>                              syn__823_|C E
    Required Time: 1002.151
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
      1002.151   -0.904   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.475
    Arrival Time:    6.529
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[0] D
        6.529    2.196   RR              tc.rfA.ram_inst|DataOutB[0] =>                tc.im.ram_inst|DataInA[0] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.578
    Arrival Time:    6.445
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[5] D
        6.445    2.112   RR              tc.rfA.ram_inst|DataOutB[5] =>                tc.dm.ram_inst|DataInA[5] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.609
    Arrival Time:    6.414
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[4] D
        6.414    2.081   RR              tc.rfA.ram_inst|DataOutB[4] =>                tc.dm.ram_inst|DataInA[4] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.580
    Arrival Time:    6.443
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[0] D
        6.443    2.110   RR              tc.rfA.ram_inst|DataOutB[0] =>                tc.dm.ram_inst|DataInA[0] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.580
    Arrival Time:    6.443
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[12] D
        6.443    2.110   RR             tc.rfA.ram_inst|DataOutB[12] =>               tc.dm.ram_inst|DataInA[12] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.619
    Arrival Time:    6.385
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[9] D
        6.385    2.052   RR              tc.rfA.ram_inst|DataOutB[9] =>                tc.im.ram_inst|DataInA[9] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.578
    Arrival Time:    6.426
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[16] D
        6.426    2.093   RR             tc.rfA.ram_inst|DataOutB[16] =>               tc.im.ram_inst|DataInA[16] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.581
    Arrival Time:    6.442
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[16] D
        6.442    2.109   RR             tc.rfA.ram_inst|DataOutB[16] =>               tc.dm.ram_inst|DataInA[16] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to syn__809_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.611
    Arrival Time:    6.315
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[0] D
        6.315    1.982   RR              tc.rfA.ram_inst|DataOutB[0] =>                              syn__809_|D E
    Required Time: 1001.926
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
      1001.926   -0.577   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.597
    Arrival Time:    6.426
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[7] D
        6.426    2.093   RR              tc.rfA.ram_inst|DataOutB[7] =>                tc.dm.ram_inst|DataInA[7] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.619
    Arrival Time:    6.385
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[11] D
        6.385    2.052   RR             tc.rfA.ram_inst|DataOutB[11] =>               tc.im.ram_inst|DataInA[11] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.597
    Arrival Time:    6.426
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[9] D
        6.426    2.093   RR              tc.rfA.ram_inst|DataOutB[9] =>                tc.dm.ram_inst|DataInA[9] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.597
    Arrival Time:    6.426
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[11] D
        6.426    2.093   RR             tc.rfA.ram_inst|DataOutB[11] =>               tc.dm.ram_inst|DataInA[11] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.718
    Arrival Time:    6.286
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[1] D
        6.286    2.010   RR              tc.rfB.ram_inst|DataOutB[1] =>               tc.im.ram_inst|AddressA[1] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.697
    Arrival Time:    6.326
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[1] D
        6.326    2.050   RR              tc.rfB.ram_inst|DataOutB[1] =>               tc.dm.ram_inst|AddressA[1] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.920
    Arrival Time:  505.929
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.396    2.200   RR                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[11] D
      505.929    1.533   RR              tc.im.ram_inst|DataOutB[11] =>              tc.rfB.ram_inst|AddressB[1] E
    Required Time: 1501.849
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      1501.849   -0.200   F                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.920
    Arrival Time:  505.929
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.396    2.200   RR                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[16] D
      505.929    1.533   RR              tc.im.ram_inst|DataOutB[16] =>              tc.rfB.ram_inst|AddressB[6] E
    Required Time: 1501.849
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      1501.849   -0.200   F                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.908
    Arrival Time:  505.941
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.396    2.200   RR                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[15] D
      505.941    1.545   RR              tc.im.ram_inst|DataOutB[15] =>              tc.rfB.ram_inst|AddressB[5] E
    Required Time: 1501.849
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      1501.849   -0.200   F                                     Setup

Setup from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 995.920
    Arrival Time:  505.929
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.396    2.200   RR                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[10] D
      505.929    1.533   RR              tc.im.ram_inst|DataOutB[10] =>              tc.rfB.ram_inst|AddressB[0] E
    Required Time: 1501.849
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      1501.849   -0.200   F                                     Setup

Setup from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.049
    Arrival Time:  505.884
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.396    2.200   RR                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[17] D
      505.884    1.488   RR              tc.im.ram_inst|DataOutB[17] =>              tc.rfA.ram_inst|AddressB[0] E
    Required Time: 1501.933
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      1501.933   -0.200   F                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.063
    Arrival Time:    5.941
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[5] D
        5.941    1.608   RR              tc.rfA.ram_inst|DataOutB[5] =>                tc.im.ram_inst|DataInA[5] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.080
    Arrival Time:    5.924
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[4] D
        5.924    1.591   RR              tc.rfA.ram_inst|DataOutB[4] =>                tc.im.ram_inst|DataInA[4] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.080
    Arrival Time:    5.924
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[13] D
        5.924    1.591   RR             tc.rfA.ram_inst|DataOutB[13] =>               tc.im.ram_inst|DataInA[13] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.069
    Arrival Time:    5.935
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[12] D
        5.935    1.602   RR             tc.rfA.ram_inst|DataOutB[12] =>               tc.im.ram_inst|DataInA[12] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.080
    Arrival Time:    5.924
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[7] D
        5.924    1.591   RR              tc.rfA.ram_inst|DataOutB[7] =>                tc.im.ram_inst|DataInA[7] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.106
    Arrival Time:  505.862
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
      505.862    1.586   RR              tc.rfB.ram_inst|DataOutB[0] =>               tc.dm.ram_inst|AddressB[0] E
    Required Time: 1501.968
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      1501.968   -0.200   F                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.100
    Arrival Time:  505.868
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[4] D
      505.868    1.592   RR              tc.rfB.ram_inst|DataOutB[4] =>               tc.dm.ram_inst|AddressB[4] E
    Required Time: 1501.968
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      1501.968   -0.200   F                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.118
    Arrival Time:  505.850
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[6] D
      505.850    1.574   RR              tc.rfB.ram_inst|DataOutB[6] =>               tc.dm.ram_inst|AddressB[6] E
    Required Time: 1501.968
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      1501.968   -0.200   F                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.118
    Arrival Time:  505.850
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[2] D
      505.850    1.574   RR              tc.rfB.ram_inst|DataOutB[2] =>               tc.dm.ram_inst|AddressB[2] E
    Required Time: 1501.968
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      1501.968   -0.200   F                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.080
    Arrival Time:    5.924
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[10] D
        5.924    1.591   RR             tc.rfA.ram_inst|DataOutB[10] =>               tc.im.ram_inst|DataInA[10] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.080
    Arrival Time:    5.924
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[15] D
        5.924    1.591   RR             tc.rfA.ram_inst|DataOutB[15] =>               tc.im.ram_inst|DataInA[15] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.073
    Arrival Time:  505.895
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[5] D
      505.895    1.619   RR              tc.rfB.ram_inst|DataOutB[5] =>               tc.dm.ram_inst|AddressB[5] E
    Required Time: 1501.968
      1500.000  1500.000   F                          Latch Clock Edge
      Latch Clock Path:
      1500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      1500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      1502.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      1501.968   -0.200   F                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.171
    Arrival Time:    5.833
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[1] D
        5.833    1.500   RR              tc.rfA.ram_inst|DataOutB[1] =>                tc.im.ram_inst|DataInA[1] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.128
    Arrival Time:    5.895
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[5] D
        5.895    1.619   RR              tc.rfB.ram_inst|DataOutB[5] =>               tc.dm.ram_inst|AddressA[5] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.176
    Arrival Time:    5.828
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[4] D
        5.828    1.552   RR              tc.rfB.ram_inst|DataOutB[4] =>               tc.im.ram_inst|AddressA[4] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.157
    Arrival Time:    5.866
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[10] D
        5.866    1.533   RR             tc.rfA.ram_inst|DataOutB[10] =>               tc.dm.ram_inst|DataInA[10] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.164
    Arrival Time:    5.840
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[6] D
        5.840    1.507   RR              tc.rfA.ram_inst|DataOutB[6] =>                tc.im.ram_inst|DataInA[6] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.145
    Arrival Time:    5.878
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[8] D
        5.878    1.545   RR              tc.rfA.ram_inst|DataOutB[8] =>                tc.dm.ram_inst|DataInA[8] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.157
    Arrival Time:    5.866
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[13] D
        5.866    1.533   RR             tc.rfA.ram_inst|DataOutB[13] =>               tc.dm.ram_inst|DataInA[13] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.145
    Arrival Time:    5.878
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[17] D
        5.878    1.545   RR             tc.rfA.ram_inst|DataOutB[17] =>               tc.dm.ram_inst|DataInA[17] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.161
    Arrival Time:    5.862
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        5.862    1.586   RR              tc.rfB.ram_inst|DataOutB[0] =>               tc.dm.ram_inst|AddressA[0] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.171
    Arrival Time:    5.833
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[17] D
        5.833    1.500   RR             tc.rfA.ram_inst|DataOutB[17] =>               tc.im.ram_inst|DataInA[17] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.171
    Arrival Time:    5.833
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[8] D
        5.833    1.500   RR              tc.rfA.ram_inst|DataOutB[8] =>                tc.im.ram_inst|DataInA[8] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.171
    Arrival Time:    5.833
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[3] D
        5.833    1.500   RR              tc.rfA.ram_inst|DataOutB[3] =>                tc.im.ram_inst|DataInA[3] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.157
    Arrival Time:    5.866
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[15] D
        5.866    1.533   RR             tc.rfA.ram_inst|DataOutB[15] =>               tc.dm.ram_inst|DataInA[15] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.155
    Arrival Time:    5.868
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[4] D
        5.868    1.592   RR              tc.rfB.ram_inst|DataOutB[4] =>               tc.dm.ram_inst|AddressA[4] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.125
    Arrival Time:    5.879
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.276    2.200   FR                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[5] D
        5.879    1.603   RR              tc.rfB.ram_inst|DataOutB[5] =>               tc.im.ram_inst|AddressA[5] E
    Required Time: 1002.004
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
      1002.004   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.138
    Arrival Time:    5.885
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[6] D
        5.885    1.552   RR              tc.rfA.ram_inst|DataOutB[6] =>                tc.dm.ram_inst|DataInA[6] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.145
    Arrival Time:    5.878
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[3] D
        5.878    1.545   RR              tc.rfA.ram_inst|DataOutB[3] =>                tc.dm.ram_inst|DataInA[3] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 996.145
    Arrival Time:    5.878
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FR                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[1] D
        5.878    1.545   RR              tc.rfA.ram_inst|DataOutB[1] =>                tc.dm.ram_inst|DataInA[1] E
    Required Time: 1002.023
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
      1002.023   -0.200   R                                     Setup

Setup from syn__816_ to syn__816_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.804
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
      Data Path:
        2.804    0.293   RR                            syn__816_|Clk =>                              syn__816_|Q D
        2.804    0.000   RR                              syn__816_|Q =>                            syn__816_|Qin E
    Required Time: 1001.582
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
      1001.574   -0.929   R                                     Setup
      1001.582    0.008                               Clock Variation

Setup from syn__811_ to syn__811_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.804
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
      Data Path:
        2.804    0.293   RR                            syn__811_|Clk =>                              syn__811_|Q D
        2.804    0.000   RR                              syn__811_|Q =>                            syn__811_|Qin E
    Required Time: 1001.582
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
      1001.574   -0.929   R                                     Setup
      1001.582    0.008                               Clock Variation

Setup from syn__814_ to syn__814_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.804
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
      Data Path:
        2.804    0.293   RR                            syn__814_|Clk =>                              syn__814_|Q D
        2.804    0.000   RR                              syn__814_|Q =>                            syn__814_|Qin E
    Required Time: 1001.582
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
      1001.574   -0.929   R                                     Setup
      1001.582    0.008                               Clock Variation

Setup from syn__821_ to syn__821_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    3.356
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
      Data Path:
        3.356    0.293   RR                            syn__821_|Clk =>                              syn__821_|Q D
        3.356    0.000   RR                              syn__821_|Q =>                            syn__821_|Qin E
    Required Time: 1002.134
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
      1002.126   -0.929   R                                     Setup
      1002.134    0.008                               Clock Variation

Setup from syn__820_ to syn__820_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    3.356
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      Data Path:
        3.356    0.293   RR                            syn__820_|Clk =>                              syn__820_|Q D
        3.356    0.000   RR                              syn__820_|Q =>                            syn__820_|Qin E
    Required Time: 1002.134
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
      1002.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
      1003.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      1002.126   -0.929   R                                     Setup
      1002.134    0.008                               Clock Variation

Setup from syn__819_ to syn__819_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    3.389
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
      Data Path:
        3.389    0.293   RR                            syn__819_|Clk =>                              syn__819_|Q D
        3.389    0.000   RR                              syn__819_|Q =>                            syn__819_|Qin E
    Required Time: 1002.167
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
      1002.159   -0.929   R                                     Setup
      1002.167    0.008                               Clock Variation

Setup from syn__809_ to syn__809_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.804
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
      Data Path:
        2.804    0.293   RR                            syn__809_|Clk =>                              syn__809_|Q D
        2.804    0.000   RR                              syn__809_|Q =>                            syn__809_|Qin E
    Required Time: 1001.582
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
      1001.574   -0.929   R                                     Setup
      1001.582    0.008                               Clock Variation

Setup from syn__812_ to syn__812_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.804
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
      Data Path:
        2.804    0.293   RR                            syn__812_|Clk =>                              syn__812_|Q D
        2.804    0.000   RR                              syn__812_|Q =>                            syn__812_|Qin E
    Required Time: 1001.582
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
      1001.574   -0.929   R                                     Setup
      1001.582    0.008                               Clock Variation

Setup from syn__815_ to syn__815_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.804
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
      Data Path:
        2.804    0.293   RR                            syn__815_|Clk =>                              syn__815_|Q D
        2.804    0.000   RR                              syn__815_|Q =>                            syn__815_|Qin E
    Required Time: 1001.582
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
      1001.574   -0.929   R                                     Setup
      1001.582    0.008                               Clock Variation

Setup from syn__810_ to syn__810_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.804
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
      Data Path:
        2.804    0.293   RR                            syn__810_|Clk =>                              syn__810_|Q D
        2.804    0.000   RR                              syn__810_|Q =>                            syn__810_|Qin E
    Required Time: 1001.582
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
      1001.574   -0.929   R                                     Setup
      1001.582    0.008                               Clock Variation

Setup from syn__818_ to syn__818_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    3.389
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
      Data Path:
        3.389    0.293   RR                            syn__818_|Clk =>                              syn__818_|Q D
        3.389    0.000   RR                              syn__818_|Q =>                            syn__818_|Qin E
    Required Time: 1002.167
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
      1002.159   -0.929   R                                     Setup
      1002.167    0.008                               Clock Variation

Setup from syn__813_ to syn__813_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.804
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
      Data Path:
        2.804    0.293   RR                            syn__813_|Clk =>                              syn__813_|Q D
        2.804    0.000   RR                              syn__813_|Q =>                            syn__813_|Qin E
    Required Time: 1001.582
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
      1001.574   -0.929   R                                     Setup
      1001.582    0.008                               Clock Variation

Setup from syn__817_ to syn__817_, clock Internal_generated_clock_Top|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    3.389
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.389    0.293   RR                            syn__817_|Clk =>                              syn__817_|Q D
        3.389    0.000   RR                              syn__817_|Q =>                            syn__817_|Qin E
    Required Time: 1002.167
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      1000.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      1002.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
      1002.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
      1003.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      1002.159   -0.929   R                                     Setup
      1002.167    0.008                               Clock Variation

