{"children":[{"children":[{"data":[624,1115,0,0,69],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[13.5215,9.68271,0,0,0],"name":"Function overhead","type":"resource"},{"data":[7,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth","type":"brief"}],"name":"Coalesced Variables: \n - 'i' (covariance.cpp:39)\n - 'j' (covariance.cpp:41)","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 128 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"128b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'c' (covariance.cpp:42)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (covariance.cpp:27)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (covariance.cpp:33)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (covariance.cpp:39)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (covariance.cpp:25)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (covariance.cpp:41)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k' (covariance.cpp:43)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'm' (covariance.cpp:26)","type":"resource"},{"data":[0,0,8,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 16384 bytes, stall-free, 4 reads and 1 write. ","type":"text"},{"text":"For each bank, 4 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"}],"Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"16384 bytes","Memory Usage":"8 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"4","Requested size":"4096 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n4096B requested,\n16384B implemented.","type":"brief"}],"name":"covariance.cpp:12 (data_local)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 0 reads and 1 write. ","Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"4096 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n4096B requested,\n4096B implemented.","type":"brief"}],"name":"covariance.cpp:13 (cov_local)","type":"resource"},{"children":[{"count":9,"data":[384,1393,0,0,40],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[19,33,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.wg.limiter.enter","type":"resource"}],"data":[404,1426,0,0,40],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"10"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":10}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:10","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[37,27,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"48"}]],"name":"Store","type":"resource"}],"data":[37,27,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":48}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:48","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"43"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"43"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"43"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"43"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":43}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:43","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"45"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"45"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"45"}]],"name":"Load","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"45"}]],"name":"1-bit Or","type":"resource"}],"data":[117,83,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":45}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:45","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"59"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":59}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:59","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"25"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":25}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"27"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"27"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"27"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"27"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":27}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:27","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"29"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"29"}]],"name":"Load","type":"resource"}],"data":[58,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":29}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:29","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"35"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"35"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"35"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"35"}]],"name":"Store","type":"resource"}],"data":[93,65,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":35}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:35","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"33"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"33"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"33"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"33"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":33}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:33","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"40"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":40}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:40","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":"41"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/covariance/covariance.cpp","line":41}]],"name":"/home/dirren/IntelHLS/covariance/covariance.cpp:41","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1474.5215,3109.68271,10,1.5,109],"debug":[[{"filename":"covariance.cpp","line":12}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"covariance","total_kernel_resources":[1474.52,3109.68,10,1.5,109],"total_percent":[0.560394,0.427786,0.181999,0.368596,0.131752],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[1474.5215,3109.68271,10,1.5,109],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[1475,3110,10,2,109],"total_percent":[0.560394,0.427786,0.181999,0.368596,0.131752],"type":"module"}