<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>3.333</TargetClockPeriod>
  <AchievedClockPeriod>2.887</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>2.887</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>2.887</CP_SYNTH>
  <CP_TARGET>3.333</CP_TARGET>
  <SLACK_FINAL>0.446</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>0.446</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>0.446</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>0.446</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>27</BRAM>
    <CLB>0</CLB>
    <DSP>106</DSP>
    <FF>56291</FF>
    <LATCH>0</LATCH>
    <LUT>47912</LUT>
    <SRL>3259</SRL>
    <URAM>2</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>5376</BRAM>
    <CLB>0</CLB>
    <DSP>12288</DSP>
    <FF>3456000</FF>
    <LUT>1728000</LUT>
    <URAM>1280</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="dut" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="20">covMatrix_U dmul_64ns_64ns_64_8_max_dsp_1_U350 dmul_64ns_64ns_64_8_max_dsp_1_U351 dsqrt_64ns_64ns_64_30_no_dsp_0_U346 dsqrt_64ns_64ns_64_30_no_dsp_0_U347 dsqrt_64ns_64ns_64_30_no_dsp_0_U348 grp_aveImpl_double_15_80_1_2_16_s_fu_197 grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207 grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216 grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253 grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236 grp_implement_fu_225 mul_32ns_32ns_64_2_1_U349 mul_32ns_34ns_65_2_1_U352 pca_m_pcVals_0_U pca_m_pcVals_1_U pca_m_pcVecs_3_U pca_m_pcVecs_4_U pca_m_pcVecs_U standarisedData_U</SubModules>
    <Resources BRAM="27" DSP="106" FF="56291" LUT="47912" LUTRAM="1698" LogicLUT="42955" RAMB18="1" RAMB36="13" SRL="3259" URAM="2"/>
    <LocalResources FF="542" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="inst/covMatrix_U" BINDMODULE="dut_standarisedData_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_standarisedData_RAM_AUTO_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/dmul_64ns_64ns_64_8_max_dsp_1_U350" BINDMODULE="dut_dmul_64ns_64ns_64_8_max_dsp_1" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_dmul_64ns_64ns_64_8_max_dsp_1">
    <Resources DSP="8" FF="330" LUT="171" LogicLUT="153" SRL="18"/>
    <LocalResources FF="128" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/dmul_64ns_64ns_64_8_max_dsp_1_U351" BINDMODULE="dut_dmul_64ns_64ns_64_8_max_dsp_1" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_dmul_64ns_64ns_64_8_max_dsp_1">
    <Resources DSP="8" FF="330" LUT="170" LogicLUT="152" SRL="18"/>
    <LocalResources FF="128"/>
  </RtlModule>
  <RtlModule CELL="inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U346" BINDMODULE="dut_dsqrt_64ns_64ns_64_30_no_dsp_0" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_dsqrt_64ns_64ns_64_30_no_dsp_0">
    <Resources FF="1803" LUT="1714" LogicLUT="1658" SRL="56"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U347" BINDMODULE="dut_dsqrt_64ns_64ns_64_30_no_dsp_0" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_dsqrt_64ns_64ns_64_30_no_dsp_0">
    <Resources FF="1803" LUT="1714" LogicLUT="1658" SRL="56"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/dsqrt_64ns_64ns_64_30_no_dsp_0_U348" BINDMODULE="dut_dsqrt_64ns_64ns_64_30_no_dsp_0" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_dsqrt_64ns_64ns_64_30_no_dsp_0">
    <Resources FF="1803" LUT="1714" LogicLUT="1658" SRL="56"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_aveImpl_double_15_80_1_2_16_s">
    <SubModules count="9">dadd_64ns_64ns_64_8_full_dsp_1_U24 dadddsub_64ns_64ns_64_8_full_dsp_1_U23 ddiv_64ns_64ns_64_31_no_dsp_1_U25 grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389 sitodp_32ns_64_5_no_dsp_1_U26 values_1_U values_U</SubModules>
    <Resources DSP="6" FF="9246" LUT="7584" LUTRAM="256" LogicLUT="7071" SRL="257"/>
    <LocalResources FF="3399" LUT="127" LogicLUT="127"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/dadd_64ns_64ns_64_8_full_dsp_1_U24" BINDMODULE="dut_dadd_64ns_64ns_64_8_full_dsp_1" DEPTH="2" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_dadd_64ns_64ns_64_8_full_dsp_1">
    <Resources DSP="3" FF="627" LUT="1415" LogicLUT="1400" SRL="15"/>
    <LocalResources FF="128" LUT="771" LogicLUT="771"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/dadddsub_64ns_64ns_64_8_full_dsp_1_U23" BINDMODULE="dut_dadddsub_64ns_64ns_64_8_full_dsp_1" DEPTH="2" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_dadddsub_64ns_64ns_64_8_full_dsp_1">
    <Resources DSP="3" FF="628" LUT="1362" LogicLUT="1347" SRL="15"/>
    <LocalResources FF="129" LUT="717" LogicLUT="717"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/ddiv_64ns_64ns_64_31_no_dsp_1_U25" BINDMODULE="dut_ddiv_64ns_64ns_64_31_no_dsp_1" DEPTH="2" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_ddiv_64ns_64ns_64_31_no_dsp_1">
    <Resources FF="3091" LUT="3189" LogicLUT="3122" SRL="67"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368" DEPTH="2" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="21" LogicLUT="21"/>
    <LocalResources FF="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376" DEPTH="2" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="689" LUT="567" LogicLUT="427" SRL="140"/>
    <LocalResources FF="687" LUT="479" LogicLUT="339" SRL="140"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="88" LogicLUT="88"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389" DEPTH="2" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="317" LUT="440" LogicLUT="421" SRL="19"/>
    <LocalResources FF="315" LUT="350" LogicLUT="331" SRL="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/sitodp_32ns_64_5_no_dsp_1_U26" BINDMODULE="dut_sitodp_32ns_64_5_no_dsp_1" DEPTH="2" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_sitodp_32ns_64_5_no_dsp_1">
    <Resources FF="232" LUT="202" LogicLUT="201" SRL="1"/>
    <LocalResources FF="97" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/values_1_U" BINDMODULE="dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W" DEPTH="2" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W">
    <Resources FF="128" LUT="133" LUTRAM="128" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_aveImpl_double_15_80_1_2_16_s_fu_197/values_U" BINDMODULE="dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W" DEPTH="2" FILE_NAME="dut_aveImpl_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W">
    <Resources FF="128" LUT="128" LUTRAM="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_covCoreWrapper_double_15_80_1_2_16_s">
    <SubModules count="7">cols_c_U covCorePart1_double_15_80_1_2_16_U0 covCorePart2_double_15_2_16_U0 rows_c_U start_for_covCorePart2_double_15_2_16_U0_U values2Strm_1_U values2Strm_U</SubModules>
    <Resources DSP="25" FF="14264" LUT="10406" LUTRAM="160" LogicLUT="8791" SRL="1455"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/cols_c_U" BINDMODULE="dut_fifo_w32_d2_S" DEPTH="2" FILE_NAME="dut_covCoreWrapper_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_fifo_w32_d2_S">
    <Resources FF="69" LUT="38" LogicLUT="38"/>
    <LocalResources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart1_double_15_80_1_2_16_U0" DEPTH="2" FILE_NAME="dut_covCoreWrapper_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_covCorePart1_double_15_80_1_2_16_s">
    <SubModules count="3">grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153 values2_1_U values2_U</SubModules>
    <Resources DSP="11" FF="2432" LUT="1677" LUTRAM="80" LogicLUT="1422" SRL="175"/>
    <LocalResources FF="276" LUT="127" LogicLUT="127"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153" DEPTH="3" FILE_NAME="dut_covCorePart1_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2">
    <SubModules count="3">dadd_64ns_64ns_64_8_full_dsp_1_U37 dmul_64ns_64ns_64_8_max_dsp_1_U38 flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources DSP="11" FF="2028" LUT="1470" LogicLUT="1295" SRL="175"/>
    <LocalResources FF="940" LUT="325" LogicLUT="183" SRL="142"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dadd_64ns_64ns_64_8_full_dsp_1_U37" BINDMODULE="dut_dadd_64ns_64ns_64_8_full_dsp_1" DEPTH="4" FILE_NAME="dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.v" ORIG_REF_NAME="dut_dadd_64ns_64ns_64_8_full_dsp_1">
    <Resources DSP="3" FF="692" LUT="750" LogicLUT="735" SRL="15"/>
    <LocalResources FF="193" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/dmul_64ns_64ns_64_8_max_dsp_1_U38" BINDMODULE="dut_dmul_64ns_64ns_64_8_max_dsp_1" DEPTH="4" FILE_NAME="dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.v" ORIG_REF_NAME="dut_dmul_64ns_64ns_64_8_max_dsp_1">
    <Resources DSP="8" FF="394" LUT="270" LogicLUT="252" SRL="18"/>
    <LocalResources FF="192" LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart1_double_15_80_1_2_16_U0/grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="125" LogicLUT="125"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart1_double_15_80_1_2_16_U0/values2_1_U" BINDMODULE="dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W" DEPTH="3" FILE_NAME="dut_covCorePart1_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W">
    <Resources FF="64" LUT="40" LUTRAM="40"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart1_double_15_80_1_2_16_U0/values2_U" BINDMODULE="dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W" DEPTH="3" FILE_NAME="dut_covCorePart1_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W">
    <Resources FF="64" LUT="40" LUTRAM="40"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart2_double_15_2_16_U0" DEPTH="2" FILE_NAME="dut_covCoreWrapper_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_covCorePart2_double_15_2_16_s">
    <SubModules count="3">ddiv_64ns_64ns_64_31_no_dsp_1_U72 grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80 sitodp_32ns_64_5_no_dsp_1_U73</SubModules>
    <Resources DSP="14" FF="11512" LUT="8509" LogicLUT="7229" SRL="1280"/>
    <LocalResources FF="365" LUT="42" LogicLUT="42"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart2_double_15_2_16_U0/ddiv_64ns_64ns_64_31_no_dsp_1_U72" BINDMODULE="dut_ddiv_64ns_64ns_64_31_no_dsp_1" DEPTH="3" FILE_NAME="dut_covCorePart2_double_15_2_16_s.v" ORIG_REF_NAME="dut_ddiv_64ns_64ns_64_31_no_dsp_1">
    <Resources FF="3091" LUT="3189" LogicLUT="3122" SRL="67"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80" DEPTH="3" FILE_NAME="dut_covCorePart2_double_15_2_16_s.v" ORIG_REF_NAME="dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2">
    <SubModules count="4">dadd_64ns_64ns_64_8_full_dsp_1_U61 dadd_64ns_64ns_64_8_full_dsp_1_U62 dmul_64ns_64ns_64_8_max_dsp_1_U63 flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources DSP="14" FF="7889" LUT="5109" LogicLUT="3897" SRL="1212"/>
    <LocalResources FF="6109" LUT="1752" LogicLUT="588" SRL="1164"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/dadd_64ns_64ns_64_8_full_dsp_1_U61" BINDMODULE="dut_dadd_64ns_64ns_64_8_full_dsp_1" DEPTH="4" FILE_NAME="dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.v" ORIG_REF_NAME="dut_dadd_64ns_64ns_64_8_full_dsp_1">
    <Resources DSP="3" FF="691" LUT="1540" LogicLUT="1525" SRL="15"/>
    <LocalResources FF="192" LUT="888" LogicLUT="888"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/dadd_64ns_64ns_64_8_full_dsp_1_U62" BINDMODULE="dut_dadd_64ns_64ns_64_8_full_dsp_1" DEPTH="4" FILE_NAME="dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.v" ORIG_REF_NAME="dut_dadd_64ns_64ns_64_8_full_dsp_1">
    <Resources DSP="3" FF="692" LUT="1553" LogicLUT="1538" SRL="15"/>
    <LocalResources FF="193" LUT="901" LogicLUT="901"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/dmul_64ns_64ns_64_8_max_dsp_1_U63" BINDMODULE="dut_dmul_64ns_64ns_64_8_max_dsp_1" DEPTH="4" FILE_NAME="dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.v" ORIG_REF_NAME="dut_dmul_64ns_64ns_64_8_max_dsp_1">
    <Resources DSP="8" FF="395" LUT="239" LogicLUT="221" SRL="18"/>
    <LocalResources FF="193" LUT="65" LogicLUT="65"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart2_double_15_2_16_U0/grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="25" LogicLUT="25"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/covCorePart2_double_15_2_16_U0/sitodp_32ns_64_5_no_dsp_1_U73" BINDMODULE="dut_sitodp_32ns_64_5_no_dsp_1" DEPTH="3" FILE_NAME="dut_covCorePart2_double_15_2_16_s.v" ORIG_REF_NAME="dut_sitodp_32ns_64_5_no_dsp_1">
    <Resources FF="167" LUT="169" LogicLUT="168" SRL="1"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/rows_c_U" BINDMODULE="dut_fifo_w32_d2_S" DEPTH="2" FILE_NAME="dut_covCoreWrapper_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_fifo_w32_d2_S">
    <Resources FF="69" LUT="38" LogicLUT="38"/>
    <LocalResources FF="5" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/start_for_covCorePart2_double_15_2_16_U0_U" BINDMODULE="dut_start_for_covCorePart2_double_15_2_16_U0" DEPTH="2" FILE_NAME="dut_covCoreWrapper_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_start_for_covCorePart2_double_15_2_16_U0">
    <Resources FF="4" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/values2Strm_1_U" BINDMODULE="dut_fifo_w64_d32_A" DEPTH="2" FILE_NAME="dut_covCoreWrapper_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_fifo_w64_d32_A">
    <Resources FF="89" LUT="70" LUTRAM="40" LogicLUT="30"/>
    <LocalResources FF="25" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207/values2Strm_U" BINDMODULE="dut_fifo_w64_d32_A" DEPTH="2" FILE_NAME="dut_covCoreWrapper_double_15_80_1_2_16_s.v" ORIG_REF_NAME="dut_fifo_w64_d32_A">
    <Resources FF="89" LUT="71" LUTRAM="40" LogicLUT="31"/>
    <LocalResources FF="25" LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_8s_8s_8ns_8_4_1_U88</SubModules>
    <Resources DSP="1" FF="136" LUT="93" LogicLUT="93"/>
    <LocalResources FF="134" LUT="86" LogicLUT="86"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216/mac_muladd_8s_8s_8ns_8_4_1_U88" BINDMODULE="dut_mac_muladd_8s_8s_8ns_8_4_1" DEPTH="2" FILE_NAME="dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.v" ORIG_REF_NAME="dut_mac_muladd_8s_8s_8ns_8_4_1">
    <Resources DSP="1" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_dut_Pipeline_VITIS_LOOP_321_1">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U mul_32ns_34ns_65_2_1_U337 mul_32ns_34ns_65_2_1_U338</SubModules>
    <Resources DSP="8" FF="127" LUT="214" LogicLUT="209" SRL="5"/>
    <LocalResources FF="88" LUT="6" LogicLUT="1" SRL="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dut_dut_Pipeline_VITIS_LOOP_321_1.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="3" LUT="164" LogicLUT="164"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U337" BINDMODULE="dut_mul_32ns_34ns_65_2_1" DEPTH="2" FILE_NAME="dut_dut_Pipeline_VITIS_LOOP_321_1.v" ORIG_REF_NAME="dut_mul_32ns_34ns_65_2_1">
    <Resources DSP="4" FF="18" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253/mul_32ns_34ns_65_2_1_U338" BINDMODULE="dut_mul_32ns_34ns_65_2_1" DEPTH="2" FILE_NAME="dut_dut_Pipeline_VITIS_LOOP_321_1.v" ORIG_REF_NAME="dut_mul_32ns_34ns_65_2_1">
    <Resources DSP="4" FF="18" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U sparsemux_7_2_64_1_1_U324 urem_32ns_3ns_2_36_1_U323</SubModules>
    <Resources FF="877" LUT="970" LogicLUT="918" SRL="52"/>
    <LocalResources FF="376" LUT="77" LogicLUT="56" SRL="21"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/sparsemux_7_2_64_1_1_U324" BINDMODULE="dut_sparsemux_7_2_64_1_1" DEPTH="2" FILE_NAME="dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.v" ORIG_REF_NAME="dut_sparsemux_7_2_64_1_1">
    <Resources LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/urem_32ns_3ns_2_36_1_U323" BINDMODULE="dut_urem_32ns_3ns_2_36_1" DEPTH="2" FILE_NAME="dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.v" ORIG_REF_NAME="dut_urem_32ns_3ns_2_36_1">
    <Resources FF="499" LUT="818" LogicLUT="787" SRL="31"/>
    <LocalResources FF="2" LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_implement">
    <SubModules count="23">dSortedBuf_U dataA_2D_U dataU_2D_U dcmp_64ns_64ns_1_2_no_dsp_1_U304 eigVals_U eigVecs_U grp_gesvdj_2D_double_16_1_16_s_fu_284 grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271 grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291 grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318 grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312 grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339 grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324 grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301 grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353 grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364 iSortedBuf_U pcVecsNorm_1_U pcVecsNorm_2_U pcVecsNorm_U pcVecs_1_U pcVecs_2_U pcVecs_U</SubModules>
    <Resources BRAM="11" DSP="42" FF="24722" LUT="22801" LUTRAM="1026" LogicLUT="20489" RAMB18="1" RAMB36="5" SRL="1286" URAM="2"/>
    <LocalResources FF="683" LUT="95" LogicLUT="95"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/dSortedBuf_U" BINDMODULE="dut_implement_dSortedBuf_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_dSortedBuf_RAM_AUTO_1R1W">
    <Resources BRAM="4" LUT="66" LogicLUT="66" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/dataA_2D_U" BINDMODULE="dut_implement_dataA_2D_RAM_T2P_URAM_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_dataA_2D_RAM_T2P_URAM_1R1W">
    <Resources URAM="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/dataU_2D_U" BINDMODULE="dut_implement_dataA_2D_RAM_T2P_URAM_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_dataA_2D_RAM_T2P_URAM_1R1W">
    <Resources LUT="128" LogicLUT="128" URAM="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/dcmp_64ns_64ns_1_2_no_dsp_1_U304" BINDMODULE="dut_dcmp_64ns_64ns_1_2_no_dsp_1" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_dcmp_64ns_64ns_1_2_no_dsp_1">
    <Resources FF="130" LUT="88" LogicLUT="88"/>
    <LocalResources FF="130" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/eigVals_U" BINDMODULE="dut_implement_eigVals_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_eigVals_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/eigVecs_U" BINDMODULE="dut_implement_eigVecs_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_eigVecs_RAM_AUTO_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_gesvdj_2D_double_16_1_16_s">
    <SubModules count="2">grp_Jacobi_svd_double_16_1_16_s_fu_85 sitodp_32ns_64_5_no_dsp_1_U232</SubModules>
    <Resources BRAM="4" DSP="40" FF="21451" LUT="19261" LUTRAM="576" LogicLUT="17695" RAMB36="2" SRL="990"/>
    <LocalResources FF="54" LUT="37" LogicLUT="28" SRL="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85" DEPTH="3" FILE_NAME="dut_gesvdj_2D_double_16_1_16_s.v" ORIG_REF_NAME="dut_Jacobi_svd_double_16_1_16_s">
    <SubModules count="8">Order_U grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328 grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348 grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320 grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336 grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313 grp_funcDataflow_double_16_1_16_8_fu_390 tmpOrder_U</SubModules>
    <Resources BRAM="4" DSP="40" FF="21199" LUT="19055" LUTRAM="576" LogicLUT="17498" RAMB36="2" SRL="981"/>
    <LocalResources FF="1352" LUT="205" LogicLUT="205"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/Order_U" BINDMODULE="dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W" DEPTH="4" FILE_NAME="dut_Jacobi_svd_double_16_1_16_s.v" ORIG_REF_NAME="dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" LUT="20" LogicLUT="20" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328" DEPTH="4" FILE_NAME="dut_Jacobi_svd_double_16_1_16_s.v" ORIG_REF_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="70" LUT="135" LogicLUT="135"/>
    <LocalResources FF="68" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="101" LogicLUT="101"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348" DEPTH="4" FILE_NAME="dut_Jacobi_svd_double_16_1_16_s.v" ORIG_REF_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U grp_jacobi_rotation_2x2_double_16_s_fu_484</SubModules>
    <Resources DSP="24" FF="14595" LUT="14088" LogicLUT="13212" SRL="876"/>
    <LocalResources FF="1392" LUT="322" LogicLUT="307" SRL="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="11" LUT="74" LogicLUT="74"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484" DEPTH="5" FILE_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.v" ORIG_REF_NAME="dut_jacobi_rotation_2x2_double_16_s">
    <SubModules count="18">dadd_64ns_64ns_64_6_no_dsp_0_U121 dadd_64ns_64ns_64_6_no_dsp_0_U122 dcmp_64ns_64ns_1_2_no_dsp_1_U128 dcmp_64ns_64ns_1_2_no_dsp_1_U129 dcmp_64ns_64ns_1_2_no_dsp_1_U130 dcmp_64ns_64ns_1_2_no_dsp_1_U131 dcmp_64ns_64ns_1_2_no_dsp_1_U132 dcmp_64ns_64ns_1_2_no_dsp_1_U133 dcmp_64ns_64ns_1_2_no_dsp_1_U134 ddiv_64ns_64ns_64_31_no_dsp_1_U127 dmul_64ns_64ns_64_8_max_dsp_1_U124 dmul_64ns_64ns_64_8_max_dsp_1_U125 dmul_64ns_64ns_64_8_max_dsp_1_U126 dsqrt_64ns_64ns_64_30_no_dsp_0_U135 dsqrt_64ns_64ns_64_30_no_dsp_0_U136 dsqrt_64ns_64ns_64_30_no_dsp_0_U137 dsub_64ns_64ns_64_6_no_dsp_0_U120 dsub_64ns_64ns_64_6_no_dsp_0_U123</SubModules>
    <Resources DSP="24" FF="13192" LUT="13692" LogicLUT="12831" SRL="861"/>
    <LocalResources FF="1139" LUT="1552" LogicLUT="1028" SRL="524"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dadd_64ns_64ns_64_6_no_dsp_0_U121" BINDMODULE="dut_dadd_64ns_64ns_64_6_no_dsp_0" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dadd_64ns_64ns_64_6_no_dsp_0">
    <Resources FF="494" LUT="678" LogicLUT="666" SRL="12"/>
    <LocalResources FF="140"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dadd_64ns_64ns_64_6_no_dsp_0_U122" BINDMODULE="dut_dadd_64ns_64ns_64_6_no_dsp_0" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dadd_64ns_64ns_64_6_no_dsp_0">
    <Resources FF="546" LUT="678" LogicLUT="666" SRL="12"/>
    <LocalResources FF="192"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dcmp_64ns_64ns_1_2_no_dsp_1_U128" BINDMODULE="dut_dcmp_64ns_64ns_1_2_no_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dcmp_64ns_64ns_1_2_no_dsp_1">
    <Resources FF="65" LUT="54" LogicLUT="54"/>
    <LocalResources FF="65" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dcmp_64ns_64ns_1_2_no_dsp_1_U129" BINDMODULE="dut_dcmp_64ns_64ns_1_2_no_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dcmp_64ns_64ns_1_2_no_dsp_1">
    <Resources FF="65" LUT="55" LogicLUT="55"/>
    <LocalResources FF="65" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dcmp_64ns_64ns_1_2_no_dsp_1_U130" BINDMODULE="dut_dcmp_64ns_64ns_1_2_no_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dcmp_64ns_64ns_1_2_no_dsp_1">
    <Resources FF="65" LUT="66" LogicLUT="66"/>
    <LocalResources FF="65" LUT="27" LogicLUT="27"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dcmp_64ns_64ns_1_2_no_dsp_1_U131" BINDMODULE="dut_dcmp_64ns_64ns_1_2_no_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dcmp_64ns_64ns_1_2_no_dsp_1">
    <Resources FF="1" LUT="48" LogicLUT="48"/>
    <LocalResources FF="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dcmp_64ns_64ns_1_2_no_dsp_1_U132" BINDMODULE="dut_dcmp_64ns_64ns_1_2_no_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dcmp_64ns_64ns_1_2_no_dsp_1">
    <Resources FF="1" LUT="49" LogicLUT="49"/>
    <LocalResources FF="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dcmp_64ns_64ns_1_2_no_dsp_1_U133" BINDMODULE="dut_dcmp_64ns_64ns_1_2_no_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dcmp_64ns_64ns_1_2_no_dsp_1">
    <Resources FF="1" LUT="70" LogicLUT="70"/>
    <LocalResources FF="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dcmp_64ns_64ns_1_2_no_dsp_1_U134" BINDMODULE="dut_dcmp_64ns_64ns_1_2_no_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dcmp_64ns_64ns_1_2_no_dsp_1">
    <Resources FF="1" LUT="70" LogicLUT="70"/>
    <LocalResources FF="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/ddiv_64ns_64ns_64_31_no_dsp_1_U127" BINDMODULE="dut_ddiv_64ns_64ns_64_31_no_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_ddiv_64ns_64ns_64_31_no_dsp_1">
    <Resources FF="3220" LUT="3261" LogicLUT="3194" SRL="67"/>
    <LocalResources FF="193"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dmul_64ns_64ns_64_8_max_dsp_1_U124" BINDMODULE="dut_dmul_64ns_64ns_64_8_max_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dmul_64ns_64ns_64_8_max_dsp_1">
    <Resources DSP="8" FF="329" LUT="209" LogicLUT="191" SRL="18"/>
    <LocalResources FF="128" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dmul_64ns_64ns_64_8_max_dsp_1_U125" BINDMODULE="dut_dmul_64ns_64ns_64_8_max_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dmul_64ns_64ns_64_8_max_dsp_1">
    <Resources DSP="8" FF="329" LUT="185" LogicLUT="167" SRL="18"/>
    <LocalResources FF="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dmul_64ns_64ns_64_8_max_dsp_1_U126" BINDMODULE="dut_dmul_64ns_64ns_64_8_max_dsp_1" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dmul_64ns_64ns_64_8_max_dsp_1">
    <Resources DSP="8" FF="393" LUT="206" LogicLUT="188" SRL="18"/>
    <LocalResources FF="191"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dsqrt_64ns_64ns_64_30_no_dsp_0_U135" BINDMODULE="dut_dsqrt_64ns_64ns_64_30_no_dsp_0" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dsqrt_64ns_64ns_64_30_no_dsp_0">
    <Resources FF="1843" LUT="1745" LogicLUT="1689" SRL="56"/>
    <LocalResources FF="104"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dsqrt_64ns_64ns_64_30_no_dsp_0_U136" BINDMODULE="dut_dsqrt_64ns_64ns_64_30_no_dsp_0" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dsqrt_64ns_64ns_64_30_no_dsp_0">
    <Resources FF="1844" LUT="1745" LogicLUT="1689" SRL="56"/>
    <LocalResources FF="105"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dsqrt_64ns_64ns_64_30_no_dsp_0_U137" BINDMODULE="dut_dsqrt_64ns_64ns_64_30_no_dsp_0" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dsqrt_64ns_64ns_64_30_no_dsp_0">
    <Resources FF="1868" LUT="1745" LogicLUT="1689" SRL="56"/>
    <LocalResources FF="129"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dsub_64ns_64ns_64_6_no_dsp_0_U120" BINDMODULE="dut_dsub_64ns_64ns_64_6_no_dsp_0" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dsub_64ns_64ns_64_6_no_dsp_0">
    <Resources FF="547" LUT="678" LogicLUT="666" SRL="12"/>
    <LocalResources FF="193"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348/grp_jacobi_rotation_2x2_double_16_s_fu_484/dsub_64ns_64ns_64_6_no_dsp_0_U123" BINDMODULE="dut_dsub_64ns_64ns_64_6_no_dsp_0" DEPTH="6" FILE_NAME="dut_jacobi_rotation_2x2_double_16_s.v" ORIG_REF_NAME="dut_dsub_64ns_64ns_64_6_no_dsp_0">
    <Resources FF="441" LUT="598" LogicLUT="586" SRL="12"/>
    <LocalResources FF="88"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320" DEPTH="4" FILE_NAME="dut_Jacobi_svd_double_16_1_16_s.v" ORIG_REF_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="80" LUT="31" LogicLUT="31"/>
    <LocalResources FF="78" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336" DEPTH="4" FILE_NAME="dut_Jacobi_svd_double_16_1_16_s.v" ORIG_REF_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="90" LUT="176" LogicLUT="173" SRL="3"/>
    <LocalResources FF="88" LUT="161" LogicLUT="158" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313" DEPTH="4" FILE_NAME="dut_Jacobi_svd_double_16_1_16_s.v" ORIG_REF_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="33" LUT="106" LogicLUT="106"/>
    <LocalResources FF="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="106" LogicLUT="106"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390" DEPTH="4" FILE_NAME="dut_Jacobi_svd_double_16_1_16_s.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8">
    <SubModules count="13">Order1_1_U Order1_2_U Order1_U grp_unrollCol_double_16_1_16_10_fu_412 grp_unrollRow_double_16_1_16_9_fu_401 m_c_right1_1_U m_c_right1_2_U m_c_right1_U m_s_right1_1_U m_s_right1_2_U m_s_right1_U sparsemux_17_3_64_1_1_U196 sparsemux_17_3_64_1_1_U197</SubModules>
    <Resources DSP="16" FF="4979" LUT="4224" LUTRAM="576" LogicLUT="3546" SRL="102"/>
    <LocalResources FF="49" LUT="26" LogicLUT="26"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/Order1_1_U" BINDMODULE="dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="171" LUTRAM="64" LogicLUT="107"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/Order1_2_U" BINDMODULE="dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="111" LUTRAM="64" LogicLUT="47"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/Order1_U" BINDMODULE="dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="79" LUTRAM="64" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_unrollCol_double_16_1_16_10">
    <SubModules count="2">dadd_64ns_64ns_64_6_no_dsp_0_U188 flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="1837" LUT="1647" LogicLUT="1619" SRL="28"/>
    <LocalResources FF="1353" LUT="721" LogicLUT="705" SRL="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/dadd_64ns_64ns_64_6_no_dsp_0_U188" BINDMODULE="dut_dadd_64ns_64ns_64_6_no_dsp_0" DEPTH="6" FILE_NAME="dut_unrollCol_double_16_1_16_10.v" ORIG_REF_NAME="dut_dadd_64ns_64ns_64_6_no_dsp_0">
    <Resources FF="482" LUT="897" LogicLUT="885" SRL="12"/>
    <LocalResources FF="128" LUT="256" LogicLUT="256"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="6" FILE_NAME="dut_unrollCol_double_16_1_16_10.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_unrollRow_double_16_1_16_9">
    <SubModules count="4">dadd_64ns_64ns_64_6_no_dsp_0_U180 dmul_64ns_64ns_64_8_max_dsp_1_U181 dmul_64ns_64ns_64_8_max_dsp_1_U182 flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources DSP="16" FF="2517" LUT="1738" LogicLUT="1664" SRL="74"/>
    <LocalResources FF="1373" LUT="216" LogicLUT="190" SRL="26"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/dadd_64ns_64ns_64_6_no_dsp_0_U180" BINDMODULE="dut_dadd_64ns_64ns_64_6_no_dsp_0" DEPTH="6" FILE_NAME="dut_unrollRow_double_16_1_16_9.v" ORIG_REF_NAME="dut_dadd_64ns_64ns_64_6_no_dsp_0">
    <Resources FF="482" LUT="897" LogicLUT="885" SRL="12"/>
    <LocalResources FF="128" LUT="256" LogicLUT="256"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/dmul_64ns_64ns_64_8_max_dsp_1_U181" BINDMODULE="dut_dmul_64ns_64ns_64_8_max_dsp_1" DEPTH="6" FILE_NAME="dut_unrollRow_double_16_1_16_9.v" ORIG_REF_NAME="dut_dmul_64ns_64ns_64_8_max_dsp_1">
    <Resources DSP="8" FF="330" LUT="301" LogicLUT="283" SRL="18"/>
    <LocalResources FF="128" LUT="128" LogicLUT="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/dmul_64ns_64ns_64_8_max_dsp_1_U182" BINDMODULE="dut_dmul_64ns_64ns_64_8_max_dsp_1" DEPTH="6" FILE_NAME="dut_unrollRow_double_16_1_16_9.v" ORIG_REF_NAME="dut_dmul_64ns_64ns_64_8_max_dsp_1">
    <Resources DSP="8" FF="330" LUT="302" LogicLUT="284" SRL="18"/>
    <LocalResources FF="128" LUT="129" LogicLUT="129"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="6" FILE_NAME="dut_unrollRow_double_16_1_16_9.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_1_U" BINDMODULE="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="96" LUTRAM="64" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_2_U" BINDMODULE="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_c_right1_U" BINDMODULE="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_s_right1_1_U" BINDMODULE="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="96" LUTRAM="64" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_s_right1_2_U" BINDMODULE="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="66" LUTRAM="64" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/m_s_right1_U" BINDMODULE="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="66" LUTRAM="64" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/sparsemux_17_3_64_1_1_U196" BINDMODULE="dut_sparsemux_17_3_64_1_1" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_sparsemux_17_3_64_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/sparsemux_17_3_64_1_1_U197" BINDMODULE="dut_sparsemux_17_3_64_1_1" DEPTH="5" FILE_NAME="dut_funcDataflow_double_16_1_16_8.v" ORIG_REF_NAME="dut_sparsemux_17_3_64_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/grp_Jacobi_svd_double_16_1_16_s_fu_85/tmpOrder_U" BINDMODULE="dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W" DEPTH="4" FILE_NAME="dut_Jacobi_svd_double_16_1_16_s.v" ORIG_REF_NAME="dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" LUT="70" LogicLUT="70" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_gesvdj_2D_double_16_1_16_s_fu_284/sitodp_32ns_64_5_no_dsp_1_U232" BINDMODULE="dut_sitodp_32ns_64_5_no_dsp_1" DEPTH="3" FILE_NAME="dut_gesvdj_2D_double_16_1_16_s.v" ORIG_REF_NAME="dut_sitodp_32ns_64_5_no_dsp_1">
    <Resources FF="198" LUT="169" LogicLUT="169"/>
    <LocalResources FF="64" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mul_8s_5ns_8_1_1_U95</SubModules>
    <Resources FF="63" LUT="153" LogicLUT="134" SRL="19"/>
    <LocalResources FF="61" LUT="119" LogicLUT="100" SRL="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271/mul_8s_5ns_8_1_1_U95" BINDMODULE="dut_mul_8s_5ns_8_1_1" DEPTH="3" FILE_NAME="dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.v" ORIG_REF_NAME="dut_mul_8s_5ns_8_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_8s_5ns_5ns_8_4_1_U239</SubModules>
    <Resources DSP="1" FF="114" LUT="93" LogicLUT="91" SRL="2"/>
    <LocalResources FF="112" LUT="47" LogicLUT="45" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="46" LogicLUT="46"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291/mac_muladd_8s_5ns_5ns_8_4_1_U239" BINDMODULE="dut_mac_muladd_8s_5ns_5ns_8_4_1" DEPTH="3" FILE_NAME="dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.v" ORIG_REF_NAME="dut_mac_muladd_8s_5ns_5ns_8_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_Pipeline_NSort_shift_buf_Loop12">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="15" LogicLUT="15"/>
    <LocalResources FF="5" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_implement_Pipeline_NSort_shift_buf_Loop12.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_Pipeline_NSort_shift_buf_Loop">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="12" LogicLUT="12"/>
    <LocalResources FF="5" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_implement_Pipeline_NSort_shift_buf_Loop.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U signFlip_U urem_32ns_3ns_2_36_1_U276</SubModules>
    <Resources FF="916" LUT="1199" LUTRAM="2" LogicLUT="967" SRL="230"/>
    <LocalResources FF="414" LUT="403" LogicLUT="204" SRL="199"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/signFlip_U" BINDMODULE="dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb" DEPTH="3" FILE_NAME="dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v" ORIG_REF_NAME="dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb">
    <Resources FF="1" LUT="4" LUTRAM="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/urem_32ns_3ns_2_36_1_U276" BINDMODULE="dut_urem_32ns_3ns_2_36_1" DEPTH="3" FILE_NAME="dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v" ORIG_REF_NAME="dut_urem_32ns_3ns_2_36_1">
    <Resources FF="499" LUT="789" LogicLUT="758" SRL="31"/>
    <LocalResources FF="2" LUT="65" LogicLUT="65"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1">
    <SubModules count="4">flow_control_loop_pipe_sequential_init_U mac_muladd_8s_8s_8ns_8_4_1_U261 sparsemux_7_2_8_1_1_U260 urem_32ns_3ns_2_36_1_U259</SubModules>
    <Resources DSP="1" FF="700" LUT="944" LogicLUT="899" SRL="45"/>
    <LocalResources FF="199" LUT="190" LogicLUT="176" SRL="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324/mac_muladd_8s_8s_8ns_8_4_1_U261" BINDMODULE="dut_mac_muladd_8s_8s_8ns_8_4_1" DEPTH="3" FILE_NAME="dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v" ORIG_REF_NAME="dut_mac_muladd_8s_8s_8ns_8_4_1">
    <Resources DSP="1" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324/sparsemux_7_2_8_1_1_U260" BINDMODULE="dut_sparsemux_7_2_8_1_1" DEPTH="3" FILE_NAME="dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v" ORIG_REF_NAME="dut_sparsemux_7_2_8_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324/urem_32ns_3ns_2_36_1_U259" BINDMODULE="dut_urem_32ns_3ns_2_36_1" DEPTH="3" FILE_NAME="dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v" ORIG_REF_NAME="dut_urem_32ns_3ns_2_36_1">
    <Resources FF="499" LUT="738" LogicLUT="707" SRL="31"/>
    <LocalResources FF="2" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_Pipeline_VITIS_LOOP_125_1">
    <Resources FF="86" LUT="87" LogicLUT="87"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_Pipeline_VITIS_LOOP_238_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="4" LUT="77" LogicLUT="77"/>
    <LocalResources FF="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_implement_Pipeline_VITIS_LOOP_238_2.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="77" LogicLUT="77"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_Pipeline_VITIS_LOOP_244_4">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U sparsemux_7_2_64_1_1_U296</SubModules>
    <Resources FF="113" LUT="126" LogicLUT="126"/>
    <LocalResources FF="111" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dut_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="dut_implement_Pipeline_VITIS_LOOP_244_4.v" ORIG_REF_NAME="dut_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364/sparsemux_7_2_64_1_1_U296" BINDMODULE="dut_sparsemux_7_2_64_1_1" DEPTH="3" FILE_NAME="dut_implement_Pipeline_VITIS_LOOP_244_4.v" ORIG_REF_NAME="dut_sparsemux_7_2_64_1_1">
    <Resources LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/iSortedBuf_U" BINDMODULE="dut_implement_iSortedBuf_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_iSortedBuf_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/pcVecsNorm_1_U" BINDMODULE="dut_implement_eigVals_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_eigVals_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/pcVecsNorm_2_U" BINDMODULE="dut_implement_eigVals_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_eigVals_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/pcVecsNorm_U" BINDMODULE="dut_implement_eigVals_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_eigVals_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/pcVecs_1_U" BINDMODULE="dut_implement_eigVals_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_eigVals_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/pcVecs_2_U" BINDMODULE="dut_implement_eigVals_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_eigVals_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_implement_fu_225/pcVecs_U" BINDMODULE="dut_implement_eigVals_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="dut_implement.v" ORIG_REF_NAME="dut_implement_eigVals_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_32ns_32ns_64_2_1_U349" BINDMODULE="dut_mul_32ns_32ns_64_2_1" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_mul_32ns_32ns_64_2_1">
    <Resources DSP="4" FF="34" LUT="47" LogicLUT="47"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_32ns_34ns_65_2_1_U352" BINDMODULE="dut_mul_32ns_34ns_65_2_1" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_mul_32ns_34ns_65_2_1">
    <Resources DSP="4" FF="18" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/pca_m_pcVals_0_U" BINDMODULE="dut_pca_m_pcVals_0_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_pca_m_pcVals_0_RAM_AUTO_1R1W">
    <Resources FF="128" LUT="128" LUTRAM="128"/>
  </RtlModule>
  <RtlModule CELL="inst/pca_m_pcVals_1_U" BINDMODULE="dut_pca_m_pcVals_0_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_pca_m_pcVals_0_RAM_AUTO_1R1W">
    <Resources FF="128" LUT="128" LUTRAM="128"/>
  </RtlModule>
  <RtlModule CELL="inst/pca_m_pcVecs_3_U" BINDMODULE="dut_pca_m_pcVecs_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_pca_m_pcVecs_RAM_AUTO_1R1W">
    <Resources BRAM="4" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/pca_m_pcVecs_4_U" BINDMODULE="dut_pca_m_pcVecs_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_pca_m_pcVecs_RAM_AUTO_1R1W">
    <Resources BRAM="4" LUT="1" LogicLUT="1" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/pca_m_pcVecs_U" BINDMODULE="dut_pca_m_pcVecs_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_pca_m_pcVecs_RAM_AUTO_1R1W">
    <Resources BRAM="4" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/standarisedData_U" BINDMODULE="dut_standarisedData_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dut.v" ORIG_REF_NAME="dut_standarisedData_RAM_AUTO_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.882" DATAPATH_LOGIC_DELAY="2.286" DATAPATH_NET_DELAY="0.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]" LOGIC_LEVELS="9" MAX_FANOUT="153" SLACK="0.446" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1031"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="167"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.882" DATAPATH_LOGIC_DELAY="2.286" DATAPATH_NET_DELAY="0.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10]" LOGIC_LEVELS="9" MAX_FANOUT="153" SLACK="0.446" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1031"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="167"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.882" DATAPATH_LOGIC_DELAY="2.286" DATAPATH_NET_DELAY="0.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11]" LOGIC_LEVELS="9" MAX_FANOUT="153" SLACK="0.446" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1031"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="167"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.882" DATAPATH_LOGIC_DELAY="2.286" DATAPATH_NET_DELAY="0.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12]" LOGIC_LEVELS="9" MAX_FANOUT="153" SLACK="0.446" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1031"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="167"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.882" DATAPATH_LOGIC_DELAY="2.286" DATAPATH_NET_DELAY="0.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13]" LOGIC_LEVELS="9" MAX_FANOUT="153" SLACK="0.446" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1031"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="167"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/dut_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/dut_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/dut_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/dut_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/dut_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/dut_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
