Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1414182241ef4569b3430c23069eb7d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
