@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FA239 :"e:\mpfs_projects\dilithium_hw\hdl\shuffle_rom.v":28:8:28:11|ROM shuffle_rom_0.new_addr_1[5:0] (in view: work.address_generator_shuffling(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX107 :"e:\mpfs_projects\dilithium_hw\hdl\polyvec_ram.v":46:4:46:9|RAM polyvec_ram_0.bank3[22:0] (in view: work.Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\mpfs_projects\dilithium_hw\hdl\polyvec_ram.v":46:4:46:9|RAM polyvec_ram_0.bank2[22:0] (in view: work.Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\mpfs_projects\dilithium_hw\hdl\polyvec_ram.v":46:4:46:9|RAM polyvec_ram_0.bank1[22:0] (in view: work.Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\mpfs_projects\dilithium_hw\hdl\polyvec_ram.v":46:4:46:9|RAM polyvec_ram_0.bank0[22:0] (in view: work.Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|RAM delay_0.gen_delay\[3\]\.level_buf_seqshift[19:0] (in view: work.poly_ram_5s_32s_46s_Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\mpfs_projects\dilithium_hw\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_3.bank[45:0] (in view: work.poly_ram_5s_32s_46s_Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\mpfs_projects\dilithium_hw\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_2.bank[45:0] (in view: work.poly_ram_5s_32s_46s_Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\mpfs_projects\dilithium_hw\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_1.bank[45:0] (in view: work.poly_ram_5s_32s_46s_Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\mpfs_projects\dilithium_hw\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_0.bank[45:0] (in view: work.poly_ram_5s_32s_46s_Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing user instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.delay_0.gen_delay[3].level_buf_CA1_1 because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.delay_0.gen_delay[3].level_buf_C1_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\poly_ram.v":46:4:46:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.sel_reg[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.sel_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\poly_ram.v":46:4:46:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.sel_reg[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.sel_reg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\poly_ram.v":46:4:46:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.sel_reg[2] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.sel_reg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_1_tmp[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_1_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_3_tmp[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_3_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_0_tmp[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_0_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_1_tmp[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_1_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_2_tmp[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_2_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_3_tmp[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_3_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_0_tmp[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_0_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\mpfs_projects\dilithium_hw\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_2_tmp[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_2_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT447 :"e:/mpfs_projects/dilithium_hw/designer/mpfs_icicle_kit_base_design/synthesis.fdc":10:0:10:0|Timing constraint (through [get_nets { FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
