
*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 387.383 ; gain = 99.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter s bound to: 5 - type: integer 
	Parameter t bound to: 22'b0011110100001001000000 
WARNING: [Synth 8-567] referenced signal 'dir' should be on the sensitivity list [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:71]
WARNING: [Synth 8-567] referenced signal 'hold0' should be on the sensitivity list [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:71]
WARNING: [Synth 8-567] referenced signal 'dir' should be on the sensitivity list [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:93]
WARNING: [Synth 8-567] referenced signal 'hold1' should be on the sensitivity list [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:93]
WARNING: [Synth 8-567] referenced signal 'dir' should be on the sensitivity list [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:115]
WARNING: [Synth 8-567] referenced signal 'hold2' should be on the sensitivity list [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:115]
WARNING: [Synth 8-567] referenced signal 'dir' should be on the sensitivity list [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:137]
WARNING: [Synth 8-567] referenced signal 'hold3' should be on the sensitivity list [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:137]
INFO: [Synth 8-6155] done synthesizing module 'PCU' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-14204-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-14204-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-14204-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-14204-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (4#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.633 ; gain = 154.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.633 ; gain = 154.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.633 ; gain = 154.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 798.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 798.414 ; gain = 510.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 798.414 ; gain = 510.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 798.414 ; gain = 510.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "step0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state3_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'next_state2_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'next_state1_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.414 ; gain = 510.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "PCU_DUT/step2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCU_DUT/step0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[0]) is unused and will be removed from module board_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 798.414 ; gain = 510.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 798.414 ; gain = 510.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 835.547 ; gain = 547.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 835.547 ; gain = 547.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 835.547 ; gain = 547.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 835.547 ; gain = 547.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 835.547 ; gain = 547.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 835.547 ; gain = 547.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 835.547 ; gain = 547.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 835.547 ; gain = 547.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    48|
|4     |LUT1           |    10|
|5     |LUT2           |    95|
|6     |LUT3           |    53|
|7     |LUT4           |    53|
|8     |LUT5           |    57|
|9     |LUT6           |    63|
|10    |FDCE           |   211|
|11    |FDPE           |     6|
|12    |LD             |     3|
|13    |IBUF           |    18|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   645|
|2     |  DCU_DUT |DCU    |   133|
|3     |  PCU_DUT |PCU    |   466|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 835.547 ; gain = 547.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 835.547 ; gain = 191.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 835.547 ; gain = 547.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 835.547 ; gain = 559.168
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 835.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 18:20:08 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 387.500 ; gain = 98.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter s bound to: 5 - type: integer 
	Parameter t bound to: 22'b0011110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'PCU' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3824-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3824-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3824-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3824-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (4#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 441.395 ; gain = 152.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 441.395 ; gain = 152.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 441.395 ; gain = 152.742
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 797.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 797.773 ; gain = 509.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 797.773 ; gain = 509.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 797.773 ; gain = 509.121
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "step0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state3_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'next_state2_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'next_state1_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 797.773 ; gain = 509.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "PCU_DUT/step2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCU_DUT/step0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[0]) is unused and will be removed from module board_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 797.773 ; gain = 509.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 797.773 ; gain = 509.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 833.203 ; gain = 544.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 833.203 ; gain = 544.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 833.203 ; gain = 544.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 833.203 ; gain = 544.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 833.203 ; gain = 544.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 833.203 ; gain = 544.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 833.203 ; gain = 544.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 833.203 ; gain = 544.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    48|
|4     |LUT1           |    10|
|5     |LUT2           |    95|
|6     |LUT3           |    53|
|7     |LUT4           |    53|
|8     |LUT5           |    57|
|9     |LUT6           |    63|
|10    |FDCE           |   211|
|11    |FDPE           |     6|
|12    |LD             |     3|
|13    |IBUF           |    18|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   645|
|2     |  DCU_DUT |DCU    |   133|
|3     |  PCU_DUT |PCU    |   466|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 833.203 ; gain = 544.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 833.203 ; gain = 188.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 833.203 ; gain = 544.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 833.203 ; gain = 556.023
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 833.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 19:24:27 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 386.879 ; gain = 98.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter s bound to: 8'b00000101 
	Parameter t bound to: 22'b0011110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'PCU' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-2728-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-2728-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-2728-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-2728-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (4#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.262 ; gain = 153.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.262 ; gain = 153.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.262 ; gain = 153.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 798.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 798.418 ; gain = 510.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 798.418 ; gain = 510.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 798.418 ; gain = 510.227
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "step0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state3_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'next_state2_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'next_state1_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 798.418 ; gain = 510.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[0]) is unused and will be removed from module board_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 798.418 ; gain = 510.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 798.418 ; gain = 510.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 835.750 ; gain = 547.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 835.750 ; gain = 547.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 835.750 ; gain = 547.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 835.750 ; gain = 547.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 835.750 ; gain = 547.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 835.750 ; gain = 547.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 835.750 ; gain = 547.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 835.750 ; gain = 547.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    48|
|4     |LUT1           |     3|
|5     |LUT2           |    30|
|6     |LUT3           |   152|
|7     |LUT4           |    30|
|8     |LUT5           |    29|
|9     |LUT6           |    59|
|10    |FDCE           |   211|
|11    |FDPE           |     6|
|12    |IBUF           |    18|
|13    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   614|
|2     |  DCU_DUT |DCU    |   126|
|3     |  PCU_DUT |PCU    |   442|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 835.750 ; gain = 547.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 835.750 ; gain = 190.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 835.750 ; gain = 547.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 835.750 ; gain = 559.023
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.422 . Memory (MB): peak = 835.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 19:46:59 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.988 ; gain = 98.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter s bound to: 8'b00000101 
	Parameter t bound to: 22'b0011110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'PCU' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-1612-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-1612-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-1612-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-1612-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (4#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.516 ; gain = 153.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.516 ; gain = 153.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.516 ; gain = 153.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 798.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 798.266 ; gain = 510.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 798.266 ; gain = 510.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 798.266 ; gain = 510.051
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "step0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state3_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'next_state2_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'next_state1_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 798.266 ; gain = 510.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[0]) is unused and will be removed from module board_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 798.266 ; gain = 510.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 798.266 ; gain = 510.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 838.754 ; gain = 550.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 838.754 ; gain = 550.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 838.754 ; gain = 550.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 838.754 ; gain = 550.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 838.754 ; gain = 550.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 838.754 ; gain = 550.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 838.754 ; gain = 550.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 838.754 ; gain = 550.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    48|
|4     |LUT1           |     3|
|5     |LUT2           |    30|
|6     |LUT3           |   152|
|7     |LUT4           |    30|
|8     |LUT5           |    29|
|9     |LUT6           |    59|
|10    |FDCE           |   211|
|11    |FDPE           |     6|
|12    |IBUF           |    18|
|13    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   614|
|2     |  DCU_DUT |DCU    |   126|
|3     |  PCU_DUT |PCU    |   442|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 838.754 ; gain = 550.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 838.754 ; gain = 193.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 838.754 ; gain = 550.539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 838.754 ; gain = 562.008
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 838.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 19:49:31 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 387.309 ; gain = 98.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter s bound to: 8'b00000101 
	Parameter t bound to: 22'b0011110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'PCU' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-8252-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-8252-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-8252-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-8252-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (4#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.734 ; gain = 153.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.734 ; gain = 153.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.734 ; gain = 153.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 798.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 798.656 ; gain = 510.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 798.656 ; gain = 510.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 798.656 ; gain = 510.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "step1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state2_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'next_state3_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'next_state1_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.656 ; gain = 510.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[0]) is unused and will be removed from module board_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 798.656 ; gain = 510.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 798.656 ; gain = 510.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 832.215 ; gain = 543.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 832.215 ; gain = 543.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 832.215 ; gain = 543.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 832.215 ; gain = 543.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 832.215 ; gain = 543.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 832.215 ; gain = 543.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 832.215 ; gain = 543.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 832.215 ; gain = 543.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    48|
|4     |LUT1           |     3|
|5     |LUT2           |    27|
|6     |LUT3           |   153|
|7     |LUT4           |    60|
|8     |LUT5           |    44|
|9     |LUT6           |    87|
|10    |FDCE           |   213|
|11    |FDPE           |    20|
|12    |LDC            |    16|
|13    |IBUF           |    18|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   717|
|2     |  DCU_DUT |DCU    |   128|
|3     |  PCU_DUT |PCU    |   543|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 832.215 ; gain = 543.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 832.215 ; gain = 186.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 832.215 ; gain = 543.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 832.215 ; gain = 555.305
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 832.215 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 20:05:42 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 386.734 ; gain = 98.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter s bound to: 8'b00000001 
INFO: [Synth 8-6155] done synthesizing module 'PCU' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-11096-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-11096-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-11096-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-11096-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (4#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 441.340 ; gain = 153.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.340 ; gain = 153.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.340 ; gain = 153.152
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 799.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 799.020 ; gain = 510.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 799.020 ; gain = 510.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 799.020 ; gain = 510.832
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "step1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state2_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'next_state3_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'next_state1_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 799.020 ; gain = 510.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state2_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state3_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state0_reg[0]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[2]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[1]) is unused and will be removed from module board_top.
WARNING: [Synth 8-3332] Sequential element (PCU_DUT/next_state1_reg[0]) is unused and will be removed from module board_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 799.020 ; gain = 510.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 799.020 ; gain = 510.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 831.133 ; gain = 542.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 831.133 ; gain = 542.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 831.133 ; gain = 542.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 831.133 ; gain = 542.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 831.133 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 831.133 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 831.133 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 831.133 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    48|
|4     |LUT1           |     3|
|5     |LUT2           |    26|
|6     |LUT3           |   151|
|7     |LUT4           |    53|
|8     |LUT5           |    58|
|9     |LUT6           |    84|
|10    |FDCE           |   213|
|11    |FDPE           |    20|
|12    |LDC            |    16|
|13    |IBUF           |    18|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   718|
|2     |  DCU_DUT |DCU    |   128|
|3     |  PCU_DUT |PCU    |   544|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 831.133 ; gain = 542.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 831.133 ; gain = 185.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 831.133 ; gain = 542.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 831.133 ; gain = 554.418
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.581 . Memory (MB): peak = 831.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 20:22:02 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 386.566 ; gain = 98.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
	Parameter s bound to: 8'b00000001 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
ERROR: [Synth 8-448] named port connection 'dir_clk' does not exist for instance 'l0' of module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:39]
ERROR: [Synth 8-448] named port connection 'dir_clk' does not exist for instance 'l1' of module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:40]
ERROR: [Synth 8-448] named port connection 'dir_clk' does not exist for instance 'l2' of module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:41]
ERROR: [Synth 8-448] named port connection 'dir_clk' does not exist for instance 'l3' of module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:42]
ERROR: [Synth 8-6156] failed synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.551 ; gain = 153.773
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 20:44:36 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 387.145 ; gain = 98.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
	Parameter s bound to: 8'b00000001 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCU' (2#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3380-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3380-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3380-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (4#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3380-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (6#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.828 ; gain = 153.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.828 ; gain = 153.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.828 ; gain = 153.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 797.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 797.480 ; gain = 509.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 797.480 ; gain = 509.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 797.480 ; gain = 509.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state0_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "dir_clk0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S2 |                              010 |                              010
                      S3 |                              011 |                              011
                      S4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state0_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 797.480 ; gain = 509.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 797.480 ; gain = 509.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 797.480 ; gain = 509.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 829.078 ; gain = 540.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 829.078 ; gain = 540.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 829.078 ; gain = 540.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 829.078 ; gain = 540.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 829.078 ; gain = 540.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 829.078 ; gain = 540.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 829.078 ; gain = 540.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 829.078 ; gain = 540.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    48|
|4     |LUT1           |     3|
|5     |LUT2           |   168|
|6     |LUT3           |    18|
|7     |LUT4           |    48|
|8     |LUT5           |    27|
|9     |LUT6           |    72|
|10    |FDCE           |   211|
|11    |FDPE           |     6|
|12    |LD             |    12|
|13    |IBUF           |    18|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   659|
|2     |  DCU_DUT |DCU    |   134|
|3     |  PCU_DUT |PCU    |   479|
|4     |    l0    |FSM    |   104|
|5     |    l1    |FSM_0  |    98|
|6     |    l2    |FSM_1  |   104|
|7     |    l3    |FSM_2  |    98|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 829.078 ; gain = 540.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 829.078 ; gain = 185.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 829.078 ; gain = 540.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 829.078 ; gain = 552.227
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 829.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 20:45:52 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.816 ; gain = 98.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
	Parameter s bound to: 8'b00000001 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCU' (2#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-12972-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-12972-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-12972-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (4#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-12972-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (6#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.641 ; gain = 153.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.641 ; gain = 153.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.641 ; gain = 153.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 796.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 796.766 ; gain = 508.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 796.766 ; gain = 508.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 796.766 ; gain = 508.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state0_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "dir_clk0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S2 |                              010 |                              010
                      S3 |                              011 |                              011
                      S4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state0_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 796.766 ; gain = 508.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 796.766 ; gain = 508.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 796.766 ; gain = 508.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 808.789 ; gain = 520.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 808.789 ; gain = 520.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 808.789 ; gain = 520.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 808.789 ; gain = 520.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 808.789 ; gain = 520.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 808.789 ; gain = 520.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 808.789 ; gain = 520.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 808.789 ; gain = 520.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    48|
|4     |LUT1           |     6|
|5     |LUT2           |    32|
|6     |LUT3           |    96|
|7     |LUT4           |    69|
|8     |LUT5           |    25|
|9     |LUT6           |    78|
|10    |FDCE           |   211|
|11    |FDPE           |     6|
|12    |LD             |    12|
|13    |IBUF           |    18|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   629|
|2     |  DCU_DUT |DCU    |   132|
|3     |  PCU_DUT |PCU    |   451|
|4     |    l0    |FSM    |    87|
|5     |    l1    |FSM_0  |    93|
|6     |    l2    |FSM_1  |    87|
|7     |    l3    |FSM_2  |    95|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 808.789 ; gain = 520.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 808.789 ; gain = 165.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 808.789 ; gain = 520.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 808.789 ; gain = 532.188
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 808.789 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 21:05:26 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.781 ; gain = 99.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
	Parameter s bound to: 8'b00000001 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:43]
ERROR: [Synth 8-6156] failed synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.805 ; gain = 155.105
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 21:15:55 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 386.676 ; gain = 98.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
	Parameter s bound to: 8'b00000001 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCU' (2#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-4916-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-4916-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-4916-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (4#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-4916-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (6#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.418 ; gain = 153.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.418 ; gain = 153.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.418 ; gain = 153.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 797.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 797.098 ; gain = 508.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 797.098 ; gain = 508.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 797.098 ; gain = 508.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state0_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "dir_clk0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S2 |                              010 |                              010
                      S3 |                              011 |                              011
                      S4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state0_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 797.098 ; gain = 508.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 797.098 ; gain = 508.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 797.098 ; gain = 508.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 812.281 ; gain = 524.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 812.281 ; gain = 524.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.281 ; gain = 524.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.281 ; gain = 524.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.281 ; gain = 524.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.281 ; gain = 524.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.281 ; gain = 524.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.281 ; gain = 524.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    48|
|4     |LUT1           |     6|
|5     |LUT2           |    32|
|6     |LUT3           |    96|
|7     |LUT4           |    69|
|8     |LUT5           |    25|
|9     |LUT6           |    78|
|10    |FDCE           |   211|
|11    |FDPE           |     6|
|12    |LD             |    12|
|13    |IBUF           |    18|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   629|
|2     |  DCU_DUT |DCU    |   132|
|3     |  PCU_DUT |PCU    |   451|
|4     |    l0    |FSM    |    87|
|5     |    l1    |FSM_0  |    93|
|6     |    l2    |FSM_1  |    87|
|7     |    l3    |FSM_2  |    95|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.281 ; gain = 524.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 812.281 ; gain = 168.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.281 ; gain = 524.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 813.867 ; gain = 537.094
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.147 . Memory (MB): peak = 813.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 21:18:20 2019...

*** Running vivado
    with args -log board_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source board_top.tcl -notrace
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 387.090 ; gain = 98.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
	Parameter s bound to: 8'b00000001 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCU' (2#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3912-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3912-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3912-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (4#1) [F:/COD/lab4/paintboard/paintboard.runs/synth_1/.Xil/Vivado-3912-MSI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DCU' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
	Parameter H_Total bound to: 1040 - type: integer 
	Parameter H_Sync_start bound to: 585 - type: integer 
	Parameter H_Sync_end bound to: 704 - type: integer 
	Parameter H_Start1 bound to: 0 - type: integer 
	Parameter H_End1 bound to: 584 - type: integer 
	Parameter H_Start2 bound to: 704 - type: integer 
	Parameter H_End2 bound to: 1040 - type: integer 
	Parameter H_board_start bound to: 0 - type: integer 
	Parameter H_board_end bound to: 256 - type: integer 
	Parameter V_Total bound to: 666 - type: integer 
	Parameter V_Sync_start bound to: 466 - type: integer 
	Parameter V_Sync_end bound to: 471 - type: integer 
	Parameter V_Start1 bound to: 0 - type: integer 
	Parameter V_End1 bound to: 465 - type: integer 
	Parameter V_Start2 bound to: 472 - type: integer 
	Parameter V_End2 bound to: 666 - type: integer 
	Parameter V_board_start bound to: 0 - type: integer 
	Parameter V_board_end bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCU' (5#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/DCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (6#1) [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/board_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.801 ; gain = 153.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.801 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.801 ; gain = 153.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM_DUT'
Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Finished Parsing XDC File [f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dut'
Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab4/paintboard/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 796.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 796.242 ; gain = 508.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 796.242 ; gain = 508.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab4/paintboard/paintboard.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM_DUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 796.242 ; gain = 508.027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state0_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "dir_clk0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S2 |                              010 |                              010
                      S3 |                              011 |                              011
                      S4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state0_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state0_reg' [F:/COD/lab4/paintboard/paintboard.srcs/sources_1/new/FSM.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 796.242 ; gain = 508.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module PCU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
Module DCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DCU_DUT/y_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 796.242 ; gain = 508.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_dut/clk_out1' to pin 'clk_dut/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 796.242 ; gain = 508.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 809.930 ; gain = 521.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 809.930 ; gain = 521.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 809.930 ; gain = 521.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 809.930 ; gain = 521.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 809.930 ; gain = 521.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 809.930 ; gain = 521.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 809.930 ; gain = 521.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 809.930 ; gain = 521.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    52|
|4     |LUT1           |     6|
|5     |LUT2           |    55|
|6     |LUT3           |    98|
|7     |LUT4           |    84|
|8     |LUT5           |    28|
|9     |LUT6           |    90|
|10    |FDCE           |   227|
|11    |FDPE           |     6|
|12    |LD             |    12|
|13    |IBUF           |    18|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   704|
|2     |  DCU_DUT |DCU    |   133|
|3     |  PCU_DUT |PCU    |   525|
|4     |    l0    |FSM    |    93|
|5     |    l1    |FSM_0  |    97|
|6     |    l2    |FSM_1  |    95|
|7     |    l3    |FSM_2  |    97|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 809.930 ; gain = 521.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 809.930 ; gain = 167.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 809.930 ; gain = 521.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 809.930 ; gain = 533.184
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/paintboard/paintboard.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 809.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 21:30:41 2019...
