


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;

entity instruction_memory is
 Port (
            address:in std_logic_vector(31 downto 0);
            out_mem:out std_logic_vector(31 downto 0)
        );
end instruction_memory;

architecture Behavioral of instruction_memory is
type rom_type_t is array (0 to 31) of std_logic_vector(31 downto 0);
signal rom_s: rom_type_t :=( 
                              "00000000000000000000000000000000","00000000000000000000000000000001","00000000000000000000000000000010",
                              "00000000000000000000000000100000","00000000000000000000000000000110","00000000000000000000000001110000",
                              "00000000000000000000000000000100","00000000000000000000000000000110","00000000000000000000000000000001",
                              "00000000000000000000000000000000","00000000000000000000000000001000","00000000000000000000000000000001",
                              "00000000000000000000000000110000","00000000000000000000000000000010","00000000000000000000000000000001",
                              "00000000000000000000000000001100","00000000000000000000000000001000","00000000000000000000000000001000",
                              "00000000000000000000000000001000","00000000000000000000000000000001","00000000000000000000000000000100",
                              "00000000000000000000000000000010","00000000000000000000000000000100","00000000000000000000000000000100",
                              "00000000000000000000000001000000","00000000000000000000000000000001","00000000000000000000000000000001",
                              "00000000000000000000000000000011","00000000000000000000000000001001","00000000000000000000000000000101",
                              "00000000000000000000000000000101","00000000000000000000000001000001"
                             
                             );
begin
  out_mem<= rom_s(to_integer(unsigned(address)));

end Behavioral;
