=========================================================
Scheduler report file
Generated by stratus_hls 19.10-p100  (91500.011111)
On:          Thu Jan 28 17:22:32 2021
Project Dir: /home/hanji/stratus/mv1/train_npu/to_addr_gen
Module:      feature_write_addr_gen
HLS Config:  DPA
=========================================================
Scheduler report for : _stop                                                                                      
----------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
stop                  2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:14,c:16 -> l:150,c:7     
                                                                                                                  
conv_type             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:13,c:23 -> l:154,c:10    
                                                                                                                  
src_vld               4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:19,c:15                  
                                                                                                                  
src_vld_1d            4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:41,c:19 -> l:155,c:31    
                                                                                                                  
src_vld_2d            4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:41,c:31 -> l:155,c:44    
                                                                                                                  
src_vld_3d            4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:41,c:43 -> l:155,c:57    
                                                                                                                  
start                 4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:12,c:23 -> l:151,c:15    
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & c:10                                              
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:155,c:55               
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:157,c:12 & operator= @l  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:157,c:12 & operator= @l  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:157,c:12 & operator= @l  
                                                                                                                  
stop                  4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:14,c:16 -> l:157,c:7 &   
                                                                                                                  
                                                                                                                  
Scheduler report for : _read_data                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
read_data             2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:23,c:51 -> l:120,c:9     
                                                                                                                  
data_in_en            4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:22,c:15 -> l:122,c:14    
                                                                                                                  
data_in               4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:30,c:50 -> l:123,c:21    
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & write @c:19 & operator= @l:123,c:19 & l:122,c:10  
                                                                                                                  
read_data             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:23,c:51 -> l:126,c:9 &   
                                                                                                                  
                                                                                                                  
Scheduler report for : _delay                                                                                     
-----------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
src_vld_1d            2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:41,c:19 -> l:55,c:7      
                                                                                                                  
src_vld_2d            2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:41,c:31 -> l:56,c:7      
                                                                                                                  
src_vld_3d            2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:41,c:43 -> l:57,c:7      
                                                                                                                  
src_vld_1d            3 (2:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:41,c:19->l:155,c:31  
                                                                                                                  
src_vld_2d            3 (2:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:41,c:31->l:155,c:44  
                                                                                                                  
src_vld_2d            4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:41,c:31 -> l:62,c:20     
                                                                                                                  
src_vld_1d            4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:41,c:19 -> l:61,c:20     
                                                                                                                  
src_vld               4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:19,c:15 -> l:60,c:20     
                                                                                                                  
src_vld_3d            4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:41,c:43 -> l:62,c:7      
                                                                                                                  
src_vld_2d            4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:41,c:31 -> l:61,c:7      
                                                                                                                  
src_vld_1d            4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:41,c:19 -> l:60,c:7      
                                                                                                                  
                                                                                                                  
Scheduler report for : _wr_en                                                                                     
-----------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
src_vld               3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:19,c:15 -> l:220,c:9     
                                                                                                                  
wr_en                 3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:43,c:19 -> l:223,c:7     
                                                                                                                  
                                                                                                                  
Scheduler report for : _wr_ptr                                                                                    
------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
wr_ptr                2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:44,c:27 -> l:238,c:7     
                                                                                                                  
wr_ptr                3 (2:FALSE)      --              FALSE  feature_write_addr_gen.h,l:44,c:27 -> l:240,c:7     
                                                                                                                  
fifo_cnt              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:239,c:35    
                                                                                                                  
wr_en                 4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:43,c:19 -> l:239,c:14    
                                                                                                                  
wr_ptr                4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:44,c:27 -> l:240,c:7     
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & c:51                                              
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:239,c:32               
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & c:30 & operator= @c:14 & l:239,c:10               
                                                                                                                  
wr_ptr                4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:44,c:27 -> l:240,c:7 &   
                                                                                                                  
                                                                                                                  
Scheduler report for : _fifo_write                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
fifo_mem[0].[0]       2 (1:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:0)        
                                                                                                                  
fifo_mem[1].[1]       2 (1:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:1)        
                                                                                                                  
fifo_mem[2].[2]       2 (1:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:2)        
                                                                                                                  
fifo_mem[3].[3]       2 (1:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:3)        
                                                                                                                  
fifo_mem[4].[4]       2 (1:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:4)        
                                                                                                                  
fifo_mem[5].[5]       2 (1:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:5)        
                                                                                                                  
fifo_mem[6].[6]       2 (1:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:6)        
                                                                                                                  
fifo_mem[7].[7]       2 (1:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:7)        
                                                                                                                  
fifo_cnt              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:186,c:35    
                                                                                                                  
wr_en                 4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:43,c:19 -> l:186,c:14    
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & c:51                                              
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:186,c:32               
                                                                                                                  
wr_ptr                6 (5:FALSE)      --              FALSE  feature_write_addr_gen.h,l:44,c:27 -> l:187,c:16    
                                                                                                                  
src                   6 (5:FALSE)      --              FALSE  feature_write_addr_gen.h,l:18,c:50 -> l:187,c:33    
                                                                                                                  
                      6 (5:FALSE)      --              FALSE  f:feature_write_addr_gen.h,l:187,c:15               
                                                                                                                  
f:feature_write_addr  6 (5:FALSE)      --              FALSE  & c:15                                              
                                                                                                                  
fifo_mem[7]           6 (5:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:7)        
                                                                                                                  
f:feature_write_addr  6 (5:FALSE)      --              FALSE  & c:15                                              
                                                                                                                  
fifo_mem[6]           6 (5:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:6)        
                                                                                                                  
f:feature_write_addr  6 (5:FALSE)      --              FALSE  & c:15                                              
                                                                                                                  
fifo_mem[5]           6 (5:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:5)        
                                                                                                                  
f:feature_write_addr  6 (5:FALSE)      --              FALSE  & c:15                                              
                                                                                                                  
fifo_mem[4]           6 (5:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:4)        
                                                                                                                  
f:feature_write_addr  6 (5:FALSE)      --              FALSE  & c:15                                              
                                                                                                                  
fifo_mem[3]           6 (5:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:3)        
                                                                                                                  
f:feature_write_addr  6 (5:FALSE)      --              FALSE  & c:15                                              
                                                                                                                  
fifo_mem[2]           6 (5:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:2)        
                                                                                                                  
f:feature_write_addr  6 (5:FALSE)      --              FALSE  & c:15                                              
                                                                                                                  
fifo_mem[1]           6 (5:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:1)        
                                                                                                                  
                      6 (5:FALSE)      --              FALSE  f:feature_write_addr_gen.h,l:187,c:15               
                                                                                                                  
fifo_mem[0]           6 (5:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:0)        
                                                                                                                  
                                                                                                                  
Scheduler report for : _address                                                                                   
-------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
write_cnt             3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:34,c:23 -> l:164,c:23    
                                                                                                                  
base_addr             3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:16,c:24 -> l:164,c:42    
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:164,c:40               
                                                                                                                  
write_address         3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:33,c:28 -> l:164,c:7 &   
                                                                                                                  
                                                                                                                  
Scheduler report for : _write_addr_valid                                                                          
----------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
read_address_valid    3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:21,c:15 -> l:83,c:28     
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:83,c:27                
                                                                                                                  
write_address_valid   3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:42,c:19 -> l:83,c:5 &    
                                                                                                                  
                                                                                                                  
Scheduler report for : _fifo_cnt                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
fifo_cnt              2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:208,c:7     
                                                                                                                  
fifo_cnt              3 (2:FALSE)      --              FALSE  @[ mapped (f:feature_write_addr_gen.h,l:47,c:27->l  
                                                                                                                  
src_vld               4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:19,c:15                  
                                                                                                                  
write_address_valid   4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:42,c:19                  
                                                                                                                  
fifo_cnt              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27                  
                                                                                                                  
fifo_cnt              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27                  
                                                                                                                  
fifo_cnt              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:215,c:7     
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:209,c:69               
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:209,c:34               
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:209,c:69               
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:211,c:14               
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:213,c:46               
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:213,c:46               
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & c:34                                              
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & c:34 & operator= @c:16 & l:213,c:10               
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:215,c:16 & l:213,c:10 &  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:215,c:16 & l:213,c:10 &  
                                                                                                                  
fifo_cnt              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:215,c:7 &   
                                                                                                                  
                                                                                                                  
Scheduler report for : _up_count                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
write_cnt             2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:34,c:23 -> l:170,c:7     
                                                                                                                  
write_cnt             3 (2:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:34,c:23->l:164,c:23  
                                                                                                                  
init                  4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:11,c:15 -> l:171,c:14    
                                                                                                                  
fifo_cnt              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:174,c:49    
                                                                                                                  
write_address_valid   4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:42,c:19 -> l:174,c:14    
                                                                                                                  
write_cnt             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:34,c:23 -> l:175,c:7     
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:174,c:46               
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:174,c:46               
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & c:36                                              
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:175,c:17 & l:174,c:10    
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:175,c:17 & l:174,c:10 &  
                                                                                                                  
write_cnt             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:34,c:23 -> l:175,c:7 &   
                                                                                                                  
                                                                                                                  
Scheduler report for : _rd_en                                                                                     
-----------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
fifo_cnt              3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:228,c:44    
                                                                                                                  
write_address_valid   3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:42,c:19 -> l:228,c:9     
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:228,c:41               
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:228,c:41               
                                                                                                                  
rd_en                 3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:43,c:26 -> l:232,c:7 &   
                                                                                                                  
                                                                                                                  
Scheduler report for : _rd_ptr                                                                                    
------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
rd_ptr                2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:45,c:27 -> l:246,c:7     
                                                                                                                  
rd_ptr                3 (2:FALSE)      --              FALSE  feature_write_addr_gen.h,l:45,c:27 -> l:248,c:7     
                                                                                                                  
fifo_cnt              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:247,c:35    
                                                                                                                  
rd_en                 4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:43,c:26 -> l:247,c:14    
                                                                                                                  
rd_ptr                4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:45,c:27 -> l:248,c:7     
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:247,c:32               
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:247,c:32               
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & c:30 & operator= @c:14 & l:247,c:10               
                                                                                                                  
rd_ptr                4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:45,c:27 -> l:248,c:7 &   
                                                                                                                  
                                                                                                                  
Scheduler report for : _fifo_read                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
fifo_cnt              3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:195,c:30    
                                                                                                                  
rd_en                 3 (2:TRUE)       --              FALSE  feature_write_addr_gen.h,l:43,c:26 -> l:195,c:9     
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:195,c:27               
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:195,c:27               
                                                                                                                  
fifo_out              4 (3:FALSE)      --              FALSE  feature_write_addr_gen.h,l:50,c:54 -> l:202,c:7     
                                                                                                                  
rd_ptr                5 (4:FALSE)      --              FALSE  feature_write_addr_gen.h,l:45,c:27 -> l:197,c:27    
                                                                                                                  
fifo_mem[7]           5 (4:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:7)        
                                                                                                                  
fifo_mem[6]           5 (4:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:6)        
                                                                                                                  
fifo_mem[5]           5 (4:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:5)        
                                                                                                                  
fifo_mem[4]           5 (4:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:4)        
                                                                                                                  
fifo_mem[3]           5 (4:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:3)        
                                                                                                                  
fifo_mem[2]           5 (4:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:2)        
                                                                                                                  
fifo_mem[1]           5 (4:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:1)        
                                                                                                                  
fifo_mem[0]           5 (4:FALSE)      --              FALSE  @(f:feature_write_addr_gen.h,l:36,c:54->i:0)        
                                                                                                                  
                      5 (4:FALSE)      --              FALSE  f:feature_write_addr_gen.h,l:197,c:26               
                                                                                                                  
fifo_out              5 (4:FALSE)      --              FALSE  feature_write_addr_gen.h,l:50,c:54                  
                                                                                                                  
                                                                                                                  
Scheduler report for : _assign                                                                                    
------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
address_0             2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:26,c:25 -> l:88,c:9      
                                                                                                                  
cs_0                  2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:27,c:16 -> l:89,c:9      
                                                                                                                  
we_0                  2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:28,c:16 -> l:90,c:9      
                                                                                                                  
oe_0                  2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:29,c:16 -> l:91,c:9      
                                                                                                                  
data_out              2 (1:FALSE)      --              FALSE  feature_write_addr_gen.h,l:31,c:51 -> l:92,c:9      
                                                                                                                  
fifo_cnt              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:47,c:27 -> l:101,c:14    
                                                                                                                  
read_address_valid    4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:21,c:15                  
                                                                                                                  
write_address         4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:33,c:28 -> l:102,c:21    
                                                                                                                  
read_address          4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:20,c:24 -> l:95,c:21     
                                                                                                                  
fifo_out              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:50,c:54 -> l:106,c:24    
                                                                                                                  
oe_0                  4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:29,c:16 -> l:112,c:9     
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:101,c:14               
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:101,c:14               
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:94,c:14                
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:101,c:14               
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:111,c:14 & operator= @l  
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:feature_write_addr_gen.h,l:101,c:14               
                                                                                                                  
f:feature_write_addr  4 (3:TRUE)       --              FALSE  & operator= @c:19 & operator= @l:102,c:19 & l:101,  
                                                                                                                  
write                 4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:113,c:18 & write @l:106  
                                                                                                                  
data_out              4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:31,c:51 -> l:113,c:9 &   
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:111,c:14 & operator= @l  
                                                                                                                  
we_0                  4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:28,c:16 -> l:111,c:9 &   
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:110,c:14 & operator= @l  
                                                                                                                  
cs_0                  4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:27,c:16 -> l:110,c:9 &   
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:109,c:19 & operator= @l  
                                                                                                                  
address_0             4 (3:TRUE)       --              FALSE  feature_write_addr_gen.h,l:26,c:25 -> l:109,c:9 &   
                                                                                                                  
                                                                                                                  
