# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5646 \
    name v216_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v216_V \
    op interface \
    ports { v216_V_address0 { O 16 vector } v216_V_ce0 { O 1 bit } v216_V_d0 { O 24 vector } v216_V_q0 { I 24 vector } v216_V_we0 { O 1 bit } v216_V_address1 { O 16 vector } v216_V_ce1 { O 1 bit } v216_V_d1 { O 24 vector } v216_V_q1 { I 24 vector } v216_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v216_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5647 \
    name v217_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_V \
    op interface \
    ports { v217_V_address0 { O 18 vector } v217_V_ce0 { O 1 bit } v217_V_d0 { O 24 vector } v217_V_q0 { I 24 vector } v217_V_we0 { O 1 bit } v217_V_address1 { O 18 vector } v217_V_ce1 { O 1 bit } v217_V_d1 { O 24 vector } v217_V_q1 { I 24 vector } v217_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5648 \
    name v217_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_1_V \
    op interface \
    ports { v217_1_V_address0 { O 18 vector } v217_1_V_ce0 { O 1 bit } v217_1_V_d0 { O 24 vector } v217_1_V_q0 { I 24 vector } v217_1_V_we0 { O 1 bit } v217_1_V_address1 { O 18 vector } v217_1_V_ce1 { O 1 bit } v217_1_V_d1 { O 24 vector } v217_1_V_q1 { I 24 vector } v217_1_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5649 \
    name v217_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_2_V \
    op interface \
    ports { v217_2_V_address0 { O 18 vector } v217_2_V_ce0 { O 1 bit } v217_2_V_d0 { O 24 vector } v217_2_V_q0 { I 24 vector } v217_2_V_we0 { O 1 bit } v217_2_V_address1 { O 18 vector } v217_2_V_ce1 { O 1 bit } v217_2_V_d1 { O 24 vector } v217_2_V_q1 { I 24 vector } v217_2_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5650 \
    name v217_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_3_V \
    op interface \
    ports { v217_3_V_address0 { O 18 vector } v217_3_V_ce0 { O 1 bit } v217_3_V_d0 { O 24 vector } v217_3_V_q0 { I 24 vector } v217_3_V_we0 { O 1 bit } v217_3_V_address1 { O 18 vector } v217_3_V_ce1 { O 1 bit } v217_3_V_d1 { O 24 vector } v217_3_V_q1 { I 24 vector } v217_3_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5651 \
    name v217_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_4_V \
    op interface \
    ports { v217_4_V_address0 { O 18 vector } v217_4_V_ce0 { O 1 bit } v217_4_V_d0 { O 24 vector } v217_4_V_q0 { I 24 vector } v217_4_V_we0 { O 1 bit } v217_4_V_address1 { O 18 vector } v217_4_V_ce1 { O 1 bit } v217_4_V_d1 { O 24 vector } v217_4_V_q1 { I 24 vector } v217_4_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5652 \
    name v217_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_5_V \
    op interface \
    ports { v217_5_V_address0 { O 18 vector } v217_5_V_ce0 { O 1 bit } v217_5_V_d0 { O 24 vector } v217_5_V_q0 { I 24 vector } v217_5_V_we0 { O 1 bit } v217_5_V_address1 { O 18 vector } v217_5_V_ce1 { O 1 bit } v217_5_V_d1 { O 24 vector } v217_5_V_q1 { I 24 vector } v217_5_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5653 \
    name v217_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_6_V \
    op interface \
    ports { v217_6_V_address0 { O 18 vector } v217_6_V_ce0 { O 1 bit } v217_6_V_d0 { O 24 vector } v217_6_V_q0 { I 24 vector } v217_6_V_we0 { O 1 bit } v217_6_V_address1 { O 18 vector } v217_6_V_ce1 { O 1 bit } v217_6_V_d1 { O 24 vector } v217_6_V_q1 { I 24 vector } v217_6_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5654 \
    name v217_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_7_V \
    op interface \
    ports { v217_7_V_address0 { O 18 vector } v217_7_V_ce0 { O 1 bit } v217_7_V_d0 { O 24 vector } v217_7_V_q0 { I 24 vector } v217_7_V_we0 { O 1 bit } v217_7_V_address1 { O 18 vector } v217_7_V_ce1 { O 1 bit } v217_7_V_d1 { O 24 vector } v217_7_V_q1 { I 24 vector } v217_7_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5655 \
    name v217_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_8_V \
    op interface \
    ports { v217_8_V_address0 { O 18 vector } v217_8_V_ce0 { O 1 bit } v217_8_V_d0 { O 24 vector } v217_8_V_q0 { I 24 vector } v217_8_V_we0 { O 1 bit } v217_8_V_address1 { O 18 vector } v217_8_V_ce1 { O 1 bit } v217_8_V_d1 { O 24 vector } v217_8_V_q1 { I 24 vector } v217_8_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5656 \
    name v217_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_9_V \
    op interface \
    ports { v217_9_V_address0 { O 18 vector } v217_9_V_ce0 { O 1 bit } v217_9_V_d0 { O 24 vector } v217_9_V_q0 { I 24 vector } v217_9_V_we0 { O 1 bit } v217_9_V_address1 { O 18 vector } v217_9_V_ce1 { O 1 bit } v217_9_V_d1 { O 24 vector } v217_9_V_q1 { I 24 vector } v217_9_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5657 \
    name v217_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_10_V \
    op interface \
    ports { v217_10_V_address0 { O 18 vector } v217_10_V_ce0 { O 1 bit } v217_10_V_d0 { O 24 vector } v217_10_V_q0 { I 24 vector } v217_10_V_we0 { O 1 bit } v217_10_V_address1 { O 18 vector } v217_10_V_ce1 { O 1 bit } v217_10_V_d1 { O 24 vector } v217_10_V_q1 { I 24 vector } v217_10_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5658 \
    name v217_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v217_11_V \
    op interface \
    ports { v217_11_V_address0 { O 18 vector } v217_11_V_ce0 { O 1 bit } v217_11_V_d0 { O 24 vector } v217_11_V_q0 { I 24 vector } v217_11_V_we0 { O 1 bit } v217_11_V_address1 { O 18 vector } v217_11_V_ce1 { O 1 bit } v217_11_V_d1 { O 24 vector } v217_11_V_q1 { I 24 vector } v217_11_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v217_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5659 \
    name v219_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v219_V \
    op interface \
    ports { v219_V_address0 { O 14 vector } v219_V_ce0 { O 1 bit } v219_V_d0 { O 24 vector } v219_V_q0 { I 24 vector } v219_V_we0 { O 1 bit } v219_V_address1 { O 14 vector } v219_V_ce1 { O 1 bit } v219_V_d1 { O 24 vector } v219_V_q1 { I 24 vector } v219_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v219_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


