<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - rx_dma_test_src_FilterTapSystolicWvldin.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../rx_dma_test_src_FilterTapSystolicWvldin.v" target="rtwreport_document_frame" id="linkToText_plain">rx_dma_test_src_FilterTapSystolicWvldin.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: /home/draco/git/adi_dma_testing/iq_dma_example/hdl_ip/hdlsrc/rx_dma_test/rx_dma_test_src_FilterTapSystolicWvldin.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2025-08-21 13:52:00</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: rx_dma_test_src_FilterTapSystolicWvldin</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: rx_dma_test/LDCR_D/Channelizer_CH1/FilterBank/subFilter/FilterTapSystolicWvldin</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 4</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Model version: 9.535</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a>
</span><span><a class="LN" name="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">module</span> rx_dma_test_src_FilterTapSystolicWvldin
</span><span><a class="LN" name="23">   23   </a>          (clk,
</span><span><a class="LN" name="24">   24   </a>           enb,
</span><span><a class="LN" name="25">   25   </a>           dinReg2_0_re,
</span><span><a class="LN" name="26">   26   </a>           coefIn_0,
</span><span><a class="LN" name="27">   27   </a>           addin,
</span><span><a class="LN" name="28">   28   </a>           dinRegVld,
</span><span><a class="LN" name="29">   29   </a>           dinDly2,
</span><span><a class="LN" name="30">   30   </a>           tapout);
</span><span><a class="LN" name="31">   31   </a>
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="34">   34   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" name="35">   35   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [13:0] dinReg2_0_re;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [13:0] coefIn_0;  <span class="CT">// sfix14_En18</span>
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [47:0] addin;  <span class="CT">// sfix48_En18</span>
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">input</span>   dinRegVld;
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [13:0] dinDly2;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [47:0] tapout;  <span class="CT">// sfix48_En18</span>
</span><span><a class="LN" name="41">   41   </a>
</span><span><a class="LN" name="42">   42   </a>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] fTap_din_reg1;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] fTap_coef_reg1;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] fTap_din_reg2;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] fTap_coef_reg2;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [27:0] fTap_mult_reg;  <span class="CT">// sfix28</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [47:0] fTap_addout_reg;  <span class="CT">// sfix48</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] fTap_din_reg1_next;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] fTap_coef_reg1_next;  <span class="CT">// sfix14_En18</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] fTap_din_reg2_next;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] fTap_coef_reg2_next;  <span class="CT">// sfix14_En18</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [27:0] fTap_mult_reg_next;  <span class="CT">// sfix28_En18</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [47:0] fTap_addout_reg_next;  <span class="CT">// sfix48_En18</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] dinDly2_1;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [47:0] tapout_1;  <span class="CT">// sfix48_En18</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [47:0] fTap_add_cast;  <span class="CT">// sfix48_En18</span>
</span><span><a class="LN" name="58">   58   </a>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">initial</span> <span class="KW">begin</span>
</span><span><a class="LN" name="60">   60   </a>    fTap_din_reg1 = 14'sb00000000000000;
</span><span><a class="LN" name="61">   61   </a>    fTap_coef_reg1 = 14'sb00000000000000;
</span><span><a class="LN" name="62">   62   </a>    fTap_din_reg2 = 14'sb00000000000000;
</span><span><a class="LN" name="63">   63   </a>    fTap_coef_reg2 = 14'sb00000000000000;
</span><span><a class="LN" name="64">   64   </a>    fTap_mult_reg = 28'sb0000000000000000000000000000;
</span><span><a class="LN" name="65">   65   </a>    fTap_addout_reg = 48'sh000000000000;
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="67">   67   </a>
</span><span><a class="LN" name="68">   68   </a>  <span class="CT">// FilterTapSystlicWvldIn</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="70">   70   </a>    <span class="KW">begin</span> : fTap_process
</span><span><a class="LN" name="71">   71   </a>      <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="72">   72   </a>        fTap_din_reg1 &lt;= fTap_din_reg1_next;
</span><span><a class="LN" name="73">   73   </a>        fTap_coef_reg1 &lt;= fTap_coef_reg1_next;
</span><span><a class="LN" name="74">   74   </a>        fTap_din_reg2 &lt;= fTap_din_reg2_next;
</span><span><a class="LN" name="75">   75   </a>        fTap_coef_reg2 &lt;= fTap_coef_reg2_next;
</span><span><a class="LN" name="76">   76   </a>        fTap_mult_reg &lt;= fTap_mult_reg_next;
</span><span><a class="LN" name="77">   77   </a>        fTap_addout_reg &lt;= fTap_addout_reg_next;
</span><span><a class="LN" name="78">   78   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="79">   79   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="80">   80   </a>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">always</span> @(addin, coefIn_0, dinReg2_0_re, dinRegVld, fTap_addout_reg, fTap_coef_reg1,
</span><span><a class="LN" name="82">   82   </a>       fTap_coef_reg2, fTap_din_reg1, fTap_din_reg2, fTap_mult_reg) <span class="KW">begin</span>
</span><span><a class="LN" name="83">   83   </a>    fTap_add_cast = 48'sh000000000000;
</span><span><a class="LN" name="84">   84   </a>    fTap_din_reg1_next = fTap_din_reg1;
</span><span><a class="LN" name="85">   85   </a>    fTap_coef_reg1_next = fTap_coef_reg1;
</span><span><a class="LN" name="86">   86   </a>    fTap_din_reg2_next = fTap_din_reg2;
</span><span><a class="LN" name="87">   87   </a>    fTap_coef_reg2_next = fTap_coef_reg2;
</span><span><a class="LN" name="88">   88   </a>    fTap_mult_reg_next = fTap_mult_reg;
</span><span><a class="LN" name="89">   89   </a>    fTap_addout_reg_next = fTap_addout_reg;
</span><span><a class="LN" name="90">   90   </a>    <span class="KW">if</span> (dinRegVld) <span class="KW">begin</span>
</span><span><a class="LN" name="91">   91   </a>      fTap_add_cast = <b>{</b><b>{</b>20<b>{</b>fTap_mult_reg[27]<b>}</b><b>}</b>, fTap_mult_reg<b>}</b>;
</span><span><a class="LN" name="92">   92   </a>      fTap_addout_reg_next = fTap_add_cast + addin;
</span><span><a class="LN" name="93">   93   </a>      fTap_mult_reg_next = fTap_din_reg2 * fTap_coef_reg2;
</span><span><a class="LN" name="94">   94   </a>      fTap_din_reg2_next = fTap_din_reg1;
</span><span><a class="LN" name="95">   95   </a>      fTap_coef_reg2_next = fTap_coef_reg1;
</span><span><a class="LN" name="96">   96   </a>      fTap_din_reg1_next = dinReg2_0_re;
</span><span><a class="LN" name="97">   97   </a>      fTap_coef_reg1_next = coefIn_0;
</span><span><a class="LN" name="98">   98   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="99">   99   </a>    dinDly2_1 = fTap_din_reg2;
</span><span><a class="LN" name="100">  100   </a>    tapout_1 = fTap_addout_reg;
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="102">  102   </a>
</span><span><a class="LN" name="103">  103   </a>
</span><span><a class="LN" name="104">  104   </a>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">assign</span> dinDly2 = dinDly2_1;
</span><span><a class="LN" name="106">  106   </a>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">assign</span> tapout = tapout_1;
</span><span><a class="LN" name="108">  108   </a>
</span><span><a class="LN" name="109">  109   </a><span class="KW">endmodule</span>  <span class="CT">// rx_dma_test_src_FilterTapSystolicWvldin</span>
</span><span><a class="LN" name="110">  110   </a>
</span><span><a class="LN" name="111">  111   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>