Classic Timing Analyzer report for CPU
Wed Mar 24 15:50:09 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.948 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; AluResult[30]                             ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 40.87 MHz ( period = 24.470 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegALUOutWrite          ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:PC|Saida[0]                ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0] ; clock      ; clock    ; 967          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                           ;            ;          ; 967          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 40.87 MHz ( period = 24.470 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 9.095 ns                ;
; N/A                                     ; 41.16 MHz ( period = 24.294 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 41.16 MHz ( period = 24.294 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 41.38 MHz ( period = 24.166 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.942 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.990 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.890 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.990 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.890 ns                ;
; N/A                                     ; 41.78 MHz ( period = 23.934 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.828 ns                ;
; N/A                                     ; 41.80 MHz ( period = 23.926 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[2]    ; clock      ; clock    ; None                        ; None                      ; 8.870 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.852 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 41.95 MHz ( period = 23.836 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.775 ns                ;
; N/A                                     ; 41.95 MHz ( period = 23.836 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.775 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.808 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.808 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.808 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 42.05 MHz ( period = 23.780 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.747 ns                ;
; N/A                                     ; 42.05 MHz ( period = 23.780 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.747 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.758 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.758 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[2]    ; clock      ; clock    ; None                        ; None                      ; 8.717 ns                ;
; N/A                                     ; 42.47 MHz ( period = 23.548 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.896 ns                ;
; N/A                                     ; 42.50 MHz ( period = 23.532 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.622 ns                ;
; N/A                                     ; 42.50 MHz ( period = 23.532 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.622 ns                ;
; N/A                                     ; 42.55 MHz ( period = 23.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.872 ns                ;
; N/A                                     ; 42.55 MHz ( period = 23.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.872 ns                ;
; N/A                                     ; 42.55 MHz ( period = 23.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.872 ns                ;
; N/A                                     ; 42.57 MHz ( period = 23.488 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 42.57 MHz ( period = 23.488 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 42.57 MHz ( period = 23.488 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 42.57 MHz ( period = 23.488 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 42.57 MHz ( period = 23.488 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 42.60 MHz ( period = 23.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 42.60 MHz ( period = 23.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 42.65 MHz ( period = 23.448 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.574 ns                ;
; N/A                                     ; 42.72 MHz ( period = 23.406 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.554 ns                ;
; N/A                                     ; 42.75 MHz ( period = 23.390 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[2]    ; clock      ; clock    ; None                        ; None                      ; 8.603 ns                ;
; N/A                                     ; 42.89 MHz ( period = 23.316 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.782 ns                ;
; N/A                                     ; 42.92 MHz ( period = 23.300 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 42.92 MHz ( period = 23.300 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.522 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.522 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.580 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.758 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.758 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.758 ns                ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 43.02 MHz ( period = 23.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 43.02 MHz ( period = 23.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 43.05 MHz ( period = 23.230 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.502 ns                ;
; N/A                                     ; 43.05 MHz ( period = 23.230 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.502 ns                ;
; N/A                                     ; 43.08 MHz ( period = 23.210 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.726 ns                ;
; N/A                                     ; 43.38 MHz ( period = 23.052 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 43.38 MHz ( period = 23.052 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 43.54 MHz ( period = 22.968 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.427 ns                ;
; N/A                                     ; 43.66 MHz ( period = 22.906 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.573 ns                ;
; N/A                                     ; 43.66 MHz ( period = 22.904 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[2]    ; clock      ; clock    ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 43.74 MHz ( period = 22.862 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[2]    ; clock      ; clock    ; None                        ; None                      ; 8.329 ns                ;
; N/A                                     ; 43.80 MHz ( period = 22.830 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 43.83 MHz ( period = 22.814 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.254 ns                ;
; N/A                                     ; 43.83 MHz ( period = 22.814 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.254 ns                ;
; N/A                                     ; 43.88 MHz ( period = 22.788 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.786 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.786 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.786 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 43.91 MHz ( period = 22.772 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 43.91 MHz ( period = 22.772 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 43.92 MHz ( period = 22.770 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.232 ns                ;
; N/A                                     ; 43.92 MHz ( period = 22.770 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.232 ns                ;
; N/A                                     ; 43.92 MHz ( period = 22.770 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.232 ns                ;
; N/A                                     ; 43.92 MHz ( period = 22.770 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.232 ns                ;
; N/A                                     ; 43.92 MHz ( period = 22.770 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.232 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.758 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.758 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 43.96 MHz ( period = 22.748 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.333 ns                ;
; N/A                                     ; 43.96 MHz ( period = 22.748 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.333 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.744 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.484 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.744 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.484 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.744 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.484 ns                ;
; N/A                                     ; 43.98 MHz ( period = 22.736 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.313 ns                ;
; N/A                                     ; 44.00 MHz ( period = 22.728 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.212 ns                ;
; N/A                                     ; 44.00 MHz ( period = 22.728 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.212 ns                ;
; N/A                                     ; 44.00 MHz ( period = 22.728 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.212 ns                ;
; N/A                                     ; 44.00 MHz ( period = 22.728 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.212 ns                ;
; N/A                                     ; 44.00 MHz ( period = 22.728 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.212 ns                ;
; N/A                                     ; 44.02 MHz ( period = 22.716 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.206 ns                ;
; N/A                                     ; 44.02 MHz ( period = 22.716 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.206 ns                ;
; N/A                                     ; 44.10 MHz ( period = 22.674 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.459 ns                ;
; N/A                                     ; 44.41 MHz ( period = 22.516 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.219 ns                ;
; N/A                                     ; 44.41 MHz ( period = 22.516 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.219 ns                ;
; N/A                                     ; 44.65 MHz ( period = 22.394 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.068 ns                ;
; N/A                                     ; 44.94 MHz ( period = 22.250 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.059 ns                ;
; N/A                                     ; 45.01 MHz ( period = 22.218 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 45.01 MHz ( period = 22.218 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 45.03 MHz ( period = 22.208 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 45.07 MHz ( period = 22.188 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.205 ns                ;
; N/A                                     ; 45.15 MHz ( period = 22.146 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 45.39 MHz ( period = 22.030 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.965 ns                ;
; N/A                                     ; 45.39 MHz ( period = 22.030 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.965 ns                ;
; N/A                                     ; 45.48 MHz ( period = 21.988 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.945 ns                ;
; N/A                                     ; 45.48 MHz ( period = 21.988 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.945 ns                ;
; N/A                                     ; 45.77 MHz ( period = 21.850 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[2]    ; clock      ; clock    ; None                        ; None                      ; 7.843 ns                ;
; N/A                                     ; 45.92 MHz ( period = 21.776 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 45.96 MHz ( period = 21.760 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.748 ns                ;
; N/A                                     ; 45.96 MHz ( period = 21.760 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.748 ns                ;
; N/A                                     ; 46.02 MHz ( period = 21.732 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.998 ns                ;
; N/A                                     ; 46.02 MHz ( period = 21.732 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.998 ns                ;
; N/A                                     ; 46.02 MHz ( period = 21.732 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.998 ns                ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.726 ns                ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.726 ns                ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.726 ns                ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.726 ns                ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.726 ns                ;
; N/A                                     ; 46.07 MHz ( period = 21.704 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.720 ns                ;
; N/A                                     ; 46.07 MHz ( period = 21.704 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.720 ns                ;
; N/A                                     ; 46.63 MHz ( period = 21.446 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.586 ns                ;
; N/A                                     ; 46.65 MHz ( period = 21.436 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.581 ns                ;
; N/A                                     ; 46.86 MHz ( period = 21.340 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.497 ns                ;
; N/A                                     ; 47.18 MHz ( period = 21.196 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.553 ns                ;
; N/A                                     ; 47.25 MHz ( period = 21.164 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 47.25 MHz ( period = 21.164 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 47.30 MHz ( period = 21.142 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.433 ns                ;
; N/A                                     ; 47.32 MHz ( period = 21.134 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.699 ns                ;
; N/A                                     ; 47.32 MHz ( period = 21.132 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.428 ns                ;
; N/A                                     ; 47.51 MHz ( period = 21.048 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.354 ns                ;
; N/A                                     ; 47.67 MHz ( period = 20.976 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 47.67 MHz ( period = 20.976 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 47.82 MHz ( period = 20.910 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 47.85 MHz ( period = 20.900 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.314 ns                ;
; N/A                                     ; 47.88 MHz ( period = 20.886 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.273 ns                ;
; N/A                                     ; 47.91 MHz ( period = 20.872 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 47.91 MHz ( period = 20.872 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCSource[2]    ; clock      ; clock    ; None                        ; None                      ; 7.272 ns                ;
; N/A                                     ; 48.26 MHz ( period = 20.722 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.451 ns                ;
; N/A                                     ; 48.29 MHz ( period = 20.710 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 48.29 MHz ( period = 20.710 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 48.30 MHz ( period = 20.706 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 48.30 MHz ( period = 20.706 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 48.36 MHz ( period = 20.678 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.427 ns                ;
; N/A                                     ; 48.36 MHz ( period = 20.678 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.427 ns                ;
; N/A                                     ; 48.36 MHz ( period = 20.678 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.427 ns                ;
; N/A                                     ; 48.40 MHz ( period = 20.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 48.40 MHz ( period = 20.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 48.40 MHz ( period = 20.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 48.40 MHz ( period = 20.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 48.40 MHz ( period = 20.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 48.43 MHz ( period = 20.650 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 48.43 MHz ( period = 20.650 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 48.65 MHz ( period = 20.556 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 48.73 MHz ( period = 20.520 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:ALUOut|Saida[29]     ; clock      ; clock    ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 48.74 MHz ( period = 20.516 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:ALUOut|Saida[28]     ; clock      ; clock    ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 48.77 MHz ( period = 20.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[2]    ; clock      ; clock    ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 48.79 MHz ( period = 20.494 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 48.95 MHz ( period = 20.430 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.308 ns                ;
; N/A                                     ; 48.96 MHz ( period = 20.424 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.065 ns                ;
; N/A                                     ; 48.99 MHz ( period = 20.414 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 48.99 MHz ( period = 20.414 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 48.99 MHz ( period = 20.414 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 49.05 MHz ( period = 20.386 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 49.05 MHz ( period = 20.386 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 49.05 MHz ( period = 20.386 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 49.06 MHz ( period = 20.382 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.045 ns                ;
; N/A                                     ; 49.07 MHz ( period = 20.380 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 49.07 MHz ( period = 20.380 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.372 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.040 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.370 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.370 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.370 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.370 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.370 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 49.12 MHz ( period = 20.358 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 49.12 MHz ( period = 20.358 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 49.16 MHz ( period = 20.342 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[2]    ; clock      ; clock    ; None                        ; None                      ; 7.048 ns                ;
; N/A                                     ; 49.20 MHz ( period = 20.326 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 49.22 MHz ( period = 20.318 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 49.22 MHz ( period = 20.318 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 49.33 MHz ( period = 20.270 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 49.34 MHz ( period = 20.268 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.227 ns                ;
; N/A                                     ; 49.38 MHz ( period = 20.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 49.38 MHz ( period = 20.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 49.47 MHz ( period = 20.216 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:ALUOut|Saida[29]     ; clock      ; clock    ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 49.48 MHz ( period = 20.212 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:ALUOut|Saida[28]     ; clock      ; clock    ; None                        ; None                      ; 6.969 ns                ;
; N/A                                     ; 49.49 MHz ( period = 20.208 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 49.49 MHz ( period = 20.208 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 49.49 MHz ( period = 20.208 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 49.49 MHz ( period = 20.208 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 49.49 MHz ( period = 20.208 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 49.51 MHz ( period = 20.196 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 49.51 MHz ( period = 20.196 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 49.63 MHz ( period = 20.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 6.951 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 0.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[0]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 0.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxRegData:MuxRegData|MuxRegDataOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]     ; clock      ; clock    ; None                       ; None                       ; 0.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[1]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 0.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 0.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 0.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[3]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxRegData:MuxRegData|MuxRegDataOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.577 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.948 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.680 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.485 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.437 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.416 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.333 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.217 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.201 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.182 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.146 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.049 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.028 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.007 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.974 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.974 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.956 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.953 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.933 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.910 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.876 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.874 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.822 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.804 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.765 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.745 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.722 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.719 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.706 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.690 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.688 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.683 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.675 ns  ; Registrador:A|Saida[2]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.669 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.620 ns  ; Registrador:PC|Saida[1]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.613 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.606 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.593 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.544 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.517 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.503 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.496 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.479 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.477 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.463 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.447 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.445 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.442 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.435 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.424 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.399 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.383 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.363 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.342 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.340 ns  ; Registrador:A|Saida[1]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.327 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.304 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.267 ns  ; Registrador:A|Saida[3]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.262 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.260 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 15.254 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.237 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.234 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.226 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.213 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.212 ns  ; Registrador:A|Saida[2]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.211 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.208 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.190 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.172 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.163 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.157 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.156 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.154 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.126 ns  ; Registrador:PC|Saida[2]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.108 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.107 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 15.087 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.072 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.066 ns  ; Registrador:A|Saida[0]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.040 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.033 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.015 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.999 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.991 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.991 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.990 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.979 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.968 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.963 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.960 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.947 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.943 ns  ; Registrador:PC|Saida[3]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.943 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.936 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.935 ns  ; Registrador:A|Saida[4]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.933 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.928 ns  ; Registrador:A|Saida[2]                  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.920 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.918 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.877 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.876 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.875 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.873 ns  ; Registrador:PC|Saida[1]                 ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.848 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.841 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.836 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.824 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.804 ns  ; Registrador:A|Saida[3]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.804 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.774 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.756 ns  ; Controle:Controle|ALUSrcA               ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.755 ns  ; Registrador:A|Saida[2]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.748 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.727 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.727 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.723 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.713 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.707 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.701 ns  ; Registrador:A|Saida[2]                  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.700 ns  ; Registrador:PC|Saida[1]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.693 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.683 ns  ; Registrador:A|Saida[2]                  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.677 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.663 ns  ; Registrador:PC|Saida[2]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.646 ns  ; Registrador:PC|Saida[1]                 ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.636 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.628 ns  ; Registrador:PC|Saida[1]                 ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.607 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.603 ns  ; Registrador:A|Saida[0]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.601 ns  ; Registrador:A|Saida[2]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.593 ns  ; Registrador:A|Saida[1]                  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.583 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.571 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.558 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 14.557 ns  ; Registrador:PC|Saida[0]                 ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.551 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.546 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.538 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.529 ns  ; Controle:Controle|ALUSrcA               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.528 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.520 ns  ; Registrador:A|Saida[3]                  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.511 ns  ; Controle:Controle|ALUSrcA               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.493 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.492 ns  ; Registrador:A|Saida[2]                  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.490 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.480 ns  ; Registrador:PC|Saida[3]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.472 ns  ; Registrador:A|Saida[4]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.472 ns  ; Registrador:A|Saida[2]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.463 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.457 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.452 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.441 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.439 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.437 ns  ; Registrador:PC|Saida[1]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.429 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.420 ns  ; Registrador:A|Saida[1]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.417 ns  ; Registrador:PC|Saida[1]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.413 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.409 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.409 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.406 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 14.399 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.391 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.385 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.384 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.379 ns  ; Registrador:PC|Saida[2]                 ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.366 ns  ; Registrador:A|Saida[1]                  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.364 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.348 ns  ; Registrador:A|Saida[1]                  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.347 ns  ; Registrador:A|Saida[3]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.343 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.337 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.330 ns  ; Registrador:PC|Saida[0]                 ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.320 ns  ; Controle:Controle|ALUSrcA               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.319 ns  ; Registrador:A|Saida[0]                  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.318 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.317 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.312 ns  ; Registrador:PC|Saida[4]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.312 ns  ; Registrador:PC|Saida[0]                 ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.309 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.300 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.293 ns  ; Registrador:A|Saida[3]                  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.290 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 14.287 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.283 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.275 ns  ; Registrador:A|Saida[3]                  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.266 ns  ; Registrador:A|Saida[1]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.263 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.253 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.245 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.244 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.236 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.230 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.221 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[16] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 15:50:08 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
Info: Clock "clock" has Internal fmax of 40.87 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" and destination register "Controle:Controle|RegALUOutWrite" (period= 24.47 ns)
    Info: + Longest register to register delay is 9.095 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y19_N20; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.299 ns) + CELL(0.272 ns) = 0.571 ns; Loc. = LCCOMB_X14_Y19_N28; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~15'
        Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 1.042 ns; Loc. = LCCOMB_X14_Y19_N22; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~4'
        Info: 4: + IC(0.221 ns) + CELL(0.154 ns) = 1.417 ns; Loc. = LCCOMB_X14_Y19_N12; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~7'
        Info: 5: + IC(0.235 ns) + CELL(0.225 ns) = 1.877 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.800 ns) + CELL(0.053 ns) = 2.730 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.205 ns) + CELL(0.053 ns) = 2.988 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.230 ns) + CELL(0.053 ns) = 3.271 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.371 ns) + CELL(0.053 ns) = 3.695 ns; Loc. = LCCOMB_X10_Y15_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.304 ns) + CELL(0.053 ns) = 4.052 ns; Loc. = LCCOMB_X10_Y15_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.205 ns) + CELL(0.053 ns) = 4.310 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.568 ns) + CELL(0.053 ns) = 4.931 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.221 ns) + CELL(0.053 ns) = 5.205 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.225 ns) + CELL(0.053 ns) = 5.483 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.370 ns) + CELL(0.053 ns) = 5.906 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.312 ns) + CELL(0.053 ns) = 6.271 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[27]~21'
        Info: 17: + IC(0.210 ns) + CELL(0.053 ns) = 6.534 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[29]~17'
        Info: 18: + IC(0.222 ns) + CELL(0.053 ns) = 6.809 ns; Loc. = LCCOMB_X10_Y14_N14; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[30]~9'
        Info: 19: + IC(0.599 ns) + CELL(0.366 ns) = 7.774 ns; Loc. = LCCOMB_X6_Y14_N22; Fanout = 9; COMB Node = 'Controle:Controle|ALUSrcB[1]~4'
        Info: 20: + IC(0.575 ns) + CELL(0.746 ns) = 9.095 ns; Loc. = LCFF_X6_Y13_N13; Fanout = 33; REG Node = 'Controle:Controle|RegALUOutWrite'
        Info: Total cell delay = 2.680 ns ( 29.47 % )
        Info: Total interconnect delay = 6.415 ns ( 70.53 % )
    Info: - Smallest clock skew is -3.050 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1334; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X6_Y13_N13; Fanout = 33; REG Node = 'Controle:Controle|RegALUOutWrite'
            Info: Total cell delay = 1.472 ns ( 59.19 % )
            Info: Total interconnect delay = 1.015 ns ( 40.81 % )
        Info: - Longest clock path from clock "clock" to source register is 5.537 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.099 ns) + CELL(0.712 ns) = 2.665 ns; Loc. = LCFF_X7_Y13_N17; Fanout = 22; REG Node = 'Controle:Controle|ALUSrcB[2]'
            Info: 3: + IC(0.695 ns) + CELL(0.228 ns) = 3.588 ns; Loc. = LCCOMB_X7_Y15_N0; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.018 ns) + CELL(0.000 ns) = 4.606 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.878 ns) + CELL(0.053 ns) = 5.537 ns; Loc. = LCCOMB_X14_Y19_N20; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
            Info: Total cell delay = 1.847 ns ( 33.36 % )
            Info: Total interconnect delay = 3.690 ns ( 66.64 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:PC|Saida[0]" and destination pin or register "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" for clock "clock" (Hold time is 3.421 ns)
    Info: + Largest clock skew is 4.362 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.825 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.051 ns) + CELL(0.712 ns) = 2.617 ns; Loc. = LCFF_X3_Y14_N23; Fanout = 37; REG Node = 'Controle:Controle|PCSource[0]'
            Info: 3: + IC(0.761 ns) + CELL(0.228 ns) = 3.606 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux32~0'
            Info: 4: + IC(2.288 ns) + CELL(0.000 ns) = 5.894 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'MuxPCSource:MuxPCSource|Mux32~0clkctrl'
            Info: 5: + IC(0.878 ns) + CELL(0.053 ns) = 6.825 ns; Loc. = LCCOMB_X14_Y14_N8; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource|MuxPCSourceOut[0]'
            Info: Total cell delay = 1.847 ns ( 27.06 % )
            Info: Total interconnect delay = 4.978 ns ( 72.94 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1334; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X14_Y14_N9; Fanout = 9; REG Node = 'Registrador:PC|Saida[0]'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N9; Fanout = 9; REG Node = 'Registrador:PC|Saida[0]'
        Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux0~0'
        Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 0.847 ns; Loc. = LCCOMB_X14_Y14_N8; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource|MuxPCSourceOut[0]'
        Info: Total cell delay = 0.281 ns ( 33.18 % )
        Info: Total interconnect delay = 0.566 ns ( 66.82 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clock" to destination pin "AluResult[30]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is 16.948 ns
    Info: + Longest clock path from clock "clock" to source register is 5.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(1.099 ns) + CELL(0.712 ns) = 2.665 ns; Loc. = LCFF_X7_Y13_N17; Fanout = 22; REG Node = 'Controle:Controle|ALUSrcB[2]'
        Info: 3: + IC(0.695 ns) + CELL(0.228 ns) = 3.588 ns; Loc. = LCCOMB_X7_Y15_N0; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.018 ns) + CELL(0.000 ns) = 4.606 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.878 ns) + CELL(0.053 ns) = 5.537 ns; Loc. = LCCOMB_X14_Y19_N20; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: Total cell delay = 1.847 ns ( 33.36 % )
        Info: Total interconnect delay = 3.690 ns ( 66.64 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.411 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y19_N20; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.299 ns) + CELL(0.272 ns) = 0.571 ns; Loc. = LCCOMB_X14_Y19_N28; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~15'
        Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 1.042 ns; Loc. = LCCOMB_X14_Y19_N22; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~4'
        Info: 4: + IC(0.221 ns) + CELL(0.154 ns) = 1.417 ns; Loc. = LCCOMB_X14_Y19_N12; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~7'
        Info: 5: + IC(0.235 ns) + CELL(0.225 ns) = 1.877 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.800 ns) + CELL(0.053 ns) = 2.730 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.205 ns) + CELL(0.053 ns) = 2.988 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.230 ns) + CELL(0.053 ns) = 3.271 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.371 ns) + CELL(0.053 ns) = 3.695 ns; Loc. = LCCOMB_X10_Y15_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.304 ns) + CELL(0.053 ns) = 4.052 ns; Loc. = LCCOMB_X10_Y15_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.205 ns) + CELL(0.053 ns) = 4.310 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.568 ns) + CELL(0.053 ns) = 4.931 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.221 ns) + CELL(0.053 ns) = 5.205 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.225 ns) + CELL(0.053 ns) = 5.483 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.370 ns) + CELL(0.053 ns) = 5.906 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.312 ns) + CELL(0.053 ns) = 6.271 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[27]~21'
        Info: 17: + IC(0.210 ns) + CELL(0.053 ns) = 6.534 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[29]~17'
        Info: 18: + IC(0.839 ns) + CELL(0.053 ns) = 7.426 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 3; COMB Node = 'Ula32:Alu|Mux1~0'
        Info: 19: + IC(2.013 ns) + CELL(1.972 ns) = 11.411 ns; Loc. = PIN_E19; Fanout = 0; PIN Node = 'AluResult[30]'
        Info: Total cell delay = 3.540 ns ( 31.02 % )
        Info: Total interconnect delay = 7.871 ns ( 68.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Wed Mar 24 15:50:09 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


