Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  9 19:29:40 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fsm_global_timing_summary_routed.rpt -rpx fsm_global_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm_global
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: CONT/SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 361 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.292     -143.141                     16                  670        0.047        0.000                      0                  670        3.000        0.000                       0                   369  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator         -9.292     -143.141                     16                  652        0.122        0.000                      0                  652        4.500        0.000                       0                   346  
  clk_50MHz_clk_generator           7.421        0.000                      0                   16        0.210        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1       -9.291     -143.127                     16                  652        0.122        0.000                      0                  652        4.500        0.000                       0                   346  
  clk_50MHz_clk_generator_1         7.422        0.000                      0                   16        0.210        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          4.795        0.000                      0                    8        0.142        0.000                      0                    8  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator         -9.292     -143.141                     16                  652        0.047        0.000                      0                  652  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          4.795        0.000                      0                    8        0.142        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.672        0.000                      0                    1        0.184        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.672        0.000                      0                    1        0.184        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.421        0.000                      0                   16        0.136        0.000                      0                   16  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1       -9.292     -143.141                     16                  652        0.047        0.000                      0                  652  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        4.795        0.000                      0                    8        0.142        0.000                      0                    8  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        4.796        0.000                      0                    8        0.143        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.672        0.000                      0                    1        0.184        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.421        0.000                      0                   16        0.136        0.000                      0                   16  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.673        0.000                      0                    1        0.185        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :           16  Failing Endpoints,  Worst Slack       -9.292ns,  Total Violation     -143.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.292ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.214ns  (logic 9.178ns (47.767%)  route 10.036ns (52.233%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.145 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.449    17.594    CONT/output_sample_next12_in[11]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.301    17.895 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.296    18.191    CONT/output_sample[11]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.315 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.315    CONT/output_sample_next[11]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.032     9.024    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -18.315    
  -------------------------------------------------------------------
                         slack                                 -9.292    

Slack (VIOLATED) :        -9.258ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 9.294ns (48.457%)  route 9.886ns (51.543%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.023 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.023    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.252 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.443    17.696    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.310    18.006 r  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.151    18.157    CONT/output_sample[15]_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I0_O)        0.124    18.281 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.281    CONT/output_sample_next[15]
    SLICE_X11Y95         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y95         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y95         FDCE (Setup_fdce_C_D)        0.031     9.023    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -18.281    
  -------------------------------------------------------------------
                         slack                                 -9.258    

Slack (VIOLATED) :        -9.250ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.171ns  (logic 9.150ns (47.728%)  route 10.021ns (52.272%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.112 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.439    17.551    CONT/output_sample_next12_in[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.857 r  CONT/output_sample[6]_i_3/O
                         net (fo=1, routed)           0.291    18.148    CONT/output_sample[6]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.272 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.272    CONT/output_sample_next[6]
    SLICE_X11Y94         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y94         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y94         FDCE (Setup_fdce_C_D)        0.031     9.023    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 -9.250    

Slack (VIOLATED) :        -9.232ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.153ns  (logic 9.267ns (48.383%)  route 9.886ns (51.617%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.229 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.444    17.673    CONT/output_sample_next12_in[10]
    SLICE_X11Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.979 r  CONT/output_sample[10]_i_3/O
                         net (fo=1, routed)           0.151    18.131    CONT/output_sample[10]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.255 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.255    CONT/output_sample_next[10]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.031     9.023    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -9.232    

Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 9.260ns (48.322%)  route 9.903ns (51.678%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.221 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.447    17.668    CONT/output_sample_next12_in[12]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.307    17.975 r  CONT/output_sample[12]_i_3/O
                         net (fo=1, routed)           0.165    18.140    CONT/output_sample[12]_i_3_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.264 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.264    CONT/output_sample_next[12]
    SLICE_X10Y93         FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X10Y93         FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X10Y93         FDCE (Setup_fdce_C_D)        0.077     9.069    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                         -18.264    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.148ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.143ns  (logic 9.035ns (47.197%)  route 10.108ns (52.803%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.008 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.530    17.539    CONT/output_sample_next12_in[5]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.295    17.834 r  CONT/output_sample[5]_i_3/O
                         net (fo=1, routed)           0.287    18.121    CONT/output_sample[5]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.245 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.245    CONT/output_sample_next[5]
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                         -18.245    
  -------------------------------------------------------------------
                         slack                                 -9.148    

Slack (VIOLATED) :        -9.118ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.114ns  (logic 9.143ns (47.834%)  route 9.971ns (52.166%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.104 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.525    17.630    CONT/output_sample_next12_in[8]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.307    17.937 r  CONT/output_sample[8]_i_3/O
                         net (fo=1, routed)           0.154    18.091    CONT/output_sample[8]_i_3_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.215 r  CONT/output_sample[8]_i_1/O
                         net (fo=1, routed)           0.000    18.215    CONT/output_sample_next[8]
    SLICE_X7Y93          FDCE                                         r  CONT/output_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/output_sample_reg[8]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/output_sample_reg[8]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                         -18.215    
  -------------------------------------------------------------------
                         slack                                 -9.118    

Slack (VIOLATED) :        -9.117ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.115ns  (logic 9.152ns (47.880%)  route 9.963ns (52.120%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.125 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.523    17.648    CONT/output_sample_next12_in[9]
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.295    17.943 r  CONT/output_sample[9]_i_3/O
                         net (fo=1, routed)           0.149    18.092    CONT/output_sample[9]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.216    CONT/output_sample_next[9]
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.216    
  -------------------------------------------------------------------
                         slack                                 -9.117    

Slack (VIOLATED) :        -9.075ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 8.895ns (46.829%)  route 10.100ns (53.171%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    16.856 r  CONT/output_sample_next00_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.513    17.370    CONT/output_sample_next12_in[4]
    SLICE_X10Y92         LUT6 (Prop_lut6_I4_O)        0.307    17.677 r  CONT/output_sample[4]_i_3/O
                         net (fo=1, routed)           0.295    17.972    CONT/output_sample[4]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  CONT/output_sample[4]_i_1/O
                         net (fo=1, routed)           0.000    18.096    CONT/output_sample_next[4]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[4]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.029     9.021    CONT/output_sample_reg[4]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -18.096    
  -------------------------------------------------------------------
                         slack                                 -9.075    

Slack (VIOLATED) :        -9.045ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.041ns  (logic 9.061ns (47.586%)  route 9.980ns (52.414%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.028 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.531    17.560    CONT/output_sample_next12_in[7]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.301    17.861 r  CONT/output_sample[7]_i_3/O
                         net (fo=1, routed)           0.158    18.019    CONT/output_sample[7]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.124    18.143 r  CONT/output_sample[7]_i_1/O
                         net (fo=1, routed)           0.000    18.143    CONT/output_sample_next[7]
    SLICE_X4Y92          FDCE                                         r  CONT/output_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/output_sample_reg[7]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.031     9.098    CONT/output_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 -9.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CONT/reading_ready_nn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/reading_ready_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.597    -0.567    CONT/clk_100MHz
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_nn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/reading_ready_nn_reg/Q
                         net (fo=1, routed)           0.056    -0.370    CONT/reading_ready_nn
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.866    -0.807    CONT/clk_100MHz
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_n_reg/C
                         clock pessimism              0.240    -0.567    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.075    -0.492    CONT/reading_ready_n_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CONT/address_buf2r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X7Y78          FDCE                                         r  CONT/address_buf2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf2r_reg[2]/Q
                         net (fo=6, routed)           0.077    -0.353    CONT/address_buf2r[2]
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  CONT/address_buf2r[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    CONT/address_buf2r_next[5]
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[5]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.121    -0.437    CONT/address_buf2r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.594    -0.570    CONT/clk_100MHz
    SLICE_X4Y79          FDCE                                         r  CONT/address_buf3r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  CONT/address_buf3r_reg[4]/Q
                         net (fo=4, routed)           0.075    -0.354    CONT/FSM/address_buf3r_reg[8][4]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  CONT/FSM/memo2_address[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    CONT/memo2_address_next[4]
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.863    -0.810    CONT/clk_100MHz
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[4]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092    -0.465    CONT/memo2_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CONT/address_buf2r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X7Y78          FDCE                                         r  CONT/address_buf2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf2r_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.309    CONT/address_buf2r[0]
    SLICE_X6Y78          LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  CONT/address_buf2r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    CONT/address_buf2r_next[4]
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[4]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.120    -0.438    CONT/address_buf2r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.590%)  route 0.098ns (34.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X4Y78          FDCE                                         r  CONT/address_buf3r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf3r_reg[7]/Q
                         net (fo=3, routed)           0.098    -0.333    CONT/FSM/address_buf3r_reg[8][7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  CONT/FSM/memo2_address[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    CONT/memo2_address_next[7]
    SLICE_X5Y78          FDRE                                         r  CONT/memo2_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X5Y78          FDRE                                         r  CONT/memo2_address_reg[7]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092    -0.466    CONT/memo2_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.594    -0.570    CONT/clk_100MHz
    SLICE_X4Y79          FDCE                                         r  CONT/address_buf3r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  CONT/address_buf3r_reg[5]/Q
                         net (fo=5, routed)           0.108    -0.321    CONT/FSM/address_buf3r_reg[8][5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  CONT/FSM/memo2_address[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    CONT/memo2_address_next[5]
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.863    -0.810    CONT/clk_100MHz
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[5]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092    -0.465    CONT/memo2_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.445%)  route 0.127ns (43.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.571    -0.593    CONT/WIN2/clk_100MHz
    SLICE_X12Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  CONT/WIN2/result_pre_reg[19]/Q
                         net (fo=2, routed)           0.127    -0.303    CONT/win_result2[4]
    SLICE_X12Y86         FDCE                                         r  CONT/read_buffer3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.841    -0.832    CONT/clk_100MHz
    SLICE_X12Y86         FDCE                                         r  CONT/read_buffer3_reg[4]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y86         FDCE (Hold_fdce_C_D)         0.076    -0.502    CONT/read_buffer3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/address_buf2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.077%)  route 0.131ns (40.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.597    -0.567    CONT/clk_100MHz
    SLICE_X0Y81          FDCE                                         r  CONT/address_buf2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/address_buf2_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.295    CONT/address_buf2[0]
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.048    -0.247 r  CONT/address_buf2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    CONT/address_buf2[2]_i_1_n_0
    SLICE_X1Y81          FDCE                                         r  CONT/address_buf2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.868    -0.805    CONT/clk_100MHz
    SLICE_X1Y81          FDCE                                         r  CONT/address_buf2_reg[2]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.107    -0.447    CONT/address_buf2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.596    -0.568    CONT/clk_100MHz
    SLICE_X7Y81          FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/memo1_address_reg[7]/Q
                         net (fo=1, routed)           0.300    -0.127    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.881    -0.792    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.334    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.667%)  route 0.131ns (44.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.568    -0.596    CONT/WIN2/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  CONT/WIN2/result_pre_reg[21]/Q
                         net (fo=2, routed)           0.131    -0.302    CONT/win_result2[6]
    SLICE_X11Y83         FDCE                                         r  CONT/read_buffer2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.839    -0.834    CONT/clk_100MHz
    SLICE_X11Y83         FDCE                                         r  CONT/read_buffer2_reg[6]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X11Y83         FDCE (Hold_fdce_C_D)         0.071    -0.509    CONT/read_buffer2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y94      CONT/DATA_OUTr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y96      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y96      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y96      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y94      CONT/DATA_OUTr_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y81     CONT/WIN1/result_pre_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y81     CONT/WIN1/result_pre_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y80      CONT/address_buf0_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y80      CONT/address_buf0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.936ns (37.264%)  route 1.576ns (62.736%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.664     1.354    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.327     1.681 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.681    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.029     9.101    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.936ns (37.310%)  route 1.573ns (62.690%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.660     1.351    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.327     1.678 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.678    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.103    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.936ns (37.431%)  route 1.565ns (62.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.652     1.343    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT6 (Prop_lut6_I3_O)        0.327     1.670 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.670    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.103    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.962ns (37.906%)  route 1.576ns (62.094%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.664     1.354    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.353     1.707 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.707    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.147    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.376%)  route 1.394ns (70.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.873     0.498    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.622 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.521     1.143    CONT/SAMP/p_0_in
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.043     9.051    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.580ns (32.490%)  route 1.205ns (67.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.873     0.498    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.622 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.332     0.954    CONT/SAMP/p_0_in
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.062     9.032    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.718ns (44.169%)  route 0.908ns (55.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.908     0.495    CONT/SAMP/mc_reg_0
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.299     0.794 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.794    CONT/SAMP/plusOp[1]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.029     9.123    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.746ns (45.115%)  route 0.908ns (54.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.908     0.495    CONT/SAMP/mc_reg_0
    SLICE_X1Y106         LUT1 (Prop_lut1_I0_O)        0.327     0.822 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000     0.822    CONT/SAMP/mc_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.865%)  route 0.912ns (61.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.124     0.661 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.661    CONT/SAMP/plusOp[4]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.031     9.125    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.646%)  route 0.883ns (60.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.883     0.508    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.632 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.632    CONT/SAMP/plusOp[5]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.032     9.126    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  8.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.075    -0.363    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X0Y106         LUT6 (Prop_lut6_I5_O)        0.099    -0.264 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.486%)  route 0.132ns (41.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.132    -0.293    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.461    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.048%)  route 0.146ns (43.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.279    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    CONT/SAMP/plusOp[5]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.043    -0.202 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[3]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.107    -0.459    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.650%)  route 0.177ns (48.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.177    -0.248    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT5 (Prop_lut5_I1_O)        0.048    -0.200 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.459    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.308    CONT/SAMP/sc_next
    SLICE_X1Y106         LUT5 (Prop_lut5_I3_O)        0.098    -0.210 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[4]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.250%)  route 0.177ns (48.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.177    -0.248    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.091    -0.475    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.178    -0.247    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[1]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.091    -0.475    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[2]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.656%)  route 0.231ns (64.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.231    -0.207    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.013    -0.537    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y100     CONT/SAMP/init_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y100     CONT/SAMP/init_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y100     CONT/SAMP/init_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.291ns,  Total Violation     -143.127ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.291ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.214ns  (logic 9.178ns (47.767%)  route 10.036ns (52.233%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.145 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.449    17.594    CONT/output_sample_next12_in[11]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.301    17.895 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.296    18.191    CONT/output_sample[11]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.315 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.315    CONT/output_sample_next[11]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.993    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.032     9.025    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                         -18.315    
  -------------------------------------------------------------------
                         slack                                 -9.291    

Slack (VIOLATED) :        -9.257ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 9.294ns (48.457%)  route 9.886ns (51.543%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.023 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.023    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.252 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.443    17.696    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.310    18.006 r  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.151    18.157    CONT/output_sample[15]_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I0_O)        0.124    18.281 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.281    CONT/output_sample_next[15]
    SLICE_X11Y95         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y95         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.993    
    SLICE_X11Y95         FDCE (Setup_fdce_C_D)        0.031     9.024    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -18.281    
  -------------------------------------------------------------------
                         slack                                 -9.257    

Slack (VIOLATED) :        -9.249ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.171ns  (logic 9.150ns (47.728%)  route 10.021ns (52.272%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.112 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.439    17.551    CONT/output_sample_next12_in[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.857 r  CONT/output_sample[6]_i_3/O
                         net (fo=1, routed)           0.291    18.148    CONT/output_sample[6]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.272 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.272    CONT/output_sample_next[6]
    SLICE_X11Y94         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y94         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.993    
    SLICE_X11Y94         FDCE (Setup_fdce_C_D)        0.031     9.024    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 -9.249    

Slack (VIOLATED) :        -9.231ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.153ns  (logic 9.267ns (48.383%)  route 9.886ns (51.617%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.229 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.444    17.673    CONT/output_sample_next12_in[10]
    SLICE_X11Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.979 r  CONT/output_sample[10]_i_3/O
                         net (fo=1, routed)           0.151    18.131    CONT/output_sample[10]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.255 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.255    CONT/output_sample_next[10]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.993    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.031     9.024    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -9.231    

Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 9.260ns (48.322%)  route 9.903ns (51.678%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.221 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.447    17.668    CONT/output_sample_next12_in[12]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.307    17.975 r  CONT/output_sample[12]_i_3/O
                         net (fo=1, routed)           0.165    18.140    CONT/output_sample[12]_i_3_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.264 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.264    CONT/output_sample_next[12]
    SLICE_X10Y93         FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X10Y93         FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.993    
    SLICE_X10Y93         FDCE (Setup_fdce_C_D)        0.077     9.070    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                         -18.264    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.147ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.143ns  (logic 9.035ns (47.197%)  route 10.108ns (52.803%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.008 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.530    17.539    CONT/output_sample_next12_in[5]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.295    17.834 r  CONT/output_sample[5]_i_3/O
                         net (fo=1, routed)           0.287    18.121    CONT/output_sample[5]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.245 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.245    CONT/output_sample_next[5]
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                         -18.245    
  -------------------------------------------------------------------
                         slack                                 -9.147    

Slack (VIOLATED) :        -9.117ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.114ns  (logic 9.143ns (47.834%)  route 9.971ns (52.166%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.104 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.525    17.630    CONT/output_sample_next12_in[8]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.307    17.937 r  CONT/output_sample[8]_i_3/O
                         net (fo=1, routed)           0.154    18.091    CONT/output_sample[8]_i_3_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.215 r  CONT/output_sample[8]_i_1/O
                         net (fo=1, routed)           0.000    18.215    CONT/output_sample_next[8]
    SLICE_X7Y93          FDCE                                         r  CONT/output_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/output_sample_reg[8]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.069    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/output_sample_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                         -18.215    
  -------------------------------------------------------------------
                         slack                                 -9.117    

Slack (VIOLATED) :        -9.116ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.115ns  (logic 9.152ns (47.880%)  route 9.963ns (52.120%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.125 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.523    17.648    CONT/output_sample_next12_in[9]
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.295    17.943 r  CONT/output_sample[9]_i_3/O
                         net (fo=1, routed)           0.149    18.092    CONT/output_sample[9]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.216    CONT/output_sample_next[9]
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -18.216    
  -------------------------------------------------------------------
                         slack                                 -9.116    

Slack (VIOLATED) :        -9.074ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 8.895ns (46.829%)  route 10.100ns (53.171%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    16.856 r  CONT/output_sample_next00_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.513    17.370    CONT/output_sample_next12_in[4]
    SLICE_X10Y92         LUT6 (Prop_lut6_I4_O)        0.307    17.677 r  CONT/output_sample[4]_i_3/O
                         net (fo=1, routed)           0.295    17.972    CONT/output_sample[4]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  CONT/output_sample[4]_i_1/O
                         net (fo=1, routed)           0.000    18.096    CONT/output_sample_next[4]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[4]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.993    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.029     9.022    CONT/output_sample_reg[4]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                         -18.096    
  -------------------------------------------------------------------
                         slack                                 -9.074    

Slack (VIOLATED) :        -9.044ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.041ns  (logic 9.061ns (47.586%)  route 9.980ns (52.414%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.028 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.531    17.560    CONT/output_sample_next12_in[7]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.301    17.861 r  CONT/output_sample[7]_i_3/O
                         net (fo=1, routed)           0.158    18.019    CONT/output_sample[7]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.124    18.143 r  CONT/output_sample[7]_i_1/O
                         net (fo=1, routed)           0.000    18.143    CONT/output_sample_next[7]
    SLICE_X4Y92          FDCE                                         r  CONT/output_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/output_sample_reg[7]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.068    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 -9.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CONT/reading_ready_nn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/reading_ready_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.597    -0.567    CONT/clk_100MHz
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_nn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/reading_ready_nn_reg/Q
                         net (fo=1, routed)           0.056    -0.370    CONT/reading_ready_nn
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.866    -0.807    CONT/clk_100MHz
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_n_reg/C
                         clock pessimism              0.240    -0.567    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.075    -0.492    CONT/reading_ready_n_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CONT/address_buf2r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X7Y78          FDCE                                         r  CONT/address_buf2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf2r_reg[2]/Q
                         net (fo=6, routed)           0.077    -0.353    CONT/address_buf2r[2]
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  CONT/address_buf2r[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    CONT/address_buf2r_next[5]
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[5]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.121    -0.437    CONT/address_buf2r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.594    -0.570    CONT/clk_100MHz
    SLICE_X4Y79          FDCE                                         r  CONT/address_buf3r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  CONT/address_buf3r_reg[4]/Q
                         net (fo=4, routed)           0.075    -0.354    CONT/FSM/address_buf3r_reg[8][4]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  CONT/FSM/memo2_address[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    CONT/memo2_address_next[4]
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.863    -0.810    CONT/clk_100MHz
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[4]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092    -0.465    CONT/memo2_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CONT/address_buf2r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X7Y78          FDCE                                         r  CONT/address_buf2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf2r_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.309    CONT/address_buf2r[0]
    SLICE_X6Y78          LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  CONT/address_buf2r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    CONT/address_buf2r_next[4]
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[4]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.120    -0.438    CONT/address_buf2r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.590%)  route 0.098ns (34.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X4Y78          FDCE                                         r  CONT/address_buf3r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf3r_reg[7]/Q
                         net (fo=3, routed)           0.098    -0.333    CONT/FSM/address_buf3r_reg[8][7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  CONT/FSM/memo2_address[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    CONT/memo2_address_next[7]
    SLICE_X5Y78          FDRE                                         r  CONT/memo2_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X5Y78          FDRE                                         r  CONT/memo2_address_reg[7]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092    -0.466    CONT/memo2_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.594    -0.570    CONT/clk_100MHz
    SLICE_X4Y79          FDCE                                         r  CONT/address_buf3r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  CONT/address_buf3r_reg[5]/Q
                         net (fo=5, routed)           0.108    -0.321    CONT/FSM/address_buf3r_reg[8][5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  CONT/FSM/memo2_address[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    CONT/memo2_address_next[5]
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.863    -0.810    CONT/clk_100MHz
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[5]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092    -0.465    CONT/memo2_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.445%)  route 0.127ns (43.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.571    -0.593    CONT/WIN2/clk_100MHz
    SLICE_X12Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  CONT/WIN2/result_pre_reg[19]/Q
                         net (fo=2, routed)           0.127    -0.303    CONT/win_result2[4]
    SLICE_X12Y86         FDCE                                         r  CONT/read_buffer3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.841    -0.832    CONT/clk_100MHz
    SLICE_X12Y86         FDCE                                         r  CONT/read_buffer3_reg[4]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y86         FDCE (Hold_fdce_C_D)         0.076    -0.502    CONT/read_buffer3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/address_buf2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.077%)  route 0.131ns (40.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.597    -0.567    CONT/clk_100MHz
    SLICE_X0Y81          FDCE                                         r  CONT/address_buf2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/address_buf2_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.295    CONT/address_buf2[0]
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.048    -0.247 r  CONT/address_buf2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    CONT/address_buf2[2]_i_1_n_0
    SLICE_X1Y81          FDCE                                         r  CONT/address_buf2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.868    -0.805    CONT/clk_100MHz
    SLICE_X1Y81          FDCE                                         r  CONT/address_buf2_reg[2]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.107    -0.447    CONT/address_buf2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.596    -0.568    CONT/clk_100MHz
    SLICE_X7Y81          FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/memo1_address_reg[7]/Q
                         net (fo=1, routed)           0.300    -0.127    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.881    -0.792    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.334    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.667%)  route 0.131ns (44.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.568    -0.596    CONT/WIN2/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  CONT/WIN2/result_pre_reg[21]/Q
                         net (fo=2, routed)           0.131    -0.302    CONT/win_result2[6]
    SLICE_X11Y83         FDCE                                         r  CONT/read_buffer2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.839    -0.834    CONT/clk_100MHz
    SLICE_X11Y83         FDCE                                         r  CONT/read_buffer2_reg[6]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X11Y83         FDCE (Hold_fdce_C_D)         0.071    -0.509    CONT/read_buffer2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y94      CONT/DATA_OUTr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y96      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y96      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y96      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y94      CONT/DATA_OUTr_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      CONT/WIN1/result_pre_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y81     CONT/WIN1/result_pre_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y81     CONT/WIN1/result_pre_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     CONT/WIN2/result_pre_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y80      CONT/address_buf0_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y80      CONT/address_buf0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.936ns (37.264%)  route 1.576ns (62.736%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.664     1.354    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.327     1.681 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.681    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.029     9.102    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.936ns (37.310%)  route 1.573ns (62.690%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.660     1.351    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.327     1.678 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.678    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.104    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.936ns (37.431%)  route 1.565ns (62.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.652     1.343    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT6 (Prop_lut6_I3_O)        0.327     1.670 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.670    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.104    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.962ns (37.906%)  route 1.576ns (62.094%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.664     1.354    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.353     1.707 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.707    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.148    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.909ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.376%)  route 1.394ns (70.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.873     0.498    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.622 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.521     1.143    CONT/SAMP/p_0_in
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.043     9.052    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  7.909    

Slack (MET) :             8.079ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.580ns (32.490%)  route 1.205ns (67.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.873     0.498    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.622 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.332     0.954    CONT/SAMP/p_0_in
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.062     9.033    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  8.079    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.718ns (44.169%)  route 0.908ns (55.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.908     0.495    CONT/SAMP/mc_reg_0
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.299     0.794 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.794    CONT/SAMP/plusOp[1]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.029     9.124    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.746ns (45.115%)  route 0.908ns (54.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.908     0.495    CONT/SAMP/mc_reg_0
    SLICE_X1Y106         LUT1 (Prop_lut1_I0_O)        0.327     0.822 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000     0.822    CONT/SAMP/mc_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.075     9.170    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  8.348    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.865%)  route 0.912ns (61.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.124     0.661 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.661    CONT/SAMP/plusOp[4]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.031     9.126    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.646%)  route 0.883ns (60.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.883     0.508    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.632 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.632    CONT/SAMP/plusOp[5]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.032     9.127    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  8.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.075    -0.363    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X0Y106         LUT6 (Prop_lut6_I5_O)        0.099    -0.264 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.486%)  route 0.132ns (41.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.132    -0.293    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.461    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.048%)  route 0.146ns (43.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.279    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    CONT/SAMP/plusOp[5]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.043    -0.202 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[3]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.107    -0.459    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.650%)  route 0.177ns (48.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.177    -0.248    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT5 (Prop_lut5_I1_O)        0.048    -0.200 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.459    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.308    CONT/SAMP/sc_next
    SLICE_X1Y106         LUT5 (Prop_lut5_I3_O)        0.098    -0.210 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[4]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.250%)  route 0.177ns (48.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.177    -0.248    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.091    -0.475    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.178    -0.247    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[1]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.091    -0.475    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[2]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.474    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.656%)  route 0.231ns (64.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.231    -0.207    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.013    -0.537    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y106     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y106     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y100     CONT/SAMP/init_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y100     CONT/SAMP/init_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y106     CONT/SAMP/count_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y100     CONT/SAMP/init_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.355ns (27.945%)  route 3.494ns (72.055%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.978     3.719    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.299     4.018 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.018    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.355ns (27.987%)  route 3.487ns (72.013%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.971     3.711    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.299     4.010 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.010    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.355ns (32.274%)  route 2.843ns (67.726%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.328     3.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.299     3.367 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.367    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.077     8.861    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.963ns (23.566%)  route 3.123ns (76.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.392 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.739     3.131    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.255 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.255    CONT/SAMP/control_next[0]
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.865ns (22.889%)  route 2.914ns (77.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.150     2.418 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.530     2.948    CONT/SAMP/control_next[2]
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)       -0.249     8.535    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.963ns (24.432%)  route 2.979ns (75.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.392 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.594     2.986    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     3.110 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     3.110    CONT/SAMP/control_next[1]
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.715ns (28.244%)  route 1.817ns (71.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.817     1.404    CONT/SAMP/enable_shift_reg
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.296     1.700 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.700    CONT/enable_shift_next
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.032     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.715ns (38.600%)  route 1.137ns (61.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.137     0.725    CONT/SAMP/enable_shift_reg
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.296     1.021 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.021    CONT/SAMP/init_next_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.029     8.797    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  7.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.226ns (30.281%)  route 0.520ns (69.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.520     0.082    CONT/SAMP/enable_shift_reg
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.098     0.180 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.180    CONT/SAMP/init_next_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.868    -0.804    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.194    -0.053    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     0.038    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.626     0.201    CONT/SAMP/CLK
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.246    CONT/SAMP/control_next[1]
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.928%)  route 0.596ns (72.072%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.537     0.112    CONT/SAMP/CLK
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.157 f  CONT/SAMP/control[0]_i_4/O
                         net (fo=1, routed)           0.059     0.216    CONT/SAMP/control[0]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.261 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    CONT/SAMP/control_next[0]
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.226ns (22.232%)  route 0.791ns (77.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.791     0.352    CONT/SAMP/enable_shift_reg
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.098     0.450 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.450    CONT/enable_shift_next
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.228ns (17.806%)  route 1.052ns (82.194%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.535     0.110    CONT/SAMP/CLK
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.155 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.333     0.487    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.042     0.529 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.185     0.714    CONT/SAMP/control_next[2]
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.013    -0.035    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.441ns (27.833%)  route 1.143ns (72.167%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.114     0.910    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.018 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.120     0.072    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.441ns (24.479%)  route 1.361ns (75.521%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.331     1.127    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.235 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.441ns (24.341%)  route 1.371ns (75.659%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.341     1.138    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.246 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.246    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :           16  Failing Endpoints,  Worst Slack       -9.292ns,  Total Violation     -143.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.292ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.214ns  (logic 9.178ns (47.767%)  route 10.036ns (52.233%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.145 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.449    17.594    CONT/output_sample_next12_in[11]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.301    17.895 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.296    18.191    CONT/output_sample[11]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.315 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.315    CONT/output_sample_next[11]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.032     9.024    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -18.315    
  -------------------------------------------------------------------
                         slack                                 -9.292    

Slack (VIOLATED) :        -9.258ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 9.294ns (48.457%)  route 9.886ns (51.543%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.023 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.023    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.252 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.443    17.696    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.310    18.006 r  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.151    18.157    CONT/output_sample[15]_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I0_O)        0.124    18.281 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.281    CONT/output_sample_next[15]
    SLICE_X11Y95         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y95         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y95         FDCE (Setup_fdce_C_D)        0.031     9.023    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -18.281    
  -------------------------------------------------------------------
                         slack                                 -9.258    

Slack (VIOLATED) :        -9.250ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.171ns  (logic 9.150ns (47.728%)  route 10.021ns (52.272%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.112 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.439    17.551    CONT/output_sample_next12_in[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.857 r  CONT/output_sample[6]_i_3/O
                         net (fo=1, routed)           0.291    18.148    CONT/output_sample[6]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.272 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.272    CONT/output_sample_next[6]
    SLICE_X11Y94         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y94         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y94         FDCE (Setup_fdce_C_D)        0.031     9.023    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 -9.250    

Slack (VIOLATED) :        -9.232ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.153ns  (logic 9.267ns (48.383%)  route 9.886ns (51.617%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.229 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.444    17.673    CONT/output_sample_next12_in[10]
    SLICE_X11Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.979 r  CONT/output_sample[10]_i_3/O
                         net (fo=1, routed)           0.151    18.131    CONT/output_sample[10]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.255 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.255    CONT/output_sample_next[10]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.031     9.023    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -9.232    

Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 9.260ns (48.322%)  route 9.903ns (51.678%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.221 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.447    17.668    CONT/output_sample_next12_in[12]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.307    17.975 r  CONT/output_sample[12]_i_3/O
                         net (fo=1, routed)           0.165    18.140    CONT/output_sample[12]_i_3_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.264 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.264    CONT/output_sample_next[12]
    SLICE_X10Y93         FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X10Y93         FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X10Y93         FDCE (Setup_fdce_C_D)        0.077     9.069    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                         -18.264    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.148ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.143ns  (logic 9.035ns (47.197%)  route 10.108ns (52.803%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.008 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.530    17.539    CONT/output_sample_next12_in[5]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.295    17.834 r  CONT/output_sample[5]_i_3/O
                         net (fo=1, routed)           0.287    18.121    CONT/output_sample[5]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.245 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.245    CONT/output_sample_next[5]
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                         -18.245    
  -------------------------------------------------------------------
                         slack                                 -9.148    

Slack (VIOLATED) :        -9.118ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.114ns  (logic 9.143ns (47.834%)  route 9.971ns (52.166%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.104 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.525    17.630    CONT/output_sample_next12_in[8]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.307    17.937 r  CONT/output_sample[8]_i_3/O
                         net (fo=1, routed)           0.154    18.091    CONT/output_sample[8]_i_3_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.215 r  CONT/output_sample[8]_i_1/O
                         net (fo=1, routed)           0.000    18.215    CONT/output_sample_next[8]
    SLICE_X7Y93          FDCE                                         r  CONT/output_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/output_sample_reg[8]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/output_sample_reg[8]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                         -18.215    
  -------------------------------------------------------------------
                         slack                                 -9.118    

Slack (VIOLATED) :        -9.117ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.115ns  (logic 9.152ns (47.880%)  route 9.963ns (52.120%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.125 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.523    17.648    CONT/output_sample_next12_in[9]
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.295    17.943 r  CONT/output_sample[9]_i_3/O
                         net (fo=1, routed)           0.149    18.092    CONT/output_sample[9]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.216    CONT/output_sample_next[9]
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.216    
  -------------------------------------------------------------------
                         slack                                 -9.117    

Slack (VIOLATED) :        -9.075ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 8.895ns (46.829%)  route 10.100ns (53.171%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    16.856 r  CONT/output_sample_next00_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.513    17.370    CONT/output_sample_next12_in[4]
    SLICE_X10Y92         LUT6 (Prop_lut6_I4_O)        0.307    17.677 r  CONT/output_sample[4]_i_3/O
                         net (fo=1, routed)           0.295    17.972    CONT/output_sample[4]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  CONT/output_sample[4]_i_1/O
                         net (fo=1, routed)           0.000    18.096    CONT/output_sample_next[4]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[4]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.029     9.021    CONT/output_sample_reg[4]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -18.096    
  -------------------------------------------------------------------
                         slack                                 -9.075    

Slack (VIOLATED) :        -9.045ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.041ns  (logic 9.061ns (47.586%)  route 9.980ns (52.414%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.028 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.531    17.560    CONT/output_sample_next12_in[7]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.301    17.861 r  CONT/output_sample[7]_i_3/O
                         net (fo=1, routed)           0.158    18.019    CONT/output_sample[7]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.124    18.143 r  CONT/output_sample[7]_i_1/O
                         net (fo=1, routed)           0.000    18.143    CONT/output_sample_next[7]
    SLICE_X4Y92          FDCE                                         r  CONT/output_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/output_sample_reg[7]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.031     9.098    CONT/output_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 -9.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CONT/reading_ready_nn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/reading_ready_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.597    -0.567    CONT/clk_100MHz
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_nn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/reading_ready_nn_reg/Q
                         net (fo=1, routed)           0.056    -0.370    CONT/reading_ready_nn
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.866    -0.807    CONT/clk_100MHz
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_n_reg/C
                         clock pessimism              0.240    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.075    -0.418    CONT/reading_ready_n_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CONT/address_buf2r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X7Y78          FDCE                                         r  CONT/address_buf2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf2r_reg[2]/Q
                         net (fo=6, routed)           0.077    -0.353    CONT/address_buf2r[2]
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  CONT/address_buf2r[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    CONT/address_buf2r_next[5]
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[5]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.121    -0.363    CONT/address_buf2r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.594    -0.570    CONT/clk_100MHz
    SLICE_X4Y79          FDCE                                         r  CONT/address_buf3r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  CONT/address_buf3r_reg[4]/Q
                         net (fo=4, routed)           0.075    -0.354    CONT/FSM/address_buf3r_reg[8][4]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  CONT/FSM/memo2_address[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    CONT/memo2_address_next[4]
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.863    -0.810    CONT/clk_100MHz
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[4]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092    -0.391    CONT/memo2_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 CONT/address_buf2r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X7Y78          FDCE                                         r  CONT/address_buf2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf2r_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.309    CONT/address_buf2r[0]
    SLICE_X6Y78          LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  CONT/address_buf2r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    CONT/address_buf2r_next[4]
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[4]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.120    -0.364    CONT/address_buf2r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.590%)  route 0.098ns (34.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X4Y78          FDCE                                         r  CONT/address_buf3r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf3r_reg[7]/Q
                         net (fo=3, routed)           0.098    -0.333    CONT/FSM/address_buf3r_reg[8][7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  CONT/FSM/memo2_address[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    CONT/memo2_address_next[7]
    SLICE_X5Y78          FDRE                                         r  CONT/memo2_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X5Y78          FDRE                                         r  CONT/memo2_address_reg[7]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092    -0.392    CONT/memo2_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.594    -0.570    CONT/clk_100MHz
    SLICE_X4Y79          FDCE                                         r  CONT/address_buf3r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  CONT/address_buf3r_reg[5]/Q
                         net (fo=5, routed)           0.108    -0.321    CONT/FSM/address_buf3r_reg[8][5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  CONT/FSM/memo2_address[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    CONT/memo2_address_next[5]
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.863    -0.810    CONT/clk_100MHz
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[5]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092    -0.391    CONT/memo2_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.445%)  route 0.127ns (43.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.571    -0.593    CONT/WIN2/clk_100MHz
    SLICE_X12Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  CONT/WIN2/result_pre_reg[19]/Q
                         net (fo=2, routed)           0.127    -0.303    CONT/win_result2[4]
    SLICE_X12Y86         FDCE                                         r  CONT/read_buffer3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.841    -0.832    CONT/clk_100MHz
    SLICE_X12Y86         FDCE                                         r  CONT/read_buffer3_reg[4]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X12Y86         FDCE (Hold_fdce_C_D)         0.076    -0.428    CONT/read_buffer3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CONT/address_buf2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.077%)  route 0.131ns (40.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.597    -0.567    CONT/clk_100MHz
    SLICE_X0Y81          FDCE                                         r  CONT/address_buf2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/address_buf2_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.295    CONT/address_buf2[0]
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.048    -0.247 r  CONT/address_buf2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    CONT/address_buf2[2]_i_1_n_0
    SLICE_X1Y81          FDCE                                         r  CONT/address_buf2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.868    -0.805    CONT/clk_100MHz
    SLICE_X1Y81          FDCE                                         r  CONT/address_buf2_reg[2]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.107    -0.373    CONT/address_buf2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.596    -0.568    CONT/clk_100MHz
    SLICE_X7Y81          FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/memo1_address_reg[7]/Q
                         net (fo=1, routed)           0.300    -0.127    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.881    -0.792    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
                         clock uncertainty            0.074    -0.442    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.259    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.667%)  route 0.131ns (44.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.568    -0.596    CONT/WIN2/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  CONT/WIN2/result_pre_reg[21]/Q
                         net (fo=2, routed)           0.131    -0.302    CONT/win_result2[6]
    SLICE_X11Y83         FDCE                                         r  CONT/read_buffer2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.839    -0.834    CONT/clk_100MHz
    SLICE_X11Y83         FDCE                                         r  CONT/read_buffer2_reg[6]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X11Y83         FDCE (Hold_fdce_C_D)         0.071    -0.435    CONT/read_buffer2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.355ns (27.945%)  route 3.494ns (72.055%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.978     3.719    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.299     4.018 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.018    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.355ns (27.987%)  route 3.487ns (72.013%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.971     3.711    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.299     4.010 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.010    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.355ns (32.274%)  route 2.843ns (67.726%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.328     3.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.299     3.367 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.367    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.077     8.861    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.963ns (23.566%)  route 3.123ns (76.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.392 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.739     3.131    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.255 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.255    CONT/SAMP/control_next[0]
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.865ns (22.889%)  route 2.914ns (77.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.150     2.418 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.530     2.948    CONT/SAMP/control_next[2]
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)       -0.249     8.535    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.963ns (24.432%)  route 2.979ns (75.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.392 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.594     2.986    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     3.110 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     3.110    CONT/SAMP/control_next[1]
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.715ns (28.244%)  route 1.817ns (71.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.817     1.404    CONT/SAMP/enable_shift_reg
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.296     1.700 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.700    CONT/enable_shift_next
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.032     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.715ns (38.600%)  route 1.137ns (61.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.137     0.725    CONT/SAMP/enable_shift_reg
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.296     1.021 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.021    CONT/SAMP/init_next_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.029     8.797    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  7.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.226ns (30.281%)  route 0.520ns (69.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.520     0.082    CONT/SAMP/enable_shift_reg
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.098     0.180 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.180    CONT/SAMP/init_next_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.868    -0.804    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.194    -0.053    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     0.038    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.626     0.201    CONT/SAMP/CLK
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.246    CONT/SAMP/control_next[1]
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.928%)  route 0.596ns (72.072%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.537     0.112    CONT/SAMP/CLK
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.157 f  CONT/SAMP/control[0]_i_4/O
                         net (fo=1, routed)           0.059     0.216    CONT/SAMP/control[0]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.261 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    CONT/SAMP/control_next[0]
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.226ns (22.232%)  route 0.791ns (77.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.791     0.352    CONT/SAMP/enable_shift_reg
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.098     0.450 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.450    CONT/enable_shift_next
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.228ns (17.806%)  route 1.052ns (82.194%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.535     0.110    CONT/SAMP/CLK
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.155 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.333     0.487    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.042     0.529 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.185     0.714    CONT/SAMP/control_next[2]
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.013    -0.035    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.441ns (27.833%)  route 1.143ns (72.167%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.114     0.910    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.018 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.120     0.072    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.441ns (24.479%)  route 1.361ns (75.521%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.331     1.127    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.235 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.441ns (24.341%)  route 1.371ns (75.659%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.341     1.138    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.246 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.246    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.456ns (24.513%)  route 1.404ns (75.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.709    -0.831    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.404     1.029    CONT/SAMP/init_next
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X5Y100         FDPE (Setup_fdpe_C_D)       -0.067     8.701    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  7.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.378%)  route 0.626ns (81.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.598    -0.566    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.626     0.201    CONT/SAMP/init_next
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.868    -0.804    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.194    -0.053    
    SLICE_X5Y100         FDPE (Hold_fdpe_C_D)         0.070     0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.456ns (24.513%)  route 1.404ns (75.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.709    -0.831    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.404     1.029    CONT/SAMP/init_next
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X5Y100         FDPE (Setup_fdpe_C_D)       -0.067     8.701    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  7.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.378%)  route 0.626ns (81.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.598    -0.566    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.626     0.201    CONT/SAMP/init_next
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.868    -0.804    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.194    -0.053    
    SLICE_X5Y100         FDPE (Hold_fdpe_C_D)         0.070     0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.936ns (37.264%)  route 1.576ns (62.736%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.664     1.354    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.327     1.681 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.681    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.029     9.101    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.936ns (37.310%)  route 1.573ns (62.690%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.660     1.351    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.327     1.678 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.678    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.103    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.936ns (37.431%)  route 1.565ns (62.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.652     1.343    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT6 (Prop_lut6_I3_O)        0.327     1.670 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.670    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.103    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.962ns (37.906%)  route 1.576ns (62.094%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.664     1.354    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.353     1.707 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.707    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.147    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.376%)  route 1.394ns (70.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.873     0.498    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.622 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.521     1.143    CONT/SAMP/p_0_in
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.043     9.051    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.580ns (32.490%)  route 1.205ns (67.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.873     0.498    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.622 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.332     0.954    CONT/SAMP/p_0_in
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.062     9.032    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.718ns (44.169%)  route 0.908ns (55.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.908     0.495    CONT/SAMP/mc_reg_0
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.299     0.794 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.794    CONT/SAMP/plusOp[1]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.029     9.123    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.746ns (45.115%)  route 0.908ns (54.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.908     0.495    CONT/SAMP/mc_reg_0
    SLICE_X1Y106         LUT1 (Prop_lut1_I0_O)        0.327     0.822 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000     0.822    CONT/SAMP/mc_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.865%)  route 0.912ns (61.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.124     0.661 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.661    CONT/SAMP/plusOp[4]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.031     9.125    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.646%)  route 0.883ns (60.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.883     0.508    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.632 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.632    CONT/SAMP/plusOp[5]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.032     9.126    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  8.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.075    -0.363    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X0Y106         LUT6 (Prop_lut6_I5_O)        0.099    -0.264 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.486%)  route 0.132ns (41.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.132    -0.293    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.387    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.048%)  route 0.146ns (43.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.279    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    CONT/SAMP/plusOp[5]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.043    -0.202 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[3]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.107    -0.385    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.650%)  route 0.177ns (48.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.177    -0.248    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT5 (Prop_lut5_I1_O)        0.048    -0.200 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.385    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.308    CONT/SAMP/sc_next
    SLICE_X1Y106         LUT5 (Prop_lut5_I3_O)        0.098    -0.210 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[4]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.250%)  route 0.177ns (48.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.177    -0.248    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.091    -0.401    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.178    -0.247    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[1]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.091    -0.401    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[2]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.656%)  route 0.231ns (64.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.231    -0.207    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.013    -0.463    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.292ns,  Total Violation     -143.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.292ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.214ns  (logic 9.178ns (47.767%)  route 10.036ns (52.233%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.145 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.449    17.594    CONT/output_sample_next12_in[11]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.301    17.895 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.296    18.191    CONT/output_sample[11]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.315 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.315    CONT/output_sample_next[11]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.032     9.024    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -18.315    
  -------------------------------------------------------------------
                         slack                                 -9.292    

Slack (VIOLATED) :        -9.258ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 9.294ns (48.457%)  route 9.886ns (51.543%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.023 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.023    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.252 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.443    17.696    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.310    18.006 r  CONT/output_sample[15]_i_3/O
                         net (fo=1, routed)           0.151    18.157    CONT/output_sample[15]_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I0_O)        0.124    18.281 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.281    CONT/output_sample_next[15]
    SLICE_X11Y95         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y95         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y95         FDCE (Setup_fdce_C_D)        0.031     9.023    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -18.281    
  -------------------------------------------------------------------
                         slack                                 -9.258    

Slack (VIOLATED) :        -9.250ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.171ns  (logic 9.150ns (47.728%)  route 10.021ns (52.272%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.112 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.439    17.551    CONT/output_sample_next12_in[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.857 r  CONT/output_sample[6]_i_3/O
                         net (fo=1, routed)           0.291    18.148    CONT/output_sample[6]_i_3_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.272 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.272    CONT/output_sample_next[6]
    SLICE_X11Y94         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y94         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y94         FDCE (Setup_fdce_C_D)        0.031     9.023    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 -9.250    

Slack (VIOLATED) :        -9.232ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.153ns  (logic 9.267ns (48.383%)  route 9.886ns (51.617%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.229 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.444    17.673    CONT/output_sample_next12_in[10]
    SLICE_X11Y93         LUT6 (Prop_lut6_I4_O)        0.306    17.979 r  CONT/output_sample[10]_i_3/O
                         net (fo=1, routed)           0.151    18.131    CONT/output_sample[10]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.255 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.255    CONT/output_sample_next[10]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.031     9.023    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -9.232    

Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 9.260ns (48.322%)  route 9.903ns (51.678%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.221 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.447    17.668    CONT/output_sample_next12_in[12]
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.307    17.975 r  CONT/output_sample[12]_i_3/O
                         net (fo=1, routed)           0.165    18.140    CONT/output_sample[12]_i_3_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.264 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.264    CONT/output_sample_next[12]
    SLICE_X10Y93         FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X10Y93         FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X10Y93         FDCE (Setup_fdce_C_D)        0.077     9.069    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                         -18.264    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.148ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.143ns  (logic 9.035ns (47.197%)  route 10.108ns (52.803%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.008 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.530    17.539    CONT/output_sample_next12_in[5]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.295    17.834 r  CONT/output_sample[5]_i_3/O
                         net (fo=1, routed)           0.287    18.121    CONT/output_sample[5]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.245 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.245    CONT/output_sample_next[5]
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                         -18.245    
  -------------------------------------------------------------------
                         slack                                 -9.148    

Slack (VIOLATED) :        -9.118ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.114ns  (logic 9.143ns (47.834%)  route 9.971ns (52.166%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.104 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.525    17.630    CONT/output_sample_next12_in[8]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.307    17.937 r  CONT/output_sample[8]_i_3/O
                         net (fo=1, routed)           0.154    18.091    CONT/output_sample[8]_i_3_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.215 r  CONT/output_sample[8]_i_1/O
                         net (fo=1, routed)           0.000    18.215    CONT/output_sample_next[8]
    SLICE_X7Y93          FDCE                                         r  CONT/output_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/output_sample_reg[8]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/output_sample_reg[8]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                         -18.215    
  -------------------------------------------------------------------
                         slack                                 -9.118    

Slack (VIOLATED) :        -9.117ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.115ns  (logic 9.152ns (47.880%)  route 9.963ns (52.120%))
  Logic Levels:           30  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.906 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.906    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.125 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.523    17.648    CONT/output_sample_next12_in[9]
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.295    17.943 r  CONT/output_sample[9]_i_3/O
                         net (fo=1, routed)           0.149    18.092    CONT/output_sample[9]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.216    CONT/output_sample_next[9]
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X5Y93          FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -18.216    
  -------------------------------------------------------------------
                         slack                                 -9.117    

Slack (VIOLATED) :        -9.075ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 8.895ns (46.829%)  route 10.100ns (53.171%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    16.856 r  CONT/output_sample_next00_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.513    17.370    CONT/output_sample_next12_in[4]
    SLICE_X10Y92         LUT6 (Prop_lut6_I4_O)        0.307    17.677 r  CONT/output_sample[4]_i_3/O
                         net (fo=1, routed)           0.295    17.972    CONT/output_sample[4]_i_3_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  CONT/output_sample[4]_i_1/O
                         net (fo=1, routed)           0.000    18.096    CONT/output_sample_next[4]
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.527     8.507    CONT/clk_100MHz
    SLICE_X11Y93         FDCE                                         r  CONT/output_sample_reg[4]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X11Y93         FDCE (Setup_fdce_C_D)        0.029     9.021    CONT/output_sample_reg[4]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -18.096    
  -------------------------------------------------------------------
                         slack                                 -9.075    

Slack (VIOLATED) :        -9.045ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.041ns  (logic 9.061ns (47.586%)  route 9.980ns (52.414%))
  Logic Levels:           29  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.641    -0.899    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/read_buffer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  CONT/read_buffer0_reg[1]/Q
                         net (fo=3, routed)           0.609     0.166    CONT/read_buffer0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  CONT/output_sample_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.290    CONT/output_sample_next3_carry_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.823 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.823    CONT/output_sample_next3_carry_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.146 r  CONT/output_sample_next3_carry__0/O[1]
                         net (fo=7, routed)           0.751     1.898    CONT/output_sample_next3_carry__0_n_6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.306     2.204 r  CONT/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     2.204    CONT/i__carry__0_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.737 r  CONT/output_sample_next3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    CONT/output_sample_next3_inferred__0/i__carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.976 f  CONT/output_sample_next3_inferred__0/i__carry__1/O[2]
                         net (fo=10, routed)          0.856     3.832    CONT/output_sample_next3_inferred__0/i__carry__1_n_5
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.301     4.133 r  CONT/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.133    CONT/i__carry__0_i_7_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.666 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=94, routed)          1.142     5.808    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  CONT/i__carry__0_i_9/O
                         net (fo=19, routed)          0.633     6.565    CONT/i__carry__0_i_9_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.689 r  CONT/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.486     7.175    CONT/i__carry__0_i_3__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.682 r  CONT/output_sample_next1_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    CONT/output_sample_next1_inferred__0/i___35_carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.904 r  CONT/output_sample_next1_inferred__0/i___35_carry__1/O[0]
                         net (fo=3, routed)           0.809     8.713    CONT/output_sample_next1_inferred__0/i___35_carry__1_n_7
    SLICE_X7Y84          LUT5 (Prop_lut5_I3_O)        0.299     9.012 r  CONT/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.567     9.579    CONT/i___92_carry__1_i_10_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.703 r  CONT/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.332    10.035    CONT/i___92_carry__1_i_3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.555 r  CONT/output_sample_next1_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    CONT/output_sample_next1_inferred__0/i___92_carry__1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.878 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/O[1]
                         net (fo=6, routed)           0.486    11.363    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_6
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.306    11.669 r  CONT/i___153_carry_i_1/O
                         net (fo=1, routed)           0.000    11.669    CONT/i___153_carry_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.070 r  CONT/output_sample_next1_inferred__0/i___153_carry/CO[3]
                         net (fo=1, routed)           0.000    12.070    CONT/output_sample_next1_inferred__0/i___153_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.292 r  CONT/output_sample_next1_inferred__0/i___153_carry__0/O[0]
                         net (fo=3, routed)           0.461    12.753    CONT/output_sample_next1_inferred__0/i___153_carry__0_n_7
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.299    13.052 r  CONT/i___198_carry__0_i_3/O
                         net (fo=1, routed)           0.522    13.575    CONT/i___198_carry__0_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.082 r  CONT/output_sample_next1_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.082    CONT/output_sample_next1_inferred__0/i___198_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  CONT/output_sample_next1_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.196    CONT/output_sample_next1_inferred__0/i___198_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.600    14.909    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124    15.033 r  CONT/i__carry_i_6__1/O
                         net (fo=29, routed)          0.461    15.494    CONT/i__carry_i_6__1_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124    15.618 r  CONT/i__carry_i_1__1/O
                         net (fo=2, routed)           0.576    16.194    CONT/i__carry_i_1__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.789 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.028 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.531    17.560    CONT/output_sample_next12_in[7]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.301    17.861 r  CONT/output_sample[7]_i_3/O
                         net (fo=1, routed)           0.158    18.019    CONT/output_sample[7]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.124    18.143 r  CONT/output_sample[7]_i_1/O
                         net (fo=1, routed)           0.000    18.143    CONT/output_sample_next[7]
    SLICE_X4Y92          FDCE                                         r  CONT/output_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.602     8.582    CONT/clk_100MHz
    SLICE_X4Y92          FDCE                                         r  CONT/output_sample_reg[7]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.031     9.098    CONT/output_sample_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 -9.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CONT/reading_ready_nn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/reading_ready_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.597    -0.567    CONT/clk_100MHz
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_nn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/reading_ready_nn_reg/Q
                         net (fo=1, routed)           0.056    -0.370    CONT/reading_ready_nn
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.866    -0.807    CONT/clk_100MHz
    SLICE_X7Y82          FDCE                                         r  CONT/reading_ready_n_reg/C
                         clock pessimism              0.240    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.075    -0.418    CONT/reading_ready_n_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CONT/address_buf2r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X7Y78          FDCE                                         r  CONT/address_buf2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf2r_reg[2]/Q
                         net (fo=6, routed)           0.077    -0.353    CONT/address_buf2r[2]
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  CONT/address_buf2r[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    CONT/address_buf2r_next[5]
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[5]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.121    -0.363    CONT/address_buf2r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.594    -0.570    CONT/clk_100MHz
    SLICE_X4Y79          FDCE                                         r  CONT/address_buf3r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  CONT/address_buf3r_reg[4]/Q
                         net (fo=4, routed)           0.075    -0.354    CONT/FSM/address_buf3r_reg[8][4]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  CONT/FSM/memo2_address[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    CONT/memo2_address_next[4]
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.863    -0.810    CONT/clk_100MHz
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[4]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092    -0.391    CONT/memo2_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 CONT/address_buf2r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X7Y78          FDCE                                         r  CONT/address_buf2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf2r_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.309    CONT/address_buf2r[0]
    SLICE_X6Y78          LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  CONT/address_buf2r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    CONT/address_buf2r_next[4]
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/address_buf2r_reg[4]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.120    -0.364    CONT/address_buf2r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.590%)  route 0.098ns (34.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X4Y78          FDCE                                         r  CONT/address_buf3r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/address_buf3r_reg[7]/Q
                         net (fo=3, routed)           0.098    -0.333    CONT/FSM/address_buf3r_reg[8][7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  CONT/FSM/memo2_address[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    CONT/memo2_address_next[7]
    SLICE_X5Y78          FDRE                                         r  CONT/memo2_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.862    -0.811    CONT/clk_100MHz
    SLICE_X5Y78          FDRE                                         r  CONT/memo2_address_reg[7]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092    -0.392    CONT/memo2_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo2_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.594    -0.570    CONT/clk_100MHz
    SLICE_X4Y79          FDCE                                         r  CONT/address_buf3r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  CONT/address_buf3r_reg[5]/Q
                         net (fo=5, routed)           0.108    -0.321    CONT/FSM/address_buf3r_reg[8][5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  CONT/FSM/memo2_address[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    CONT/memo2_address_next[5]
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.863    -0.810    CONT/clk_100MHz
    SLICE_X5Y79          FDRE                                         r  CONT/memo2_address_reg[5]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092    -0.391    CONT/memo2_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.445%)  route 0.127ns (43.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.571    -0.593    CONT/WIN2/clk_100MHz
    SLICE_X12Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  CONT/WIN2/result_pre_reg[19]/Q
                         net (fo=2, routed)           0.127    -0.303    CONT/win_result2[4]
    SLICE_X12Y86         FDCE                                         r  CONT/read_buffer3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.841    -0.832    CONT/clk_100MHz
    SLICE_X12Y86         FDCE                                         r  CONT/read_buffer3_reg[4]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X12Y86         FDCE (Hold_fdce_C_D)         0.076    -0.428    CONT/read_buffer3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CONT/address_buf2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.077%)  route 0.131ns (40.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.597    -0.567    CONT/clk_100MHz
    SLICE_X0Y81          FDCE                                         r  CONT/address_buf2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/address_buf2_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.295    CONT/address_buf2[0]
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.048    -0.247 r  CONT/address_buf2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    CONT/address_buf2[2]_i_1_n_0
    SLICE_X1Y81          FDCE                                         r  CONT/address_buf2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.868    -0.805    CONT/clk_100MHz
    SLICE_X1Y81          FDCE                                         r  CONT/address_buf2_reg[2]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.107    -0.373    CONT/address_buf2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.596    -0.568    CONT/clk_100MHz
    SLICE_X7Y81          FDCE                                         r  CONT/memo1_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/memo1_address_reg[7]/Q
                         net (fo=1, routed)           0.300    -0.127    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.881    -0.792    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
                         clock uncertainty            0.074    -0.442    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.259    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.667%)  route 0.131ns (44.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.568    -0.596    CONT/WIN2/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  CONT/WIN2/result_pre_reg[21]/Q
                         net (fo=2, routed)           0.131    -0.302    CONT/win_result2[6]
    SLICE_X11Y83         FDCE                                         r  CONT/read_buffer2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.839    -0.834    CONT/clk_100MHz
    SLICE_X11Y83         FDCE                                         r  CONT/read_buffer2_reg[6]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X11Y83         FDCE (Hold_fdce_C_D)         0.071    -0.435    CONT/read_buffer2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.355ns (27.945%)  route 3.494ns (72.055%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.978     3.719    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.299     4.018 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.018    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.355ns (27.987%)  route 3.487ns (72.013%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.971     3.711    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.299     4.010 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.010    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.355ns (32.274%)  route 2.843ns (67.726%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.328     3.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.299     3.367 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.367    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.077     8.861    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.963ns (23.566%)  route 3.123ns (76.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.392 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.739     3.131    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.255 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.255    CONT/SAMP/control_next[0]
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.865ns (22.889%)  route 2.914ns (77.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.150     2.418 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.530     2.948    CONT/SAMP/control_next[2]
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)       -0.249     8.535    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.963ns (24.432%)  route 2.979ns (75.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.392 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.594     2.986    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     3.110 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     3.110    CONT/SAMP/control_next[1]
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.715ns (28.244%)  route 1.817ns (71.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.817     1.404    CONT/SAMP/enable_shift_reg
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.296     1.700 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.700    CONT/enable_shift_next
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.032     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.715ns (38.600%)  route 1.137ns (61.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.137     0.725    CONT/SAMP/enable_shift_reg
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.296     1.021 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.021    CONT/SAMP/init_next_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.029     8.797    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  7.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.226ns (30.281%)  route 0.520ns (69.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.520     0.082    CONT/SAMP/enable_shift_reg
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.098     0.180 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.180    CONT/SAMP/init_next_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.868    -0.804    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.194    -0.053    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     0.038    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.626     0.201    CONT/SAMP/CLK
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.246    CONT/SAMP/control_next[1]
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.928%)  route 0.596ns (72.072%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.537     0.112    CONT/SAMP/CLK
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.157 f  CONT/SAMP/control[0]_i_4/O
                         net (fo=1, routed)           0.059     0.216    CONT/SAMP/control[0]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.261 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    CONT/SAMP/control_next[0]
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.226ns (22.232%)  route 0.791ns (77.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.791     0.352    CONT/SAMP/enable_shift_reg
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.098     0.450 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.450    CONT/enable_shift_next
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.228ns (17.806%)  route 1.052ns (82.194%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.535     0.110    CONT/SAMP/CLK
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.155 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.333     0.487    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.042     0.529 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.185     0.714    CONT/SAMP/control_next[2]
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.013    -0.035    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.441ns (27.833%)  route 1.143ns (72.167%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.114     0.910    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.018 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.120     0.072    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.441ns (24.479%)  route 1.361ns (75.521%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.331     1.127    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.235 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.441ns (24.341%)  route 1.371ns (75.659%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.341     1.138    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.246 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.246    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.355ns (27.945%)  route 3.494ns (72.055%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.978     3.719    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.299     4.018 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.018    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.355ns (27.987%)  route 3.487ns (72.013%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.971     3.711    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.299     4.010 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.010    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.355ns (32.274%)  route 2.843ns (67.726%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.849     1.436    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.296     1.732 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.667     2.399    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     2.523 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5/O
                         net (fo=1, routed)           0.000     2.523    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_5_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     2.740 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.328     3.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.299     3.367 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.367    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.077     8.861    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.963ns (23.566%)  route 3.123ns (76.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.392 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.739     3.131    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.255 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.255    CONT/SAMP/control_next[0]
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.865ns (22.889%)  route 2.914ns (77.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.150     2.418 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.530     2.948    CONT/SAMP/control_next[2]
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)       -0.249     8.535    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.963ns (24.432%)  route 2.979ns (75.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.456     1.044    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.296     1.340 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.928     2.268    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.392 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.594     2.986    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     3.110 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     3.110    CONT/SAMP/control_next[1]
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.715ns (28.244%)  route 1.817ns (71.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.817     1.404    CONT/SAMP/enable_shift_reg
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.296     1.700 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.700    CONT/enable_shift_next
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.032     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.715ns (38.600%)  route 1.137ns (61.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.137     0.725    CONT/SAMP/enable_shift_reg
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.296     1.021 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.021    CONT/SAMP/init_next_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.029     8.798    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  7.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.226ns (30.281%)  route 0.520ns (69.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.520     0.082    CONT/SAMP/enable_shift_reg
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.098     0.180 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.180    CONT/SAMP/init_next_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.868    -0.804    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.194    -0.054    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     0.037    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.906%)  route 0.626ns (77.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.626     0.201    CONT/SAMP/CLK
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.246    CONT/SAMP/control_next[1]
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.928%)  route 0.596ns (72.072%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.537     0.112    CONT/SAMP/CLK
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.157 f  CONT/SAMP/control[0]_i_4/O
                         net (fo=1, routed)           0.059     0.216    CONT/SAMP/control[0]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.261 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    CONT/SAMP/control_next[0]
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y95          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.226ns (22.232%)  route 0.791ns (77.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.791     0.352    CONT/SAMP/enable_shift_reg
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.098     0.450 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.450    CONT/enable_shift_next
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/clk_100MHz
    SLICE_X4Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.228ns (17.806%)  route 1.052ns (82.194%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y105         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.535     0.110    CONT/SAMP/CLK
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.155 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.333     0.487    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.042     0.529 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.185     0.714    CONT/SAMP/control_next[2]
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.013    -0.036    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.441ns (27.833%)  route 1.143ns (72.167%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.114     0.910    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.018 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X6Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.120     0.071    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.441ns (24.479%)  route 1.361ns (75.521%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.331     1.127    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.235 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.441ns (24.341%)  route 1.371ns (75.659%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.800     0.361    CONT/SAMP/enable_shift_reg
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.098     0.459 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7/O
                         net (fo=2, routed)           0.230     0.689    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.000     0.734    CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_4_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.796 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.341     1.138    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.108     1.246 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.246    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X4Y96          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.456ns (24.513%)  route 1.404ns (75.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.709    -0.831    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.404     1.029    CONT/SAMP/init_next
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X5Y100         FDPE (Setup_fdpe_C_D)       -0.067     8.701    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  7.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.378%)  route 0.626ns (81.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.598    -0.566    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.626     0.201    CONT/SAMP/init_next
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.868    -0.804    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.194    -0.053    
    SLICE_X5Y100         FDPE (Hold_fdpe_C_D)         0.070     0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.936ns (37.264%)  route 1.576ns (62.736%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.664     1.354    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.327     1.681 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.681    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.029     9.101    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.936ns (37.310%)  route 1.573ns (62.690%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.660     1.351    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.327     1.678 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.678    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.103    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.936ns (37.431%)  route 1.565ns (62.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.652     1.343    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT6 (Prop_lut6_I3_O)        0.327     1.670 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.670    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.031     9.103    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.962ns (37.906%)  route 1.576ns (62.094%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.153     0.690 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.664     1.354    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.353     1.707 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.707    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.579     9.147    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075     9.147    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.376%)  route 1.394ns (70.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.873     0.498    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.622 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.521     1.143    CONT/SAMP/p_0_in
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.043     9.051    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.580ns (32.490%)  route 1.205ns (67.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.873     0.498    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.622 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.332     0.954    CONT/SAMP/p_0_in
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.062     9.032    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.718ns (44.169%)  route 0.908ns (55.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.908     0.495    CONT/SAMP/mc_reg_0
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.299     0.794 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.794    CONT/SAMP/plusOp[1]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.029     9.123    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.746ns (45.115%)  route 0.908ns (54.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.412 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.908     0.495    CONT/SAMP/mc_reg_0
    SLICE_X1Y106         LUT1 (Prop_lut1_I0_O)        0.327     0.822 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000     0.822    CONT/SAMP/mc_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.865%)  route 0.912ns (61.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.912     0.537    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.124     0.661 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.661    CONT/SAMP/plusOp[4]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.031     9.125    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.646%)  route 0.883ns (60.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.883     0.508    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.632 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.632    CONT/SAMP/plusOp[5]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)        0.032     9.126    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  8.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.075    -0.363    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X0Y106         LUT6 (Prop_lut6_I5_O)        0.099    -0.264 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    CONT/SAMP/plusOp[9]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.486%)  route 0.132ns (41.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.132    -0.293    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    CONT/SAMP/plusOp[6]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092    -0.387    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.048%)  route 0.146ns (43.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.146    -0.279    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    CONT/SAMP/plusOp[5]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.043    -0.202 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[3]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.107    -0.385    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.650%)  route 0.177ns (48.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.177    -0.248    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT5 (Prop_lut5_I1_O)        0.048    -0.200 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[8]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107    -0.385    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.308    CONT/SAMP/sc_next
    SLICE_X1Y106         LUT5 (Prop_lut5_I3_O)        0.098    -0.210 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[4]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.250%)  route 0.177ns (48.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.177    -0.248    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    CONT/SAMP/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.091    -0.401    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.178    -0.247    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[1]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.091    -0.401    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X1Y106         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[2]
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092    -0.400    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.656%)  route 0.231ns (64.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.231    -0.207    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.013    -0.463    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.673ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.456ns (24.513%)  route 1.404ns (75.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         1.709    -0.831    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.404     1.029    CONT/SAMP/init_next
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X5Y100         FDPE (Setup_fdpe_C_D)       -0.067     8.702    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  7.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.378%)  route 0.626ns (81.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=344, routed)         0.598    -0.566    CONT/SAMP/clk_100MHz
    SLICE_X4Y100         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.626     0.201    CONT/SAMP/init_next
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.868    -0.804    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y100         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.194    -0.054    
    SLICE_X5Y100         FDPE (Hold_fdpe_C_D)         0.070     0.016    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.185    





