Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'number' [C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/seven_segment_scanner.v:12]
WARNING: [VRFC 10-3705] select index 7 into 'ripple_carry' is out of bounds [C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/n_bit_ripple_carry_adder.v:26]
WARNING: [VRFC 10-3705] select index 7 into 'ripple_carry' is out of bounds [C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/n_bit_ripple_carry_adder.v:31]
WARNING: [VRFC 10-3705] select index 7 into 'ripple_borrow' is out of bounds [C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/n_bit_ripple_borrow_subtractor.v:26]
WARNING: [VRFC 10-3705] select index 7 into 'ripple_borrow' is out of bounds [C:/Users/nwdev/Vivado/alu/alu.srcs/sources_1/new/n_bit_ripple_borrow_subtractor.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nwdev/Vivado/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/nwdev/Vivado/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.n_bit_ripple_carry_adder_default
Compiling module xil_defaultlib.twos_complement_converter
Compiling module xil_defaultlib.n_bit_memory
Compiling module xil_defaultlib.full_subtractor
Compiling module xil_defaultlib.n_bit_ripple_borrow_subtractor_d...
Compiling module xil_defaultlib.operation_multiplexer
Compiling module xil_defaultlib.unit_multiplexer
Compiling module xil_defaultlib.t_flip_flop
Compiling module xil_defaultlib.ttf_clock_divider_default
Compiling module xil_defaultlib.n_bit_counter(BIT_COUNT=4)
Compiling module xil_defaultlib.seven_segment_scanner
Compiling module xil_defaultlib.seven_segment_decoder
Compiling module xil_defaultlib.seven_segment_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
