TimeQuest Timing Analyzer report for ADS_IIC_SEG_VGA
Sat Jan 20 22:05:44 2018
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
 12. Slow 1200mV 85C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
 17. Slow 1200mV 85C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Slow 1200mV 85C Model Metastability Report
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
 40. Slow 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Hold: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
 45. Slow 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Output Enable Times
 57. Minimum Output Enable Times
 58. Output Disable Times
 59. Minimum Output Disable Times
 60. Slow 1200mV 0C Model Metastability Report
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
 67. Fast 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
 68. Fast 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
 70. Fast 1200mV 0C Model Hold: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
 71. Fast 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
 73. Fast 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Output Enable Times
 84. Minimum Output Enable Times
 85. Output Disable Times
 86. Minimum Output Disable Times
 87. Fast 1200mV 0C Model Metastability Report
 88. Multicorner Timing Analysis Summary
 89. Setup Times
 90. Hold Times
 91. Clock to Output Times
 92. Minimum Clock to Output Times
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Report TCCS
101. Report RSKM
102. Unconstrained Paths
103. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; ADS_IIC_SEG_VGA                                   ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  12.5%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r }   ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; U_pll|altpll_component|auto_generated|pll1|inclk[0] ; { U_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 9.166   ; 109.1 MHz  ; 0.000 ; 4.583   ; 50.00      ; 11        ; 24          ;       ;        ;           ;            ; false    ; clk    ; U_pll|altpll_component|auto_generated|pll1|inclk[0] ; { U_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 200.000 ; 5.0 MHz    ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk    ; U_pll|altpll_component|auto_generated|pll1|inclk[0] ; { U_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 41.83 MHz  ; 41.83 MHz       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 156.27 MHz ; 156.27 MHz      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 159.39 MHz ; 159.39 MHz      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 248.88 MHz ; 248.88 MHz      ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -78.222 ; -1015.196     ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -14.743 ; -124.366      ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.209  ; -0.209        ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 193.726 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.133 ; -0.133        ;
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -0.131 ; -0.858        ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.452  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.452  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -1.487 ; -69.889       ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.277  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.718  ; 0.000         ;
; clk                                               ; 9.858  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 99.715 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'                                                                                                                                          ;
+---------+--------------------+-------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node          ; To Node                                   ; Launch Clock                                      ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------+-------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -78.222 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 80.609     ;
; -78.043 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 80.430     ;
; -78.032 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 80.419     ;
; -77.897 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 80.284     ;
; -77.580 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 79.969     ;
; -77.545 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 79.934     ;
; -77.458 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 79.847     ;
; -77.336 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 79.725     ;
; -77.244 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.630     ;
; -77.077 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.463     ;
; -77.065 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.451     ;
; -77.054 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.440     ;
; -76.925 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.311     ;
; -76.923 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.309     ;
; -76.919 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.305     ;
; -76.898 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.284     ;
; -76.887 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.273     ;
; -76.752 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.138     ;
; -76.746 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.132     ;
; -76.744 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.130     ;
; -76.735 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.121     ;
; -76.733 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 79.119     ;
; -76.602 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.990     ;
; -76.600 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 78.986     ;
; -76.598 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.965      ; 78.984     ;
; -76.573 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.969      ; 78.963     ;
; -76.567 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.955     ;
; -76.480 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.868     ;
; -76.444 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.969      ; 78.834     ;
; -76.435 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.823     ;
; -76.400 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.788     ;
; -76.397 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.969      ; 78.787     ;
; -76.358 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.746     ;
; -76.313 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.701     ;
; -76.283 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.671     ;
; -76.281 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.669     ;
; -76.248 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.636     ;
; -76.246 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.634     ;
; -76.228 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.969      ; 78.618     ;
; -76.191 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.579     ;
; -76.161 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.549     ;
; -76.159 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.547     ;
; -76.112 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.969      ; 78.502     ;
; -76.107 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.969      ; 78.497     ;
; -76.107 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.969      ; 78.497     ;
; -76.066 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.969      ; 78.456     ;
; -76.039 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.427     ;
; -76.037 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.967      ; 78.425     ;
; -75.595 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.984     ;
; -75.466 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.855     ;
; -75.428 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.817     ;
; -75.419 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.808     ;
; -75.299 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.688     ;
; -75.276 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.665     ;
; -75.274 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.663     ;
; -75.252 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.641     ;
; -75.250 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.639     ;
; -75.147 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.536     ;
; -75.145 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.534     ;
; -75.134 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.523     ;
; -75.129 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.518     ;
; -75.129 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.518     ;
; -75.100 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.489     ;
; -75.098 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.487     ;
; -75.088 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.477     ;
; -75.083 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.472     ;
; -74.967 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.356     ;
; -74.962 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.351     ;
; -74.962 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.351     ;
; -74.931 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.320     ;
; -74.929 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.318     ;
; -74.921 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.310     ;
; -74.815 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.204     ;
; -74.813 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.202     ;
; -74.810 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.199     ;
; -74.810 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.199     ;
; -74.808 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.197     ;
; -74.808 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.197     ;
; -74.769 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.158     ;
; -74.767 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 77.156     ;
; -74.434 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.821     ;
; -74.267 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.654     ;
; -74.262 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.649     ;
; -74.255 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.642     ;
; -74.244 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.631     ;
; -74.109 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.496     ;
; -74.088 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.475     ;
; -74.083 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.470     ;
; -74.077 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.464     ;
; -74.072 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.459     ;
; -73.942 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.329     ;
; -73.937 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.324     ;
; -73.927 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.314     ;
; -73.792 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 76.181     ;
; -73.757 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 76.146     ;
; -73.748 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.135     ;
; -73.737 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.966      ; 76.124     ;
; -73.670 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 76.059     ;
; -73.625 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 76.014     ;
; -73.620 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.968      ; 76.009     ;
+---------+--------------------+-------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+---------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -14.743 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.391      ; 24.301     ;
; -14.674 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.391      ; 24.232     ;
; -14.645 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.391      ; 24.203     ;
; -13.685 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 22.771     ;
; -13.616 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 22.702     ;
; -13.587 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 22.673     ;
; -12.939 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.394      ; 22.500     ;
; -11.881 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 20.970     ;
; -11.353 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 20.439     ;
; -11.284 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 20.370     ;
; -11.255 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 20.341     ;
; -10.204 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.394      ; 19.765     ;
; -9.549  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 18.638     ;
; -9.146  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 18.235     ;
; -8.246  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.080     ; 17.333     ;
; -8.177  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.080     ; 17.264     ;
; -8.148  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.080     ; 17.235     ;
; -7.962  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.394      ; 17.523     ;
; -7.435  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 16.521     ;
; -7.366  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 16.452     ;
; -7.337  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 16.423     ;
; -6.904  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 15.993     ;
; -6.814  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 15.903     ;
; -6.442  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.077     ; 15.532     ;
; -5.631  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 14.720     ;
; -5.303  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.393      ; 14.863     ;
; -4.722  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 13.808     ;
; -4.653  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 13.739     ;
; -4.624  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 13.710     ;
; -4.572  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 13.661     ;
; -4.245  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.079     ; 13.333     ;
; -3.741  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 4.389      ;
; -3.707  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.077     ; 12.797     ;
; -3.496  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 4.144      ;
; -3.468  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 4.116      ;
; -3.442  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 4.090      ;
; -3.421  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 4.069      ;
; -3.397  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 4.045      ;
; -3.361  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.394      ; 12.922     ;
; -3.337  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.985      ;
; -3.336  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.984      ;
; -3.286  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.293      ; 4.406      ;
; -3.231  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.879      ;
; -3.199  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.847      ;
; -3.147  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.795      ;
; -3.137  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.785      ;
; -3.083  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.731      ;
; -3.076  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.724      ;
; -3.067  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.715      ;
; -3.017  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.665      ;
; -3.016  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.664      ;
; -3.016  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.664      ;
; -3.014  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.662      ;
; -2.918  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 12.007     ;
; -2.896  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 11.985     ;
; -2.795  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.264      ; 3.886      ;
; -2.794  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.264      ; 3.885      ;
; -2.791  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.264      ; 3.882      ;
; -2.791  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.264      ; 3.882      ;
; -2.754  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.293      ; 3.874      ;
; -2.737  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.302      ; 3.866      ;
; -2.716  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.364      ;
; -2.671  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 3.320      ;
; -2.639  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.287      ;
; -2.592  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.293      ; 3.712      ;
; -2.588  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.236      ;
; -2.506  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 3.155      ;
; -2.502  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 3.151      ;
; -2.495  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.143      ;
; -2.425  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 3.073      ;
; -2.381  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.264      ; 3.472      ;
; -2.380  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.264      ; 3.471      ;
; -2.355  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.180     ; 3.002      ;
; -2.335  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 11.421     ;
; -2.303  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.078     ; 11.392     ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.920      ;
; -2.248  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.180     ; 2.895      ;
; -2.150  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 11.236     ;
; -2.129  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.302      ; 3.258      ;
; -2.104  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 2.752      ;
; -2.081  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 11.167     ;
; -2.052  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.081     ; 11.138     ;
; -2.016  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.400      ; 11.583     ;
; -1.913  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.079     ; 11.001     ;
; -1.903  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 2.551      ;
; -1.903  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 2.551      ;
; -1.897  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.179     ; 2.545      ;
; -1.884  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.302      ; 3.013      ;
; -1.875  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.524      ;
; -1.875  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.178     ; 2.524      ;
+---------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.209 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.103     ; 0.818      ;
; 0.251  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.103     ; 0.858      ;
; 13.601 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 6.285      ;
; 13.735 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 6.151      ;
; 13.738 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 6.148      ;
; 13.835 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 6.051      ;
; 13.904 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 5.982      ;
; 13.981 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 5.905      ;
; 14.052 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 5.834      ;
; 14.607 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 5.279      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.645 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.275      ;
; 14.702 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 5.185      ;
; 14.703 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 5.184      ;
; 14.738 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 5.180      ;
; 14.756 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 5.130      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.859 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.060      ;
; 14.872 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 5.046      ;
; 14.875 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 5.043      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.896 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.024      ;
; 14.930 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.957      ;
; 14.958 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.963      ;
; 14.964 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.923      ;
; 14.965 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.922      ;
; 14.972 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 4.946      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 14.988 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.932      ;
; 15.001 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 4.885      ;
; 15.041 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 4.877      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.060 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.859      ;
; 15.075 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.812      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.092 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.828      ;
; 15.118 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 4.800      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.795      ;
; 15.132 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.755      ;
; 15.136 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.784      ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                       ;
+---------+-----------------------+---------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+---------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 193.726 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 6.192      ;
; 193.818 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.079     ; 6.104      ;
; 193.862 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 6.057      ;
; 193.980 ; IIC:U_IIC|num[2]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.079     ; 5.942      ;
; 194.008 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.911      ;
; 194.164 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.755      ;
; 194.185 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 5.735      ;
; 194.185 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 5.735      ;
; 194.185 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 5.735      ;
; 194.210 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.709      ;
; 194.210 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.709      ;
; 194.210 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.709      ;
; 194.249 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.079     ; 5.673      ;
; 194.268 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 5.652      ;
; 194.375 ; IIC:U_IIC|apr1[0]     ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.544      ;
; 194.449 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.470      ;
; 194.507 ; IIC:U_IIC|cs.S26      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.412      ;
; 194.618 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.301      ;
; 194.697 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[11]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 5.221      ;
; 194.697 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[13]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 5.221      ;
; 194.697 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[14]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 5.221      ;
; 194.697 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[8]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 5.221      ;
; 194.697 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[9]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 5.221      ;
; 194.697 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[10]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 5.221      ;
; 194.697 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[12]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 5.221      ;
; 194.697 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[15]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 5.221      ;
; 194.734 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 5.186      ;
; 194.734 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 5.183      ;
; 194.734 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 5.183      ;
; 194.734 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 5.183      ;
; 194.759 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.160      ;
; 194.846 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 5.071      ;
; 194.846 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 5.071      ;
; 194.846 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 5.071      ;
; 194.888 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 5.032      ;
; 194.892 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 5.028      ;
; 194.908 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.011      ;
; 194.913 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 5.006      ;
; 194.924 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.079     ; 4.998      ;
; 195.037 ; IIC:U_IIC|cnt[6]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.882      ;
; 195.043 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.876      ;
; 195.066 ; IIC:U_IIC|cs.S9       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 4.854      ;
; 195.085 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.079     ; 4.837      ;
; 195.095 ; IIC:U_IIC|scl_h       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 4.823      ;
; 195.098 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.080     ; 4.823      ;
; 195.147 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.772      ;
; 195.147 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[6]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.772      ;
; 195.147 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[7]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.772      ;
; 195.147 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[5]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.772      ;
; 195.152 ; IIC:U_IIC|cs.S4       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.767      ;
; 195.239 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S0     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 4.679      ;
; 195.260 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.659      ;
; 195.278 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.641      ;
; 195.283 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 4.634      ;
; 195.395 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 4.522      ;
; 195.397 ; IIC:U_IIC|cnt[0]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.522      ;
; 195.413 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.506      ;
; 195.437 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 4.480      ;
; 195.448 ; IIC:U_IIC|cnt[1]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.471      ;
; 195.475 ; IIC:U_IIC|config_h[0] ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 4.445      ;
; 195.483 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.436      ;
; 195.521 ; IIC:U_IIC|cs.S28      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.090     ; 4.390      ;
; 195.545 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.374      ;
; 195.549 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 4.368      ;
; 195.550 ; IIC:U_IIC|cs.S10      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.080     ; 4.371      ;
; 195.599 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 4.321      ;
; 195.608 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.311      ;
; 195.639 ; IIC:U_IIC|cnt[2]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.280      ;
; 195.655 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 4.263      ;
; 195.655 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 4.263      ;
; 195.655 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.083     ; 4.263      ;
; 195.665 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.254      ;
; 195.711 ; IIC:U_IIC|slar[0]     ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.080     ; 4.210      ;
; 195.714 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.205      ;
; 195.745 ; IIC:U_IIC|slaw[4]     ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.079     ; 4.177      ;
; 195.750 ; IIC:U_IIC|cs.S17      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.080     ; 4.171      ;
; 195.755 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 4.162      ;
; 195.755 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 4.162      ;
; 195.755 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 4.162      ;
; 195.763 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.087     ; 4.151      ;
; 195.763 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.087     ; 4.151      ;
; 195.763 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.087     ; 4.151      ;
; 195.763 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.087     ; 4.151      ;
; 195.776 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.143      ;
; 195.781 ; IIC:U_IIC|config_l[0] ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.138      ;
; 195.797 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.122      ;
; 195.804 ; IIC:U_IIC|cs.S16      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 4.113      ;
; 195.882 ; IIC:U_IIC|cs.S7       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.080     ; 4.039      ;
; 195.893 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.026      ;
; 195.911 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 4.008      ;
; 195.918 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 4.002      ;
; 195.918 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 4.002      ;
; 195.918 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.081     ; 4.002      ;
; 195.941 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|data_h[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 3.978      ;
; 195.980 ; IIC:U_IIC|num[2]      ; IIC:U_IIC|data_h[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 3.939      ;
; 196.062 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 3.857      ;
; 196.108 ; IIC:U_IIC|cs.S20      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.079     ; 3.814      ;
; 196.116 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 3.803      ;
; 196.133 ; IIC:U_IIC|cnt[6]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.082     ; 3.786      ;
; 196.137 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.084     ; 3.780      ;
+---------+-----------------------+---------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.133 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.764      ;
; 0.349  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.324      ; 0.746      ;
; 0.452  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.544  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.837      ;
; 0.669  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.961      ;
; 0.722  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.014      ;
; 0.724  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.734  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.026      ;
; 0.742  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.753  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.760  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.763  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.805  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.098      ;
; 0.829  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.121      ;
; 0.830  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.122      ;
; 0.924  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.217      ;
; 0.939  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.232      ;
; 1.003  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.298      ;
; 1.008  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.300      ;
; 1.034  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.326      ;
; 1.055  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.347      ;
; 1.094  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.387      ;
; 1.097  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.390      ;
; 1.098  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.098  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.098  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.098  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.098  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.101  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.104  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.396      ;
; 1.107  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'                                                                                                                                                                       ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                      ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.131 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.546      ; 2.197      ;
; -0.116 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.211      ;
; -0.113 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.214      ;
; -0.091 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.236      ;
; -0.089 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.546      ; 2.239      ;
; -0.063 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.264      ;
; -0.061 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.266      ;
; -0.041 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.286      ;
; -0.041 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.286      ;
; -0.024 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.303      ;
; -0.023 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.304      ;
; -0.023 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.304      ;
; -0.023 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.304      ;
; -0.019 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.540      ; 2.303      ;
; 0.009  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.546      ; 2.337      ;
; 0.024  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.351      ;
; 0.027  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.354      ;
; 0.033  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.360      ;
; 0.049  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.376      ;
; 0.051  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.546      ; 2.379      ;
; 0.077  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.404      ;
; 0.079  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.406      ;
; 0.099  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.426      ;
; 0.099  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.426      ;
; 0.116  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.443      ;
; 0.117  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.444      ;
; 0.117  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.444      ;
; 0.117  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.444      ;
; 0.121  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.448      ;
; 0.121  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.540      ; 2.443      ;
; 0.173  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.500      ;
; 0.227  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.546      ; 2.555      ;
; 0.228  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.546      ; 2.556      ;
; 0.242  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.569      ;
; 0.243  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.570      ;
; 0.245  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.572      ;
; 0.246  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.573      ;
; 0.261  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.588      ;
; 0.267  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.594      ;
; 0.268  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.595      ;
; 0.269  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.546      ; 2.597      ;
; 0.270  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.546      ; 2.598      ;
; 0.295  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.622      ;
; 0.296  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.623      ;
; 0.297  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.624      ;
; 0.298  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.625      ;
; 0.317  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.644      ;
; 0.317  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.644      ;
; 0.318  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.645      ;
; 0.318  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.645      ;
; 0.334  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.661      ;
; 0.335  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.662      ;
; 0.335  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.662      ;
; 0.335  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.662      ;
; 0.335  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.662      ;
; 0.336  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.663      ;
; 0.336  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.663      ;
; 0.336  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.663      ;
; 0.339  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.540      ; 2.661      ;
; 0.340  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.540      ; 2.662      ;
; 0.391  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.718      ;
; 0.392  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.719      ;
; 0.479  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.806      ;
; 0.480  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.545      ; 2.807      ;
; 0.511  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 0.802      ;
; 0.536  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 0.828      ;
; 0.649  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 0.941      ;
; 0.650  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 0.942      ;
; 0.651  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 0.943      ;
; 0.652  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[2]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 0.944      ;
; 0.669  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[3]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 0.961      ;
; 0.670  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[3]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 0.962      ;
; 0.724  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[0]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 1.016      ;
; 0.730  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[1]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.081      ; 1.023      ;
; 0.743  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 1.035      ;
; 0.744  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 1.036      ;
; 0.749  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.040      ;
; 0.749  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.040      ;
; 0.790  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[2]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 1.082      ;
; 0.791  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[1]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 1.083      ;
; 0.791  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[6]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 1.083      ;
; 0.806  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[4]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 1.098      ;
; 0.808  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[5]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 1.100      ;
; 0.809  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[0]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.080      ; 1.101      ;
; 0.848  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.139      ;
; 0.932  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.223      ;
; 0.949  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.240      ;
; 0.957  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.248      ;
; 0.960  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.251      ;
; 0.961  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.252      ;
; 0.964  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.255      ;
; 0.967  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.258      ;
; 0.970  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.261      ;
; 0.972  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.263      ;
; 1.007  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.298      ;
; 1.103  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.394      ;
; 1.110  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.401      ;
; 1.119  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.079      ; 1.410      ;
; 1.129  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[1] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.074      ; 1.415      ;
; 1.221  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.075      ; 1.508      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.452 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[10]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[10]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[11]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[11]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[9]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[9]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[8]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[8]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[10]        ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[10]        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[0]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[2]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[3]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[4]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[1]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|vsync        ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|vsync        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[0]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[0]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[1]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[1]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[2]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[2]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[3]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[3]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.719 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.645      ; 1.580      ;
; 0.720 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.645      ; 1.581      ;
; 0.738 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync_1      ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.032      ;
; 0.743 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[18]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[18]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[4]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[21]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[21]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[23]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[23]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[24]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[24]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[25]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[25]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[22]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[22]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.759 ; IIC:U_IIC|data[9]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[17]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.016      ;
; 0.760 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[3]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[3]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[5]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[5]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[7]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[7]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[8]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[8]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[9]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[9]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[10]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[10]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[13]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[13]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[15]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[15]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[9]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[9]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[17]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[17]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[4]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[10]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[10]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[16]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[16]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[6]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[8]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[8]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[0]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.064      ;
; 0.774 ; IIC:U_IIC|data[13]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[21]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.031      ;
; 0.775 ; IIC:U_IIC|data[11]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[19]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.032      ;
; 0.782 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.076      ;
; 0.786 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.080      ;
; 0.792 ; IIC:U_IIC|data[2]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[10]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.186      ; 1.050      ;
; 0.799 ; IIC:U_IIC|data[12]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[20]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.056      ;
; 0.800 ; IIC:U_IIC|data[8]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[16]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.057      ;
; 0.804 ; IIC:U_IIC|data[0]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[8]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.186      ; 1.062      ;
; 0.807 ; IIC:U_IIC|data[10]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[18]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.064      ;
; 0.814 ; IIC:U_IIC|data[6]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[14]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.071      ;
; 0.819 ; IIC:U_IIC|data[4]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[12]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.076      ;
; 0.822 ; IIC:U_IIC|data[7]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[15]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.079      ;
; 0.824 ; IIC:U_IIC|data[1]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[9]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.186      ; 1.082      ;
; 0.832 ; IIC:U_IIC|data[5]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[13]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.089      ;
; 0.886 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.179      ;
; 0.954 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[14]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[14]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.247      ;
; 0.962 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.256      ;
; 0.969 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.263      ;
; 0.971 ; IIC:U_IIC|data[15]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[23]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.228      ;
; 0.973 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.645      ; 1.834      ;
; 0.973 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.645      ; 1.834      ;
; 0.992 ; IIC:U_IIC|data[3]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[11]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.186      ; 1.250      ;
; 1.024 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.684      ; 1.924      ;
; 1.031 ; IIC:U_IIC|data[14]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[22]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.185      ; 1.288      ;
; 1.037 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.184      ; 1.437      ;
; 1.038 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.184      ; 1.438      ;
; 1.038 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.331      ;
; 1.039 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.184      ; 1.439      ;
; 1.097 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.393      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                        ;
+-------+-----------------------+-----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.452 ; IIC:U_IIC|cs.S7       ; IIC:U_IIC|cs.S7       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S17      ; IIC:U_IIC|cs.S17      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S10      ; IIC:U_IIC|cs.S10      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S4       ; IIC:U_IIC|cs.S4       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S24      ; IIC:U_IIC|cs.S24      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|cs.S3       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|cs.S5       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|cs.S11      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S12      ; IIC:U_IIC|cs.S12      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S16      ; IIC:U_IIC|cs.S16      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|cs.S18      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|data_h[3]   ; IIC:U_IIC|data_h[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|data_h[5]   ; IIC:U_IIC|data_h[5]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|data_h[6]   ; IIC:U_IIC|data_h[6]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|data_h[0]   ; IIC:U_IIC|data_h[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|data_h[1]   ; IIC:U_IIC|data_h[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|data_h[2]   ; IIC:U_IIC|data_h[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|data_h[4]   ; IIC:U_IIC|data_h[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|data_h[7]   ; IIC:U_IIC|data_h[7]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|apr1[0]     ; IIC:U_IIC|apr1[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|config_l[0] ; IIC:U_IIC|config_l[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; IIC:U_IIC|link        ; IIC:U_IIC|link        ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|scl_n       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|scl_l       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S0       ; IIC:U_IIC|cs.S0       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S2       ; IIC:U_IIC|cs.S2       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|cs.S6       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|cs.S8       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S9       ; IIC:U_IIC|cs.S9       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S13      ; IIC:U_IIC|cs.S13      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|cs.S15      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S19      ; IIC:U_IIC|cs.S19      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S20      ; IIC:U_IIC|cs.S20      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S21      ; IIC:U_IIC|cs.S21      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|cs.S22      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S23      ; IIC:U_IIC|cs.S23      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S25      ; IIC:U_IIC|cs.S25      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|cs.S27      ; IIC:U_IIC|cs.S27      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|num[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|num[2]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|data_l[1]   ; IIC:U_IIC|data_l[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|data_l[2]   ; IIC:U_IIC|data_l[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|data_l[3]   ; IIC:U_IIC|data_l[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|data_l[4]   ; IIC:U_IIC|data_l[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|data_l[6]   ; IIC:U_IIC|data_l[6]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|data_l[7]   ; IIC:U_IIC|data_l[7]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|data_l[0]   ; IIC:U_IIC|data_l[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|data_l[5]   ; IIC:U_IIC|data_l[5]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|slaw[4]     ; IIC:U_IIC|slaw[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|slar[0]     ; IIC:U_IIC|slar[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|config_h[0] ; IIC:U_IIC|config_h[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|sda_r       ; IIC:U_IIC|sda_r       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IIC:U_IIC|scl_r       ; IIC:U_IIC|scl_r       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|num[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.519 ; IIC:U_IIC|cs.S0       ; IIC:U_IIC|cs.S1       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.812      ;
; 0.527 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|cs.S23      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|apr1[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.822      ;
; 0.529 ; IIC:U_IIC|cs.S20      ; IIC:U_IIC|cs.S21      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.822      ;
; 0.534 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|num[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.827      ;
; 0.566 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.859      ;
; 0.567 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|cs.S27      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.860      ;
; 0.670 ; IIC:U_IIC|cs.S13      ; IIC:U_IIC|cs.S14      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.963      ;
; 0.710 ; IIC:U_IIC|cs.S14      ; IIC:U_IIC|slaw[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.003      ;
; 0.715 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|cs.S9       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.008      ;
; 0.750 ; IIC:U_IIC|cs.S19      ; IIC:U_IIC|cs.S20      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.043      ;
; 0.753 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|cnt[9]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.047      ;
; 0.756 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|cnt[8]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.050      ;
; 0.760 ; IIC:U_IIC|cs.S1       ; IIC:U_IIC|cs.S2       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.764 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|cs.S4       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|cs.S5       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|cs.S12      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.769 ; IIC:U_IIC|cnt[1]      ; IIC:U_IIC|cnt[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.063      ;
; 0.769 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|cnt[7]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.063      ;
; 0.771 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|cnt[5]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; IIC:U_IIC|cnt[6]      ; IIC:U_IIC|cnt[6]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.066      ;
; 0.774 ; IIC:U_IIC|cs.S14      ; IIC:U_IIC|cs.S15      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; IIC:U_IIC|cs.S16      ; IIC:U_IIC|cs.S18      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.069      ;
; 0.779 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|cnt[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.073      ;
; 0.780 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.073      ;
; 0.790 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|cnt[4]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.084      ;
; 0.814 ; IIC:U_IIC|scl_h       ; IIC:U_IIC|config_h[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.107      ;
; 0.844 ; IIC:U_IIC|cs.S1       ; IIC:U_IIC|slaw[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.137      ;
; 0.852 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.145      ;
; 0.954 ; IIC:U_IIC|cs.S2       ; IIC:U_IIC|cs.S3       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.250      ;
; 0.959 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|cs.S16      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.255      ;
; 0.973 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|scl_h       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.266      ;
; 0.976 ; IIC:U_IIC|cnt[2]      ; IIC:U_IIC|cnt[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.270      ;
; 0.983 ; IIC:U_IIC|cnt[0]      ; IIC:U_IIC|cnt[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.277      ;
; 0.987 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.280      ;
; 0.992 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|config_h[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.287      ;
; 1.026 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|cs.S7       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.320      ;
; 1.047 ; IIC:U_IIC|data_l[1]   ; IIC:U_IIC|data[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.350      ;
; 1.055 ; IIC:U_IIC|data_l[5]   ; IIC:U_IIC|data[5]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.350      ;
; 1.076 ; IIC:U_IIC|data_l[6]   ; IIC:U_IIC|data[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.371      ;
; 1.092 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|cs.S20      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.383      ;
; 1.104 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|cs.S14      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.395      ;
; 1.117 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|cnt[9]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.124 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|cnt[8]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
+-------+-----------------------+-----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[1] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[0]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[1]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[2]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[3]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[4]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[5]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[6]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[0]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[1]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[2]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[3]       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+
; 4.277 ; 4.497        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ;
; 4.277 ; 4.497        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ;
; 4.282 ; 4.502        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ;
; 4.290 ; 4.510        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ;
; 4.298 ; 4.518        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[10]  ;
; 4.298 ; 4.518        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[11]  ;
; 4.298 ; 4.518        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[8]   ;
; 4.298 ; 4.518        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[9]   ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[10]    ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[3]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[4]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[7]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[8]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[9]     ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ;
; 4.301 ; 4.521        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[13]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[14]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[15]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[16]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[17]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[18]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[21]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[22]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[23]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[24]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[25]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[16]  ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[17]  ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[18]  ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[19]  ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[20]  ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[21]  ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[22]  ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[23]  ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[0]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[1]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[2]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[3]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[4]   ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[10]        ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[11]        ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[1]         ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[3]         ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[4]         ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[5]         ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[8]         ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[9]         ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[0]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[10]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[4]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[5]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[6]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[8]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[9]     ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ;
; 4.302 ; 4.522        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync_1      ;
; 4.303 ; 4.523        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ;
; 4.303 ; 4.523        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[12]  ;
; 4.303 ; 4.523        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[13]  ;
; 4.303 ; 4.523        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[14]  ;
; 4.303 ; 4.523        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[15]  ;
; 4.303 ; 4.523        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[0]         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------+
; 99.715 ; 99.935       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[0]     ;
; 99.715 ; 99.935       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[1]     ;
; 99.715 ; 99.935       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[2]     ;
; 99.715 ; 99.935       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[3]     ;
; 99.716 ; 99.936       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S28      ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|apr1[0]     ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|config_l[0] ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S11      ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S12      ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S16      ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S18      ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S3       ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S4       ;
; 99.718 ; 99.938       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S5       ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[0]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[1]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[2]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[3]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[4]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[5]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[6]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[7]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[8]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[9]      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|config_h[0] ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S22      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S23      ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[10]    ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[11]    ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[12]    ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[13]    ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[14]    ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[15]    ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[8]     ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[9]     ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[0]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[1]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[2]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[3]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[4]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[5]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[6]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[7]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[0]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[1]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[2]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[3]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[4]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[5]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[6]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[7]   ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_h       ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_l       ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_n       ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_r       ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|sda_r       ;
; 99.719 ; 99.939       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|slar[0]     ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S0       ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S1       ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S10      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S13      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S14      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S15      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S17      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S19      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S2       ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S20      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S21      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S24      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S25      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S26      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S27      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S6       ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S7       ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S8       ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S9       ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[4]     ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[5]     ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[6]     ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[7]     ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|link        ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[0]      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[1]      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[2]      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[3]      ;
; 99.720 ; 99.940       ; 0.220          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|slaw[4]     ;
; 99.869 ; 100.057      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S10      ;
; 99.869 ; 100.057      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S17      ;
; 99.869 ; 100.057      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S24      ;
; 99.869 ; 100.057      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S7       ;
; 99.869 ; 100.057      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|link        ;
; 99.870 ; 100.058      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S0       ;
; 99.870 ; 100.058      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S1       ;
; 99.870 ; 100.058      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S13      ;
; 99.870 ; 100.058      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S14      ;
; 99.870 ; 100.058      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S15      ;
; 99.870 ; 100.058      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S19      ;
; 99.870 ; 100.058      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S2       ;
; 99.870 ; 100.058      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S20      ;
; 99.870 ; 100.058      ; 0.188          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S21      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; key_in    ; clk        ; 2.964 ; 3.196 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; key_seg   ; clk        ; 2.451 ; 2.639 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sda       ; clk        ; 8.221 ; 8.548 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; key_in    ; clk        ; -2.260 ; -2.487 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; key_seg   ; clk        ; -1.755 ; -1.928 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sda       ; clk        ; -4.727 ; -5.095 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; seg[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.535 ; 7.826 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.535 ; 7.826 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.096 ; 7.288 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.284 ; 7.540 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.342 ; 7.561 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[4]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.510 ; 7.796 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[5]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.282 ; 7.502 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[6]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.429 ; 7.696 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; sel[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.334 ; 7.548 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.032 ; 6.894 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.214 ; 7.499 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.225 ; 7.490 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.334 ; 7.548 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; DATA[*]   ; clk                                             ; 8.332 ; 7.684 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[0]  ; clk                                             ; 7.090 ; 6.672 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[1]  ; clk                                             ; 7.633 ; 7.191 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[2]  ; clk                                             ; 7.132 ; 6.774 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[3]  ; clk                                             ; 6.718 ; 6.426 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[4]  ; clk                                             ; 6.576 ; 6.374 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[5]  ; clk                                             ; 7.059 ; 6.662 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[6]  ; clk                                             ; 7.128 ; 6.791 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[7]  ; clk                                             ; 6.755 ; 6.495 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[8]  ; clk                                             ; 6.240 ; 5.970 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[9]  ; clk                                             ; 6.318 ; 6.064 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[10] ; clk                                             ; 6.095 ; 5.805 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[11] ; clk                                             ; 6.434 ; 6.118 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[12] ; clk                                             ; 6.321 ; 6.023 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[13] ; clk                                             ; 6.580 ; 6.294 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[14] ; clk                                             ; 8.332 ; 7.684 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[15] ; clk                                             ; 6.681 ; 6.339 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; hsync     ; clk                                             ; 4.544 ; 4.382 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; vsync     ; clk                                             ; 4.991 ; 4.779 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; scl       ; clk                                             ; 5.157 ; 4.932 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sda       ; clk                                             ; 5.664 ; 5.901 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; seg[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.814 ; 7.003 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.235 ; 7.519 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.814 ; 7.003 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.996 ; 7.246 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.051 ; 7.265 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[4]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.207 ; 7.485 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[5]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.992 ; 7.208 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[6]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.135 ; 7.396 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; sel[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.756 ; 6.620 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.756 ; 6.620 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.928 ; 7.206 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.936 ; 7.195 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.041 ; 7.251 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; DATA[*]   ; clk                                             ; 4.907 ; 4.690 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[0]  ; clk                                             ; 5.538 ; 5.269 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[1]  ; clk                                             ; 5.522 ; 5.220 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[2]  ; clk                                             ; 6.075 ; 5.735 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[3]  ; clk                                             ; 6.008 ; 5.691 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[4]  ; clk                                             ; 5.083 ; 4.919 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[5]  ; clk                                             ; 5.497 ; 5.248 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[6]  ; clk                                             ; 5.425 ; 5.159 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[7]  ; clk                                             ; 5.073 ; 4.881 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[8]  ; clk                                             ; 5.521 ; 5.244 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[9]  ; clk                                             ; 5.502 ; 5.245 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[10] ; clk                                             ; 5.260 ; 5.013 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[11] ; clk                                             ; 5.340 ; 5.073 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[12] ; clk                                             ; 5.402 ; 5.106 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[13] ; clk                                             ; 4.907 ; 4.690 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[14] ; clk                                             ; 7.468 ; 6.815 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[15] ; clk                                             ; 5.758 ; 5.471 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; hsync     ; clk                                             ; 3.976 ; 3.816 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; vsync     ; clk                                             ; 4.405 ; 4.196 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; scl       ; clk                                             ; 4.567 ; 4.346 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sda       ; clk                                             ; 5.047 ; 5.279 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sda       ; clk        ; 6.166 ; 5.996 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sda       ; clk        ; 5.507 ; 5.337 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; sda       ; clk        ; 5.796     ; 5.966     ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; sda       ; clk        ; 5.144     ; 5.314     ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 46.11 MHz  ; 46.11 MHz       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 167.36 MHz ; 167.36 MHz      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 169.89 MHz ; 169.89 MHz      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 263.78 MHz ; 263.78 MHz      ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -71.259 ; -924.323      ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -12.523 ; -107.536      ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.003  ; -0.003        ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 194.114 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.257 ; -0.257        ;
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; 0.058  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.401  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.401  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -1.487 ; -69.889       ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.255  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.716  ; 0.000         ;
; clk                                               ; 9.855  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 99.715 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'                                                                                                                                           ;
+---------+--------------------+-------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node          ; To Node                                   ; Launch Clock                                      ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------+-------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -71.259 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 73.326     ;
; -71.069 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 73.136     ;
; -71.027 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 73.094     ;
; -70.965 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 73.032     ;
; -70.604 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.648      ; 72.674     ;
; -70.571 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.648      ; 72.641     ;
; -70.543 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.648      ; 72.613     ;
; -70.435 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.648      ; 72.505     ;
; -70.360 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 72.426     ;
; -70.208 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 72.274     ;
; -70.170 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 72.236     ;
; -70.128 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 72.194     ;
; -70.076 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 72.142     ;
; -70.073 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 72.139     ;
; -70.066 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 72.132     ;
; -70.018 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 72.084     ;
; -69.976 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 72.042     ;
; -69.914 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 71.980     ;
; -69.886 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 71.952     ;
; -69.883 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 71.949     ;
; -69.844 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 71.910     ;
; -69.841 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 71.907     ;
; -69.782 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 71.848     ;
; -69.779 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.644      ; 71.845     ;
; -69.735 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.650      ; 71.807     ;
; -69.705 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.774     ;
; -69.672 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.741     ;
; -69.644 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.713     ;
; -69.599 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.650      ; 71.671     ;
; -69.569 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.650      ; 71.641     ;
; -69.553 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.622     ;
; -69.536 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.605     ;
; -69.520 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.589     ;
; -69.492 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.561     ;
; -69.421 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.490     ;
; -69.418 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.487     ;
; -69.400 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.650      ; 71.472     ;
; -69.388 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.457     ;
; -69.385 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.454     ;
; -69.384 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.453     ;
; -69.360 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.429     ;
; -69.357 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.426     ;
; -69.334 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.650      ; 71.406     ;
; -69.263 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.650      ; 71.335     ;
; -69.263 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.650      ; 71.335     ;
; -69.252 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.321     ;
; -69.249 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.647      ; 71.318     ;
; -69.225 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.650      ; 71.297     ;
; -68.836 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.907     ;
; -68.700 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.771     ;
; -68.684 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.755     ;
; -68.670 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.741     ;
; -68.552 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.623     ;
; -68.549 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.620     ;
; -68.548 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.619     ;
; -68.518 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.589     ;
; -68.501 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.572     ;
; -68.435 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.506     ;
; -68.416 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.487     ;
; -68.413 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.484     ;
; -68.386 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.457     ;
; -68.383 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.454     ;
; -68.364 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.435     ;
; -68.364 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.435     ;
; -68.349 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.420     ;
; -68.326 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.397     ;
; -68.283 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.354     ;
; -68.217 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.288     ;
; -68.214 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.285     ;
; -68.212 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.283     ;
; -68.212 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.283     ;
; -68.174 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.245     ;
; -68.151 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.222     ;
; -68.148 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.219     ;
; -68.080 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.151     ;
; -68.080 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.151     ;
; -68.077 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.148     ;
; -68.077 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.148     ;
; -68.042 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.113     ;
; -68.039 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.649      ; 70.110     ;
; -67.815 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.882     ;
; -67.664 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.731     ;
; -67.632 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.699     ;
; -67.625 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.692     ;
; -67.583 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.650     ;
; -67.521 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.588     ;
; -67.474 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.541     ;
; -67.442 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.509     ;
; -67.432 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.499     ;
; -67.400 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.467     ;
; -67.370 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.437     ;
; -67.347 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.414     ;
; -67.338 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.405     ;
; -67.160 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.648      ; 69.230     ;
; -67.157 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.224     ;
; -67.127 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.648      ; 69.197     ;
; -67.115 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.182     ;
; -67.099 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.648      ; 69.169     ;
; -67.053 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.645      ; 69.120     ;
; -67.009 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.648      ; 69.079     ;
+---------+--------------------+-------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+---------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -12.523 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.371      ; 22.062     ;
; -12.432 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.371      ; 21.971     ;
; -12.415 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.371      ; 21.954     ;
; -11.639 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 20.736     ;
; -11.548 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 20.645     ;
; -11.531 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 20.628     ;
; -11.010 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.372      ; 20.550     ;
; -10.126 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 19.224     ;
; -9.529  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 18.626     ;
; -9.438  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 18.535     ;
; -9.421  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 18.518     ;
; -8.412  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.372      ; 17.952     ;
; -8.016  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 17.114     ;
; -7.528  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 16.626     ;
; -6.721  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 15.818     ;
; -6.630  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 15.727     ;
; -6.613  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 15.710     ;
; -6.358  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.372      ; 15.898     ;
; -6.021  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 15.118     ;
; -5.930  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 15.027     ;
; -5.913  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 15.010     ;
; -5.474  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 14.572     ;
; -5.418  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 14.516     ;
; -5.208  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 14.306     ;
; -4.508  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 13.606     ;
; -3.918  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.371      ; 13.457     ;
; -3.540  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.074     ; 12.634     ;
; -3.449  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.074     ; 12.543     ;
; -3.432  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.074     ; 12.526     ;
; -3.429  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 4.099      ;
; -3.364  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 12.462     ;
; -3.224  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.894      ;
; -3.215  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.885      ;
; -3.205  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.875      ;
; -3.139  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.809      ;
; -3.109  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.779      ;
; -3.099  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.769      ;
; -3.087  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.284      ; 4.199      ;
; -3.034  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.071     ; 12.131     ;
; -3.014  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.684      ;
; -3.000  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.670      ;
; -2.945  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.615      ;
; -2.884  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.554      ;
; -2.857  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.527      ;
; -2.829  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.499      ;
; -2.805  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.161     ; 3.472      ;
; -2.792  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.161     ; 3.459      ;
; -2.762  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.432      ;
; -2.761  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.431      ;
; -2.761  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.431      ;
; -2.749  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.419      ;
; -2.614  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.254      ; 3.696      ;
; -2.613  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.254      ; 3.695      ;
; -2.610  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 11.708     ;
; -2.536  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.284      ; 3.648      ;
; -2.491  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.254      ; 3.573      ;
; -2.490  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.254      ; 3.572      ;
; -2.480  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.150      ;
; -2.477  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.296      ; 3.601      ;
; -2.437  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.107      ;
; -2.434  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 3.104      ;
; -2.402  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.161     ; 3.069      ;
; -2.368  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.284      ; 3.480      ;
; -2.298  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.968      ;
; -2.271  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.941      ;
; -2.253  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.923      ;
; -2.248  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.161     ; 2.915      ;
; -2.150  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.254      ; 3.232      ;
; -2.149  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.254      ; 3.231      ;
; -2.136  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.372      ; 11.676     ;
; -2.119  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.162     ; 2.785      ;
; -2.071  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.162     ; 2.737      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.049  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.719      ;
; -2.027  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.073     ; 11.122     ;
; -2.014  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.070     ; 11.112     ;
; -1.990  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.296      ; 3.114      ;
; -1.931  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.161     ; 2.598      ;
; -1.748  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.161     ; 2.415      ;
; -1.748  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.161     ; 2.415      ;
; -1.743  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.161     ; 2.410      ;
; -1.741  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.296      ; 2.865      ;
; -1.738  ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.074     ; 10.832     ;
; -1.702  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.372      ;
; -1.702  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.372      ;
; -1.702  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.372      ;
; -1.702  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.372      ;
; -1.702  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.372      ;
; -1.702  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.372      ;
; -1.702  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.372      ;
; -1.702  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.158     ; 2.372      ;
+---------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.003 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.041      ; 0.736      ;
; 0.463  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.041      ; 0.770      ;
; 14.025 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 5.871      ;
; 14.150 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 5.746      ;
; 14.153 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 5.743      ;
; 14.242 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 5.654      ;
; 14.309 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 5.587      ;
; 14.377 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 5.519      ;
; 14.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 5.450      ;
; 14.938 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.958      ;
; 14.996 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.902      ;
; 14.996 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.902      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.020 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.909      ;
; 15.076 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.820      ;
; 15.131 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.798      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.205 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.724      ;
; 15.212 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.686      ;
; 15.239 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.657      ;
; 15.249 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.649      ;
; 15.251 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.647      ;
; 15.256 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.673      ;
; 15.259 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.670      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.268 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.661      ;
; 15.332 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.598      ;
; 15.346 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.552      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.348 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.581      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.375 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.554      ;
; 15.408 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.490      ;
; 15.415 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.514      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.483      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.484      ;
; 15.473 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.456      ;
; 15.473 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.456      ;
; 15.473 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.456      ;
; 15.473 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.456      ;
; 15.473 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.456      ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                        ;
+---------+-----------------------+---------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+---------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 194.114 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 5.816      ;
; 194.204 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 5.725      ;
; 194.267 ; IIC:U_IIC|num[2]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 5.663      ;
; 194.339 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 5.589      ;
; 194.467 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 5.461      ;
; 194.536 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 5.393      ;
; 194.546 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 5.384      ;
; 194.582 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 5.347      ;
; 194.582 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 5.347      ;
; 194.582 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 5.347      ;
; 194.612 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 5.318      ;
; 194.612 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 5.318      ;
; 194.612 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 5.318      ;
; 194.659 ; IIC:U_IIC|apr1[0]     ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 5.270      ;
; 194.686 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 5.242      ;
; 194.763 ; IIC:U_IIC|cs.S26      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 5.166      ;
; 194.877 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[11]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.077     ; 5.048      ;
; 194.877 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[13]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.077     ; 5.048      ;
; 194.877 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[14]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.077     ; 5.048      ;
; 194.877 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[8]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.077     ; 5.048      ;
; 194.877 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[9]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.077     ; 5.048      ;
; 194.877 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[10]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.077     ; 5.048      ;
; 194.877 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[12]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.077     ; 5.048      ;
; 194.877 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[15]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.077     ; 5.048      ;
; 194.933 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.995      ;
; 195.071 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.857      ;
; 195.071 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.857      ;
; 195.071 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.857      ;
; 195.091 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.837      ;
; 195.092 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 4.837      ;
; 195.122 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 4.808      ;
; 195.140 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 4.789      ;
; 195.177 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.751      ;
; 195.177 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.751      ;
; 195.177 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.751      ;
; 195.254 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 4.676      ;
; 195.257 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.671      ;
; 195.261 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 4.669      ;
; 195.291 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.071     ; 4.640      ;
; 195.304 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.076     ; 4.622      ;
; 195.304 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[6]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.076     ; 4.622      ;
; 195.304 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[7]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.076     ; 4.622      ;
; 195.304 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[5]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.076     ; 4.622      ;
; 195.333 ; IIC:U_IIC|scl_h       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 4.596      ;
; 195.385 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.543      ;
; 195.390 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S0     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.538      ;
; 195.411 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 4.519      ;
; 195.427 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.071     ; 4.504      ;
; 195.463 ; IIC:U_IIC|cs.S9       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 4.467      ;
; 195.464 ; IIC:U_IIC|cnt[6]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.464      ;
; 195.520 ; IIC:U_IIC|cs.S4       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 4.409      ;
; 195.581 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.347      ;
; 195.609 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.319      ;
; 195.616 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.312      ;
; 195.687 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.241      ;
; 195.718 ; IIC:U_IIC|config_h[0] ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 4.211      ;
; 195.737 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.191      ;
; 195.750 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 4.179      ;
; 195.755 ; IIC:U_IIC|cs.S28      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.078     ; 4.169      ;
; 195.779 ; IIC:U_IIC|cnt[1]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.149      ;
; 195.792 ; IIC:U_IIC|cnt[0]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.136      ;
; 195.856 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 4.073      ;
; 195.872 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.056      ;
; 195.880 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.048      ;
; 195.880 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.048      ;
; 195.880 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.048      ;
; 195.901 ; IIC:U_IIC|cs.S10      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 4.028      ;
; 195.914 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.078     ; 4.010      ;
; 195.914 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.078     ; 4.010      ;
; 195.914 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.078     ; 4.010      ;
; 195.914 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.078     ; 4.010      ;
; 195.923 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 4.005      ;
; 195.943 ; IIC:U_IIC|cnt[2]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.985      ;
; 195.950 ; IIC:U_IIC|slaw[4]     ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 3.980      ;
; 195.954 ; IIC:U_IIC|slar[0]     ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.071     ; 3.977      ;
; 195.954 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.072     ; 3.976      ;
; 195.962 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.967      ;
; 195.968 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.960      ;
; 196.040 ; IIC:U_IIC|config_l[0] ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.889      ;
; 196.047 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.881      ;
; 196.055 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.873      ;
; 196.060 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.868      ;
; 196.060 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.868      ;
; 196.060 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.868      ;
; 196.070 ; IIC:U_IIC|cs.S17      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.859      ;
; 196.088 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.841      ;
; 196.128 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|data_h[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.801      ;
; 196.145 ; IIC:U_IIC|cs.S16      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.784      ;
; 196.183 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.745      ;
; 196.193 ; IIC:U_IIC|cs.S7       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.736      ;
; 196.208 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.721      ;
; 196.208 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.721      ;
; 196.208 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.721      ;
; 196.258 ; IIC:U_IIC|num[2]      ; IIC:U_IIC|data_h[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.671      ;
; 196.264 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.664      ;
; 196.313 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S11    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.616      ;
; 196.326 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S6     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.074     ; 3.602      ;
; 196.327 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S22    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.075     ; 3.600      ;
; 196.357 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S16    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.572      ;
; 196.358 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S3     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.073     ; 3.571      ;
+---------+-----------------------+---------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.257 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.693      ;
; 0.219  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.415      ; 0.669      ;
; 0.401  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.498  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.628  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.651  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.659  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.926      ;
; 0.684  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.690  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.702  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.704  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.715  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.748  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.016      ;
; 0.771  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.038      ;
; 0.772  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.039      ;
; 0.864  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.132      ;
; 0.865  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.893  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.161      ;
; 0.914  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.181      ;
; 0.941  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.208      ;
; 0.978  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 0.987  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.255      ;
; 0.990  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.257      ;
; 1.012  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.012  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.013  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.014  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.014  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.016  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.016  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.019  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.021  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                      ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.058 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.158      ; 1.981      ;
; 0.067 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 1.989      ;
; 0.081 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.002      ;
; 0.097 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.019      ;
; 0.103 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.158      ; 2.026      ;
; 0.122 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.044      ;
; 0.124 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.046      ;
; 0.161 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.082      ;
; 0.161 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.082      ;
; 0.162 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.150      ; 2.077      ;
; 0.164 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.086      ;
; 0.176 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.098      ;
; 0.176 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.098      ;
; 0.176 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.098      ;
; 0.188 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.158      ; 2.111      ;
; 0.197 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.119      ;
; 0.211 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.132      ;
; 0.214 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.135      ;
; 0.227 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.149      ;
; 0.233 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.158      ; 2.156      ;
; 0.252 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.174      ;
; 0.254 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.176      ;
; 0.291 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.212      ;
; 0.291 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.212      ;
; 0.292 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.150      ; 2.207      ;
; 0.294 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.216      ;
; 0.298 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.220      ;
; 0.306 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.228      ;
; 0.306 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.228      ;
; 0.306 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.228      ;
; 0.344 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.265      ;
; 0.396 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.158      ; 2.319      ;
; 0.396 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.158      ; 2.319      ;
; 0.405 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.327      ;
; 0.405 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.327      ;
; 0.419 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.340      ;
; 0.419 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.340      ;
; 0.428 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.350      ;
; 0.435 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.357      ;
; 0.435 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.357      ;
; 0.441 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.158      ; 2.364      ;
; 0.441 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.158      ; 2.364      ;
; 0.460 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.382      ;
; 0.460 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.382      ;
; 0.462 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.384      ;
; 0.462 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.384      ;
; 0.473 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.737      ;
; 0.499 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.420      ;
; 0.499 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.420      ;
; 0.499 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.420      ;
; 0.499 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.420      ;
; 0.500 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.150      ; 2.415      ;
; 0.500 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.150      ; 2.415      ;
; 0.502 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.424      ;
; 0.502 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.424      ;
; 0.502 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.766      ;
; 0.514 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.436      ;
; 0.514 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.436      ;
; 0.514 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.436      ;
; 0.514 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.436      ;
; 0.514 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.436      ;
; 0.514 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.436      ;
; 0.552 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.473      ;
; 0.552 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.156      ; 2.473      ;
; 0.607 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.871      ;
; 0.609 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.873      ;
; 0.610 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.874      ;
; 0.611 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[2]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.875      ;
; 0.629 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[3]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.893      ;
; 0.633 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[3]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.897      ;
; 0.636 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.558      ;
; 0.636 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 2.157      ; 2.558      ;
; 0.648 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[1]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.070      ; 0.913      ;
; 0.675 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[0]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.939      ;
; 0.693 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.957      ;
; 0.694 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.958      ;
; 0.700 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.964      ;
; 0.700 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 0.964      ;
; 0.745 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[2]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.009      ;
; 0.746 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[1]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.010      ;
; 0.746 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[6]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.010      ;
; 0.765 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[4]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.029      ;
; 0.767 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[5]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.031      ;
; 0.768 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[0]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.032      ;
; 0.787 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.068      ; 1.050      ;
; 0.847 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.111      ;
; 0.857 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.121      ;
; 0.868 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.132      ;
; 0.869 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.133      ;
; 0.873 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.137      ;
; 0.873 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.137      ;
; 0.874 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.138      ;
; 0.878 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.142      ;
; 0.880 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.144      ;
; 0.924 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.068      ; 1.187      ;
; 1.015 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[1] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.062      ; 1.272      ;
; 1.019 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.283      ;
; 1.024 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.288      ;
; 1.034 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.069      ; 1.298      ;
; 1.095 ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.062      ; 1.352      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[10]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[10]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[11]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[11]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[0]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[0]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[1]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[1]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[2]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[2]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[3]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[3]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[9]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[9]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[8]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[8]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[10]        ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[10]        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[0]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[2]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[3]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[4]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[1]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|vsync        ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|vsync        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.622 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.591      ; 1.412      ;
; 0.624 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.591      ; 1.414      ;
; 0.681 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync_1      ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.950      ;
; 0.691 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[18]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[18]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[21]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[21]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[23]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[23]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[24]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[24]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[4]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[25]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[25]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[22]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[22]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.967      ;
; 0.705 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[3]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[3]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[5]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[5]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[10]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[10]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[13]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[13]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[4]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[8]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[8]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[9]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[9]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[15]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[15]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[16]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[16]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[7]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[7]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[17]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[17]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[6]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[8]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[8]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[9]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[9]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[10]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[10]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.716 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; IIC:U_IIC|data[9]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[17]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.162      ; 0.934      ;
; 0.721 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[0]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.989      ;
; 0.730 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.998      ;
; 0.730 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; IIC:U_IIC|data[11]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[19]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.162      ; 0.950      ;
; 0.733 ; IIC:U_IIC|data[13]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[21]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.162      ; 0.950      ;
; 0.751 ; IIC:U_IIC|data[2]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[10]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.163      ; 0.969      ;
; 0.760 ; IIC:U_IIC|data[12]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[20]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.162      ; 0.977      ;
; 0.762 ; IIC:U_IIC|data[0]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[8]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.163      ; 0.980      ;
; 0.762 ; IIC:U_IIC|data[8]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[16]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.162      ; 0.979      ;
; 0.769 ; IIC:U_IIC|data[10]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[18]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.162      ; 0.986      ;
; 0.772 ; IIC:U_IIC|data[6]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[14]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.163      ; 0.990      ;
; 0.778 ; IIC:U_IIC|data[7]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[15]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.163      ; 0.996      ;
; 0.779 ; IIC:U_IIC|data[4]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[12]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.163      ; 0.997      ;
; 0.784 ; IIC:U_IIC|data[1]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[9]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.163      ; 1.002      ;
; 0.792 ; IIC:U_IIC|data[5]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[13]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.163      ; 1.010      ;
; 0.808 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.076      ;
; 0.852 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[14]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[14]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.120      ;
; 0.868 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.136      ;
; 0.873 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.591      ; 1.663      ;
; 0.873 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.591      ; 1.663      ;
; 0.880 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.148      ;
; 0.887 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.635      ; 1.721      ;
; 0.914 ; IIC:U_IIC|data[15]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[23]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.162      ; 1.131      ;
; 0.929 ; IIC:U_IIC|data[3]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[11]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.163      ; 1.147      ;
; 0.935 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.162      ; 1.296      ;
; 0.937 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.162      ; 1.298      ;
; 0.937 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.162      ; 1.298      ;
; 0.938 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.206      ;
; 0.966 ; IIC:U_IIC|data[14]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[22]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.162      ; 1.183      ;
; 1.009 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[13]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.278      ;
; 1.011 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[18]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.281      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                         ;
+-------+-----------------------+-----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|scl_n       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|scl_l       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S7       ; IIC:U_IIC|cs.S7       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S17      ; IIC:U_IIC|cs.S17      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S10      ; IIC:U_IIC|cs.S10      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S4       ; IIC:U_IIC|cs.S4       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S24      ; IIC:U_IIC|cs.S24      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S0       ; IIC:U_IIC|cs.S0       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S2       ; IIC:U_IIC|cs.S2       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|cs.S3       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|cs.S5       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|cs.S6       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|cs.S8       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S9       ; IIC:U_IIC|cs.S9       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|cs.S11      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S12      ; IIC:U_IIC|cs.S12      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S13      ; IIC:U_IIC|cs.S13      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|cs.S15      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S16      ; IIC:U_IIC|cs.S16      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|cs.S18      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S19      ; IIC:U_IIC|cs.S19      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S20      ; IIC:U_IIC|cs.S20      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S21      ; IIC:U_IIC|cs.S21      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|cs.S22      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S23      ; IIC:U_IIC|cs.S23      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S25      ; IIC:U_IIC|cs.S25      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|cs.S27      ; IIC:U_IIC|cs.S27      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|num[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|num[2]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_l[1]   ; IIC:U_IIC|data_l[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_l[2]   ; IIC:U_IIC|data_l[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_l[3]   ; IIC:U_IIC|data_l[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_l[4]   ; IIC:U_IIC|data_l[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_l[6]   ; IIC:U_IIC|data_l[6]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_l[7]   ; IIC:U_IIC|data_l[7]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_h[3]   ; IIC:U_IIC|data_h[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_h[5]   ; IIC:U_IIC|data_h[5]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_h[6]   ; IIC:U_IIC|data_h[6]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_l[0]   ; IIC:U_IIC|data_l[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_l[5]   ; IIC:U_IIC|data_l[5]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_h[0]   ; IIC:U_IIC|data_h[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_h[1]   ; IIC:U_IIC|data_h[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_h[2]   ; IIC:U_IIC|data_h[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_h[4]   ; IIC:U_IIC|data_h[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|data_h[7]   ; IIC:U_IIC|data_h[7]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|slaw[4]     ; IIC:U_IIC|slaw[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|apr1[0]     ; IIC:U_IIC|apr1[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|slar[0]     ; IIC:U_IIC|slar[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|config_h[0] ; IIC:U_IIC|config_h[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|config_l[0] ; IIC:U_IIC|config_l[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|sda_r       ; IIC:U_IIC|sda_r       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|link        ; IIC:U_IIC|link        ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; IIC:U_IIC|scl_r       ; IIC:U_IIC|scl_r       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|num[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.478 ; IIC:U_IIC|cs.S0       ; IIC:U_IIC|cs.S1       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.746      ;
; 0.491 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|num[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|cs.S23      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.494 ; IIC:U_IIC|cs.S20      ; IIC:U_IIC|cs.S21      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.762      ;
; 0.498 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|apr1[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.766      ;
; 0.521 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|cs.S27      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.789      ;
; 0.521 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.789      ;
; 0.622 ; IIC:U_IIC|cs.S13      ; IIC:U_IIC|cs.S14      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.890      ;
; 0.632 ; IIC:U_IIC|cs.S14      ; IIC:U_IIC|slaw[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.900      ;
; 0.638 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|cs.S9       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.906      ;
; 0.699 ; IIC:U_IIC|cs.S19      ; IIC:U_IIC|cs.S20      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.967      ;
; 0.701 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|cnt[9]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.969      ;
; 0.704 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|cnt[8]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.707 ; IIC:U_IIC|cs.S1       ; IIC:U_IIC|cs.S2       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|cs.S12      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.711 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|cs.S4       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|cs.S5       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; IIC:U_IIC|cnt[1]      ; IIC:U_IIC|cnt[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|cnt[7]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.981      ;
; 0.717 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|cnt[5]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.719 ; IIC:U_IIC|cnt[6]      ; IIC:U_IIC|cnt[6]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; IIC:U_IIC|cs.S14      ; IIC:U_IIC|cs.S15      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.721 ; IIC:U_IIC|cs.S16      ; IIC:U_IIC|cs.S18      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.989      ;
; 0.724 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.992      ;
; 0.725 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|cnt[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.993      ;
; 0.733 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|cnt[4]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.001      ;
; 0.763 ; IIC:U_IIC|scl_h       ; IIC:U_IIC|config_h[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.031      ;
; 0.788 ; IIC:U_IIC|cs.S1       ; IIC:U_IIC|slaw[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.056      ;
; 0.789 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.057      ;
; 0.848 ; IIC:U_IIC|cs.S2       ; IIC:U_IIC|cs.S3       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.117      ;
; 0.849 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|cs.S16      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.118      ;
; 0.867 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|scl_h       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.134      ;
; 0.881 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|config_h[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.150      ;
; 0.882 ; IIC:U_IIC|cnt[2]      ; IIC:U_IIC|cnt[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.150      ;
; 0.901 ; IIC:U_IIC|cnt[0]      ; IIC:U_IIC|cnt[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.169      ;
; 0.921 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.189      ;
; 0.933 ; IIC:U_IIC|data_l[1]   ; IIC:U_IIC|data[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.208      ;
; 0.943 ; IIC:U_IIC|data_l[5]   ; IIC:U_IIC|data[5]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.210      ;
; 0.948 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|cs.S7       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.217      ;
; 0.963 ; IIC:U_IIC|data_l[6]   ; IIC:U_IIC|data[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.230      ;
; 0.971 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|cs.S20      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.238      ;
; 0.997 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|cs.S14      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.264      ;
; 1.023 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|cnt[9]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.291      ;
; 1.034 ; IIC:U_IIC|cnt[1]      ; IIC:U_IIC|cnt[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.302      ;
+-------+-----------------------+-----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[0]       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[1]       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[2]       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[3]       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[4]       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[5]       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[6]       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[1] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[0]       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[2]       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[3]       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[1]       ;
; 0.312  ; 0.496        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ;
; 0.312  ; 0.496        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ;
; 0.312  ; 0.496        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ;
; 0.312  ; 0.496        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ;
; 0.312  ; 0.496        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ;
; 0.312  ; 0.496        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+
; 4.255 ; 4.471        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ;
; 4.255 ; 4.471        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ;
; 4.255 ; 4.471        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ;
; 4.256 ; 4.472        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ;
; 4.298 ; 4.514        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[10]  ;
; 4.298 ; 4.514        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[11]  ;
; 4.298 ; 4.514        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[8]   ;
; 4.298 ; 4.514        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[9]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[0]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[1]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[2]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[3]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[4]   ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[0]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[10]        ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[11]        ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[1]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[2]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[3]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[4]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[5]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[6]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[7]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[8]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[9]         ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[0]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[10]    ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[4]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[5]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[6]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[8]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[9]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync_1      ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[0]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[10]    ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[11]    ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[1]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[2]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[3]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[4]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[5]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[6]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[7]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[8]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[9]     ;
; 4.299 ; 4.515        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|vsync        ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[0]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[1]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[2]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[3]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[7]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ;
; 4.300 ; 4.516        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|de           ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[10]    ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[3]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[4]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[7]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[8]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[9]     ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ;
; 4.301 ; 4.517        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------+
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[0]     ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[1]     ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[2]     ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[3]     ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[0]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[1]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[2]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[3]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[4]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[5]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[6]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[7]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[1]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[5]   ;
; 99.715 ; 99.931       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[6]   ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|apr1[0]     ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[0]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[1]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[2]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[3]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[4]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[5]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[6]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[7]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[8]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[9]      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|config_h[0] ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|config_l[0] ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S0       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S1       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S10      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S11      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S12      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S13      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S14      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S15      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S16      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S17      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S18      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S19      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S2       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S20      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S21      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S24      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S26      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S28      ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S3       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S4       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S5       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S6       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S7       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[0]   ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[2]   ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[3]   ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[4]   ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[7]   ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|link        ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_h       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_l       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_n       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_r       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|sda_r       ;
; 99.716 ; 99.932       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|slaw[4]     ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S22      ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S23      ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S25      ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S27      ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S8       ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S9       ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[0]      ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[1]      ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[2]      ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[3]      ;
; 99.717 ; 99.933       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|slar[0]     ;
; 99.718 ; 99.934       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[4]     ;
; 99.718 ; 99.934       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[5]     ;
; 99.718 ; 99.934       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[6]     ;
; 99.718 ; 99.934       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[7]     ;
; 99.719 ; 99.935       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[10]    ;
; 99.719 ; 99.935       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[11]    ;
; 99.719 ; 99.935       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[12]    ;
; 99.719 ; 99.935       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[13]    ;
; 99.719 ; 99.935       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[14]    ;
; 99.719 ; 99.935       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[15]    ;
; 99.719 ; 99.935       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[8]     ;
; 99.719 ; 99.935       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[9]     ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S22      ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S23      ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[10]    ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[11]    ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[12]    ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[13]    ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[14]    ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[15]    ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[4]     ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[5]     ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[6]     ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[7]     ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[8]     ;
; 99.878 ; 100.062      ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[9]     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; key_in    ; clk        ; 2.572 ; 2.939 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; key_seg   ; clk        ; 2.115 ; 2.402 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sda       ; clk        ; 7.453 ; 7.439 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; key_in    ; clk        ; -1.948 ; -2.304 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; key_seg   ; clk        ; -1.496 ; -1.766 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sda       ; clk        ; -4.186 ; -4.359 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; seg[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.763 ; 7.192 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.763 ; 7.192 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.306 ; 6.619 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.482 ; 6.855 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.584 ; 6.944 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[4]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.748 ; 7.146 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[5]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.539 ; 6.875 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[6]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.609 ; 7.016 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; sel[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.583 ; 6.904 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.404 ; 6.193 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.459 ; 6.871 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.478 ; 6.856 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.583 ; 6.904 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; DATA[*]   ; clk                                             ; 7.728 ; 6.863 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[0]  ; clk                                             ; 6.758 ; 6.096 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[1]  ; clk                                             ; 7.276 ; 6.572 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[2]  ; clk                                             ; 6.803 ; 6.184 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[3]  ; clk                                             ; 6.403 ; 5.889 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[4]  ; clk                                             ; 6.220 ; 5.830 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[5]  ; clk                                             ; 6.748 ; 6.089 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[6]  ; clk                                             ; 6.787 ; 6.196 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[7]  ; clk                                             ; 6.397 ; 5.946 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[8]  ; clk                                             ; 5.909 ; 5.496 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[9]  ; clk                                             ; 5.974 ; 5.553 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[10] ; clk                                             ; 5.788 ; 5.325 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[11] ; clk                                             ; 6.071 ; 5.532 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[12] ; clk                                             ; 6.010 ; 5.512 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[13] ; clk                                             ; 6.228 ; 5.765 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[14] ; clk                                             ; 7.728 ; 6.863 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[15] ; clk                                             ; 6.368 ; 5.824 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; hsync     ; clk                                             ; 4.237 ; 3.992 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; vsync     ; clk                                             ; 4.725 ; 4.414 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; scl       ; clk                                             ; 4.842 ; 4.483 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sda       ; clk                                             ; 5.204 ; 5.583 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; seg[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.037 ; 6.342 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.475 ; 6.892 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.037 ; 6.342 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.206 ; 6.569 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.304 ; 6.654 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[4]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.458 ; 6.845 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[5]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.260 ; 6.586 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[6]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.327 ; 6.723 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; sel[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.134 ; 5.927 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.134 ; 5.927 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.183 ; 6.583 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.200 ; 6.568 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 6.302 ; 6.614 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; DATA[*]   ; clk                                             ; 4.637 ; 4.317 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[0]  ; clk                                             ; 5.281 ; 4.837 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[1]  ; clk                                             ; 5.262 ; 4.791 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[2]  ; clk                                             ; 5.806 ; 5.249 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[3]  ; clk                                             ; 5.742 ; 5.202 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[4]  ; clk                                             ; 4.809 ; 4.525 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[5]  ; clk                                             ; 5.263 ; 4.822 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[6]  ; clk                                             ; 5.168 ; 4.725 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[7]  ; clk                                             ; 4.797 ; 4.487 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[8]  ; clk                                             ; 5.249 ; 4.813 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[9]  ; clk                                             ; 5.211 ; 4.799 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[10] ; clk                                             ; 5.010 ; 4.597 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[11] ; clk                                             ; 5.045 ; 4.587 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[12] ; clk                                             ; 5.148 ; 4.687 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[13] ; clk                                             ; 4.637 ; 4.317 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[14] ; clk                                             ; 6.922 ; 6.068 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[15] ; clk                                             ; 5.504 ; 5.016 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; hsync     ; clk                                             ; 3.715 ; 3.474 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; vsync     ; clk                                             ; 4.182 ; 3.879 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; scl       ; clk                                             ; 4.297 ; 3.947 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sda       ; clk                                             ; 4.638 ; 5.007 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sda       ; clk        ; 5.834 ; 5.668 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sda       ; clk        ; 5.232 ; 5.066 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; sda       ; clk        ; 5.299     ; 5.465     ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; sda       ; clk        ; 4.712     ; 4.878     ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -33.616 ; -422.849      ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.073  ; -18.885       ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.064  ; -0.064        ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 197.257 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -0.102 ; -1.195        ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.068  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.186  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.186  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -1.000 ; -47.000       ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.352  ; 0.000         ;
; clk                                               ; 9.423  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.796  ; 0.000         ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 99.797 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'                                                                                                                                           ;
+---------+--------------------+-------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node          ; To Node                                   ; Launch Clock                                      ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------+-------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -33.616 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 35.143     ;
; -33.547 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 35.074     ;
; -33.531 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 35.058     ;
; -33.467 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 34.994     ;
; -33.312 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.838     ;
; -33.306 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.832     ;
; -33.293 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.819     ;
; -33.286 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.812     ;
; -33.243 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.769     ;
; -33.236 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.762     ;
; -33.227 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.753     ;
; -33.209 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.735     ;
; -33.163 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.689     ;
; -33.141 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.667     ;
; -33.140 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.666     ;
; -33.138 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.664     ;
; -33.124 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.650     ;
; -33.072 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.598     ;
; -33.069 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.595     ;
; -33.060 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.586     ;
; -33.056 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.582     ;
; -33.053 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.579     ;
; -33.002 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.527     ;
; -32.992 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.518     ;
; -32.989 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.514     ;
; -32.989 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.515     ;
; -32.982 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.507     ;
; -32.932 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.457     ;
; -32.899 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.424     ;
; -32.888 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 34.415     ;
; -32.886 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.411     ;
; -32.879 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.404     ;
; -32.852 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 34.379     ;
; -32.831 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.356     ;
; -32.829 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.354     ;
; -32.828 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.353     ;
; -32.828 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 34.355     ;
; -32.818 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.343     ;
; -32.815 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.340     ;
; -32.811 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.336     ;
; -32.808 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.333     ;
; -32.761 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.286     ;
; -32.758 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.118      ; 34.283     ;
; -32.744 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 34.271     ;
; -32.734 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 34.261     ;
; -32.717 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 34.244     ;
; -32.717 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 34.244     ;
; -32.659 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 34.186     ;
; -32.584 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.110     ;
; -32.548 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.074     ;
; -32.524 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.050     ;
; -32.481 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 34.007     ;
; -32.445 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.971     ;
; -32.440 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.966     ;
; -32.430 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.956     ;
; -32.421 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.947     ;
; -32.413 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.939     ;
; -32.413 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.939     ;
; -32.413 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.939     ;
; -32.410 ; IIC:U_IIC|data[11] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.936     ;
; -32.377 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.903     ;
; -32.374 ; IIC:U_IIC|data[8]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.900     ;
; -32.355 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.881     ;
; -32.353 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.879     ;
; -32.350 ; IIC:U_IIC|data[10] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.876     ;
; -32.337 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.863     ;
; -32.327 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.853     ;
; -32.310 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.836     ;
; -32.310 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.836     ;
; -32.269 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.795     ;
; -32.266 ; IIC:U_IIC|data[9]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.792     ;
; -32.259 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.785     ;
; -32.256 ; IIC:U_IIC|data[12] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.782     ;
; -32.252 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.778     ;
; -32.242 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.768     ;
; -32.242 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.768     ;
; -32.239 ; IIC:U_IIC|data[13] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.765     ;
; -32.239 ; IIC:U_IIC|data[15] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.765     ;
; -32.184 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.710     ;
; -32.181 ; IIC:U_IIC|data[14] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.707     ;
; -32.033 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.560     ;
; -31.964 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.491     ;
; -31.950 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.477     ;
; -31.948 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.475     ;
; -31.947 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.474     ;
; -31.884 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.411     ;
; -31.881 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.408     ;
; -31.878 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.405     ;
; -31.865 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.392     ;
; -31.862 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.389     ;
; -31.801 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.328     ;
; -31.800 ; IIC:U_IIC|data[0]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.327     ;
; -31.798 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.325     ;
; -31.731 ; IIC:U_IIC|data[1]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.258     ;
; -31.723 ; IIC:U_IIC|data[5]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.249     ;
; -31.715 ; IIC:U_IIC|data[2]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.242     ;
; -31.710 ; IIC:U_IIC|data[4]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.236     ;
; -31.703 ; IIC:U_IIC|data[7]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.229     ;
; -31.653 ; IIC:U_IIC|data[6]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.119      ; 33.179     ;
; -31.651 ; IIC:U_IIC|data[3]  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.500        ; 1.120      ; 33.178     ;
+---------+--------------------+-------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.073 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.801      ;
; -1.036 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.764      ;
; -1.027 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.755      ;
; -1.023 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.751      ;
; -1.018 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.746      ;
; -1.005 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.105      ; 1.923      ;
; -1.000 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.728      ;
; -0.998 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.726      ;
; -0.986 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.154      ; 10.293     ;
; -0.978 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.154      ; 10.285     ;
; -0.967 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.695      ;
; -0.956 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.154      ; 10.263     ;
; -0.944 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.672      ;
; -0.920 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.648      ;
; -0.891 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.619      ;
; -0.884 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.612      ;
; -0.861 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.589      ;
; -0.854 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.581      ;
; -0.853 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.580      ;
; -0.830 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.096      ; 1.739      ;
; -0.829 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.096      ; 1.738      ;
; -0.816 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.544      ;
; -0.815 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.543      ;
; -0.814 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.542      ;
; -0.801 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.529      ;
; -0.754 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.096      ; 1.663      ;
; -0.753 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.096      ; 1.662      ;
; -0.753 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.105      ; 1.671      ;
; -0.734 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.462      ;
; -0.732 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.460      ;
; -0.700 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.429      ;
; -0.667 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.394      ;
; -0.665 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.394      ;
; -0.661 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.110      ; 1.584      ;
; -0.659 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.388      ;
; -0.633 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.105      ; 1.551      ;
; -0.616 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.343      ;
; -0.553 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.281      ;
; -0.525 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.096      ; 1.434      ;
; -0.524 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.096      ; 1.433      ;
; -0.520 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.247      ;
; -0.509 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[11]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.036     ; 9.626      ;
; -0.506 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.110      ; 1.429      ;
; -0.501 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[9]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.036     ; 9.618      ;
; -0.499 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.226      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.483 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.212      ;
; -0.479 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[10]        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; -0.036     ; 9.596      ;
; -0.465 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.192      ;
; -0.410 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.110      ; 1.333      ;
; -0.394 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.121      ;
; -0.394 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.121      ;
; -0.391 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.118      ;
; -0.311 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 1.039      ;
; -0.298 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.025      ;
; -0.298 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.025      ;
; -0.298 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.025      ;
; -0.298 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 1.025      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.285 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 1.014      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.240 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.969      ;
; -0.238 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 0.965      ;
; -0.217 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[8]         ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 9.166        ; 0.155      ; 9.525      ;
; -0.211 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.084     ; 0.940      ;
; -0.195 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 0.922      ;
; -0.195 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 0.922      ;
; -0.195 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 0.922      ;
; -0.195 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 0.922      ;
; -0.182 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.105      ; 1.100      ;
; -0.142 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.086     ; 0.869      ;
; -0.028 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; 0.110      ; 0.951      ;
; 0.037  ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.826        ; -0.085     ; 0.691      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.064 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.256     ; 0.350      ;
; 0.427  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.256     ; 0.359      ;
; 17.205 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.722      ;
; 17.271 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.656      ;
; 17.274 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.653      ;
; 17.324 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.603      ;
; 17.366 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.561      ;
; 17.376 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.551      ;
; 17.414 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.513      ;
; 17.625 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.302      ;
; 17.676 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.251      ;
; 17.678 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.250      ;
; 17.684 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.244      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.737 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.214      ;
; 17.756 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.172      ;
; 17.756 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.172      ;
; 17.762 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.188      ;
; 17.781 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.147      ;
; 17.794 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.133      ;
; 17.828 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.122      ;
; 17.829 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.121      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.831 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.119      ;
; 17.832 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.096      ;
; 17.848 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.080      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.856 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.095      ;
; 17.861 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.090      ;
; 17.866 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.084      ;
; 17.882 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.046      ;
; 17.899 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.029      ;
; 17.899 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.051      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.050      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.918 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.032      ;
; 17.923 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.027      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.945 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.006      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.946 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.005      ;
; 17.955 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.996      ;
; 17.955 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.996      ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                        ;
+---------+-----------------------+---------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+---------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 197.257 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.694      ;
; 197.283 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.668      ;
; 197.348 ; IIC:U_IIC|num[2]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.603      ;
; 197.386 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.563      ;
; 197.445 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.504      ;
; 197.464 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.487      ;
; 197.476 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.475      ;
; 197.495 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.454      ;
; 197.519 ; IIC:U_IIC|apr1[0]     ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.431      ;
; 197.540 ; IIC:U_IIC|cs.S26      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.411      ;
; 197.548 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.402      ;
; 197.548 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.402      ;
; 197.548 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.402      ;
; 197.563 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.388      ;
; 197.563 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.388      ;
; 197.563 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.388      ;
; 197.640 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.309      ;
; 197.693 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[11]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.039     ; 2.255      ;
; 197.693 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[13]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.039     ; 2.255      ;
; 197.693 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[14]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.039     ; 2.255      ;
; 197.693 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[8]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.039     ; 2.255      ;
; 197.693 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[9]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.039     ; 2.255      ;
; 197.693 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[10]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.039     ; 2.255      ;
; 197.693 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[12]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.039     ; 2.255      ;
; 197.693 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[15]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.039     ; 2.255      ;
; 197.706 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.243      ;
; 197.774 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.177      ;
; 197.784 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.166      ;
; 197.795 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.154      ;
; 197.795 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.154      ;
; 197.795 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.154      ;
; 197.799 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.152      ;
; 197.838 ; IIC:U_IIC|scl_h       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.113      ;
; 197.842 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.108      ;
; 197.844 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.105      ;
; 197.844 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.105      ;
; 197.844 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.105      ;
; 197.847 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.104      ;
; 197.856 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.095      ;
; 197.868 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S0     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.082      ;
; 197.873 ; IIC:U_IIC|cs.S9       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.078      ;
; 197.873 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.035     ; 2.079      ;
; 197.879 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 2.072      ;
; 197.880 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.070      ;
; 197.880 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[6]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.070      ;
; 197.880 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[7]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.070      ;
; 197.880 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[5]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.070      ;
; 197.885 ; IIC:U_IIC|cnt[6]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 2.064      ;
; 197.896 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.035     ; 2.056      ;
; 197.901 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 2.049      ;
; 197.951 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.999      ;
; 197.961 ; IIC:U_IIC|cs.S4       ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.989      ;
; 197.989 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.961      ;
; 197.991 ; IIC:U_IIC|cs.S28      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.039     ; 1.957      ;
; 198.030 ; IIC:U_IIC|cnt[0]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.919      ;
; 198.031 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.918      ;
; 198.036 ; IIC:U_IIC|config_h[0] ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 1.915      ;
; 198.048 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.902      ;
; 198.080 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|num[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.869      ;
; 198.082 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.867      ;
; 198.093 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.857      ;
; 198.093 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.857      ;
; 198.093 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.857      ;
; 198.096 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.854      ;
; 198.098 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.852      ;
; 198.112 ; IIC:U_IIC|cnt[1]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.837      ;
; 198.113 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.837      ;
; 198.140 ; IIC:U_IIC|slaw[4]     ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 1.811      ;
; 198.142 ; IIC:U_IIC|slar[0]     ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.035     ; 1.810      ;
; 198.143 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 1.808      ;
; 198.146 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.042     ; 1.799      ;
; 198.146 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.042     ; 1.799      ;
; 198.146 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.042     ; 1.799      ;
; 198.146 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|data[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.042     ; 1.799      ;
; 198.150 ; IIC:U_IIC|cs.S10      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 1.801      ;
; 198.155 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.795      ;
; 198.160 ; IIC:U_IIC|cnt[2]      ; IIC:U_IIC|scl_h     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.789      ;
; 198.161 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|data_h[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.788      ;
; 198.162 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|scl_n     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.788      ;
; 198.162 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.788      ;
; 198.164 ; IIC:U_IIC|config_l[0] ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.786      ;
; 198.171 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|scl_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.779      ;
; 198.200 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.750      ;
; 198.209 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.740      ;
; 198.209 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.740      ;
; 198.209 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.740      ;
; 198.230 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|scl_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.720      ;
; 198.240 ; IIC:U_IIC|num[2]      ; IIC:U_IIC|data_h[4] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.038     ; 1.709      ;
; 198.243 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S6     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.707      ;
; 198.243 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|scl_l     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.707      ;
; 198.246 ; IIC:U_IIC|cs.S17      ; IIC:U_IIC|sda_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 1.705      ;
; 198.250 ; IIC:U_IIC|cs.S16      ; IIC:U_IIC|link      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.700      ;
; 198.262 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S11    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 1.689      ;
; 198.272 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S16    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 1.679      ;
; 198.273 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S3     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.036     ; 1.678      ;
; 198.280 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|scl_r     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.670      ;
; 198.289 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|cs.S22    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.661      ;
; 198.292 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|num[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.658      ;
; 198.292 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|num[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.658      ;
; 198.292 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|num[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 200.000      ; -0.037     ; 1.658      ;
+---------+-----------------------+---------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'                                                                                                                                                                        ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                      ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.102 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 0.954      ;
; -0.090 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 0.966      ;
; -0.090 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 0.966      ;
; -0.089 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.404      ; 0.969      ;
; -0.088 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 0.969      ;
; -0.087 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.404      ; 0.971      ;
; -0.086 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 0.971      ;
; -0.082 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 0.975      ;
; -0.082 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 0.975      ;
; -0.082 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 0.975      ;
; -0.078 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 0.979      ;
; -0.076 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 0.981      ;
; -0.073 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 0.984      ;
; -0.053 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.003      ;
; -0.044 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.397      ; 1.007      ;
; -0.041 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.015      ;
; -0.041 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.015      ;
; -0.040 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.404      ; 1.018      ;
; -0.039 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.018      ;
; -0.038 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.404      ; 1.020      ;
; -0.037 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.020      ;
; -0.033 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.024      ;
; -0.033 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.024      ;
; -0.033 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.024      ;
; -0.029 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.028      ;
; -0.027 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.030      ;
; -0.024 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.033      ;
; -0.024 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.033      ;
; -0.022 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.034      ;
; 0.005  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.397      ; 1.056      ;
; 0.025  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.082      ;
; 0.027  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.083      ;
; 0.040  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.096      ;
; 0.048  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.104      ;
; 0.052  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.108      ;
; 0.052  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.108      ;
; 0.053  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.404      ; 1.111      ;
; 0.054  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.111      ;
; 0.055  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.404      ; 1.113      ;
; 0.056  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.113      ;
; 0.060  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.116      ;
; 0.060  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.116      ;
; 0.060  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.117      ;
; 0.060  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.117      ;
; 0.060  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.117      ;
; 0.061  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.404      ; 1.119      ;
; 0.062  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.119      ;
; 0.063  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.404      ; 1.121      ;
; 0.064  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.121      ;
; 0.064  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.121      ;
; 0.066  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.123      ;
; 0.068  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.125      ;
; 0.068  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.125      ;
; 0.068  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.125      ;
; 0.069  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.126      ;
; 0.072  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.129      ;
; 0.074  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.131      ;
; 0.077  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.134      ;
; 0.098  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.397      ; 1.149      ;
; 0.106  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.397      ; 1.157      ;
; 0.118  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.175      ;
; 0.120  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.176      ;
; 0.126  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.403      ; 1.183      ;
; 0.128  ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; -0.500       ; 1.402      ; 1.184      ;
; 0.203  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.325      ;
; 0.210  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.331      ;
; 0.256  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.377      ;
; 0.258  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[2]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.379      ;
; 0.265  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.386      ;
; 0.267  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.388      ;
; 0.268  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[3]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.389      ;
; 0.275  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[1]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.039      ; 0.398      ;
; 0.277  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[3]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.399      ;
; 0.280  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[0]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.401      ;
; 0.294  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.416      ;
; 0.295  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.416      ;
; 0.298  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.420      ;
; 0.298  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.420      ;
; 0.320  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.441      ;
; 0.324  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[2]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.446      ;
; 0.325  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[1]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.447      ;
; 0.325  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[6]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.447      ;
; 0.329  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[0]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.451      ;
; 0.332  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[4]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.454      ;
; 0.333  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[5]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.455      ;
; 0.356  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.478      ;
; 0.363  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.485      ;
; 0.367  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.489      ;
; 0.369  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.491      ;
; 0.369  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.491      ;
; 0.371  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.493      ;
; 0.372  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.494      ;
; 0.373  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.495      ;
; 0.373  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.495      ;
; 0.381  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.037      ; 0.502      ;
; 0.443  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[1] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.032      ; 0.559      ;
; 0.447  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.569      ;
; 0.456  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.578      ;
; 0.459  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.038      ; 0.581      ;
; 0.491  ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 0.000        ; 0.032      ; 0.607      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.068 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.050     ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.225 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.270 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.277 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.284 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.296 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.308 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.328 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.340 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.367 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.369 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.397 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.517      ;
; 0.399 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.519      ;
; 0.401 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.522      ;
; 0.412 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.532      ;
; 0.431 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.445 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.448 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.452 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[0]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[0]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[1]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[1]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[2]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[2]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[3]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[3]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[4]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[5]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|Y[6]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[9]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[9]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[8]         ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[8]         ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[10]        ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[10]        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[0]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[2]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[3]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[4]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[1]   ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[10]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[10]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[11]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[11]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|vsync        ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|vsync        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.273 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.274      ; 0.635      ;
; 0.274 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.274      ; 0.636      ;
; 0.287 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync_1      ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.408      ;
; 0.297 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[18]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[18]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[21]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[21]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[23]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[23]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[24]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[24]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[25]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[25]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[4]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[22]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[22]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[5]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[5]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[3]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[3]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[13]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[13]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[4]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[10]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[10]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[15]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[15]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[16]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[16]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[17]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[17]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[6]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[7]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[7]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[8]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[8]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[9]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[9]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[8]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[8]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[9]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[9]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[0]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[10]    ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[10]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.317 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.346 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|hsync        ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.467      ;
; 0.361 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.274      ; 0.723      ;
; 0.361 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.274      ; 0.723      ;
; 0.366 ; IIC:U_IIC|data[9]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[17]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.088      ; 0.398      ;
; 0.367 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[14]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[14]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.488      ;
; 0.373 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.495      ;
; 0.374 ; IIC:U_IIC|data[11]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[19]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.088      ; 0.406      ;
; 0.375 ; IIC:U_IIC|data[13]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[21]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.088      ; 0.407      ;
; 0.388 ; IIC:U_IIC|data[2]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[10]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.087      ; 0.419      ;
; 0.391 ; IIC:U_IIC|data[12]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[20]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.088      ; 0.423      ;
; 0.392 ; IIC:U_IIC|data[0]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[8]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.087      ; 0.423      ;
; 0.392 ; IIC:U_IIC|data[8]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[16]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.088      ; 0.424      ;
; 0.396 ; IIC:U_IIC|data[10]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[18]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.088      ; 0.428      ;
; 0.398 ; IIC:U_IIC|data[6]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[14]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.087      ; 0.429      ;
; 0.400 ; IIC:U_IIC|data[7]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[15]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.087      ; 0.431      ;
; 0.403 ; IIC:U_IIC|data[4]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[12]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.087      ; 0.434      ;
; 0.405 ; IIC:U_IIC|data[1]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[9]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.087      ; 0.436      ;
; 0.406 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.086      ; 0.580      ;
; 0.407 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.086      ; 0.581      ;
; 0.408 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.086      ; 0.582      ;
; 0.410 ; IIC:U_IIC|data[5]                        ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[13]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.087      ; 0.441      ;
; 0.417 ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3] ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.016       ; 0.288      ; 0.793      ;
; 0.439 ; IIC:U_IIC|data[15]                       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[23]  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.160       ; 0.088      ; 0.471      ;
; 0.446 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[21]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[22]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.569      ;
; 0.448 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[23]    ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[24]    ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.569      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                         ;
+-------+-----------------------+-----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; IIC:U_IIC|cs.S4       ; IIC:U_IIC|cs.S4       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S0       ; IIC:U_IIC|cs.S0       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S2       ; IIC:U_IIC|cs.S2       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|cs.S3       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S5       ; IIC:U_IIC|cs.S5       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|cs.S6       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|cs.S8       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S9       ; IIC:U_IIC|cs.S9       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|cs.S11      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S12      ; IIC:U_IIC|cs.S12      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S13      ; IIC:U_IIC|cs.S13      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|cs.S15      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S16      ; IIC:U_IIC|cs.S16      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S18      ; IIC:U_IIC|cs.S18      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S19      ; IIC:U_IIC|cs.S19      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S20      ; IIC:U_IIC|cs.S20      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S21      ; IIC:U_IIC|cs.S21      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S25      ; IIC:U_IIC|cs.S25      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|cs.S27      ; IIC:U_IIC|cs.S27      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|num[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|num[2]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_l[2]   ; IIC:U_IIC|data_l[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_l[3]   ; IIC:U_IIC|data_l[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_l[4]   ; IIC:U_IIC|data_l[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_l[7]   ; IIC:U_IIC|data_l[7]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_h[3]   ; IIC:U_IIC|data_h[3]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_h[5]   ; IIC:U_IIC|data_h[5]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_h[6]   ; IIC:U_IIC|data_h[6]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_l[0]   ; IIC:U_IIC|data_l[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_h[0]   ; IIC:U_IIC|data_h[0]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_h[1]   ; IIC:U_IIC|data_h[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_h[2]   ; IIC:U_IIC|data_h[2]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_h[4]   ; IIC:U_IIC|data_h[4]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|data_h[7]   ; IIC:U_IIC|data_h[7]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|slaw[4]     ; IIC:U_IIC|slaw[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|apr1[0]     ; IIC:U_IIC|apr1[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|config_h[0] ; IIC:U_IIC|config_h[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|config_l[0] ; IIC:U_IIC|config_l[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IIC:U_IIC|sda_r       ; IIC:U_IIC|sda_r       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; IIC:U_IIC|scl_n       ; IIC:U_IIC|scl_n       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|scl_l       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|cs.S7       ; IIC:U_IIC|cs.S7       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|cs.S17      ; IIC:U_IIC|cs.S17      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|cs.S10      ; IIC:U_IIC|cs.S10      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|cs.S24      ; IIC:U_IIC|cs.S24      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|cs.S22      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|cs.S23      ; IIC:U_IIC|cs.S23      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|data_l[1]   ; IIC:U_IIC|data_l[1]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|data_l[6]   ; IIC:U_IIC|data_l[6]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|data_l[5]   ; IIC:U_IIC|data_l[5]   ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|slar[0]     ; IIC:U_IIC|slar[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|link        ; IIC:U_IIC|link        ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IIC:U_IIC|scl_r       ; IIC:U_IIC|scl_r       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|num[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.206 ; IIC:U_IIC|cs.S22      ; IIC:U_IIC|cs.S23      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; IIC:U_IIC|cs.S20      ; IIC:U_IIC|cs.S21      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.328      ;
; 0.210 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|apr1[0]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.331      ;
; 0.214 ; IIC:U_IIC|cs.S0       ; IIC:U_IIC|cs.S1       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|num[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.337      ;
; 0.217 ; IIC:U_IIC|num[0]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.338      ;
; 0.236 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|cs.S27      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.357      ;
; 0.236 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.357      ;
; 0.264 ; IIC:U_IIC|cs.S13      ; IIC:U_IIC|cs.S14      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.273 ; IIC:U_IIC|cs.S8       ; IIC:U_IIC|cs.S9       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; IIC:U_IIC|cs.S14      ; IIC:U_IIC|slaw[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.394      ;
; 0.301 ; IIC:U_IIC|cs.S19      ; IIC:U_IIC|cs.S20      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; IIC:U_IIC|cnt[9]      ; IIC:U_IIC|cnt[9]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; IIC:U_IIC|cnt[8]      ; IIC:U_IIC|cnt[8]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; IIC:U_IIC|cs.S11      ; IIC:U_IIC|cs.S12      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.307 ; IIC:U_IIC|cs.S1       ; IIC:U_IIC|cs.S2       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; IIC:U_IIC|cnt[1]      ; IIC:U_IIC|cnt[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|cs.S4       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|cnt[7]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; IIC:U_IIC|cs.S3       ; IIC:U_IIC|cs.S5       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; IIC:U_IIC|cnt[5]      ; IIC:U_IIC|cnt[5]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; IIC:U_IIC|cnt[6]      ; IIC:U_IIC|cnt[6]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; IIC:U_IIC|cs.S14      ; IIC:U_IIC|cs.S15      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; IIC:U_IIC|cs.S16      ; IIC:U_IIC|cs.S18      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; IIC:U_IIC|cnt[3]      ; IIC:U_IIC|cnt[3]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; IIC:U_IIC|num[1]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.435      ;
; 0.318 ; IIC:U_IIC|cnt[4]      ; IIC:U_IIC|cnt[4]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.331 ; IIC:U_IIC|scl_h       ; IIC:U_IIC|config_h[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.452      ;
; 0.342 ; IIC:U_IIC|cs.S1       ; IIC:U_IIC|slaw[4]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.463      ;
; 0.347 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[1]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.468      ;
; 0.380 ; IIC:U_IIC|cnt[2]      ; IIC:U_IIC|cnt[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.501      ;
; 0.380 ; IIC:U_IIC|cs.S2       ; IIC:U_IIC|cs.S3       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.502      ;
; 0.381 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|scl_h       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.501      ;
; 0.381 ; IIC:U_IIC|cs.S15      ; IIC:U_IIC|cs.S16      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.503      ;
; 0.383 ; IIC:U_IIC|cnt[0]      ; IIC:U_IIC|cnt[0]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.504      ;
; 0.390 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|config_h[0] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.511      ;
; 0.391 ; IIC:U_IIC|num[3]      ; IIC:U_IIC|num[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.512      ;
; 0.395 ; IIC:U_IIC|cs.S6       ; IIC:U_IIC|cs.S7       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.516      ;
; 0.428 ; IIC:U_IIC|data_l[1]   ; IIC:U_IIC|data[1]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.552      ;
; 0.429 ; IIC:U_IIC|data_l[5]   ; IIC:U_IIC|data[5]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.550      ;
; 0.433 ; IIC:U_IIC|data_l[6]   ; IIC:U_IIC|data[6]     ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.554      ;
; 0.435 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|cs.S20      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.555      ;
; 0.439 ; IIC:U_IIC|scl_l       ; IIC:U_IIC|cs.S14      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.559      ;
; 0.457 ; IIC:U_IIC|cnt[1]      ; IIC:U_IIC|cnt[2]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; IIC:U_IIC|cnt[7]      ; IIC:U_IIC|cnt[8]      ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
+-------+-----------------------+-----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[4]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[5]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[6]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[7]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[8]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[9]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[0]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[10]   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[11]   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[12]   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[13]   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[15]   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[1]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[2]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[3]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[4]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[5]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[6]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[7]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[8]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[9]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[0] ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[3] ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[0]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[1]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[2]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[3]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[4]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[5]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|seg[6]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[1]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_r[14]   ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[1] ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|data_temp[2] ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[0]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[2]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|sel[3]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.000       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.001       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.010       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|st.011       ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[0]       ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[10]      ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[11]      ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[1]       ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[2]       ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; Fall       ; SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7|cnt[3]       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+------------------------------------------+
; 4.352 ; 4.536        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[23]   ;
; 4.357 ; 4.541        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[16]   ;
; 4.364 ; 4.548        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[10]   ;
; 4.364 ; 4.548        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[11]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[14]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[15]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[17]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[18]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[19]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[20]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[21]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[22]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[9]    ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[10]  ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[11]  ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[12]  ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[13]  ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[14]  ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[15]  ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[8]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[9]   ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[10]        ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[11]        ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[1]         ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[3]         ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[4]         ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[5]         ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[8]         ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|X[9]         ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[0]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[10]    ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[11]    ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[1]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[2]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[3]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[4]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[5]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[6]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[7]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[8]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|h_cnt[9]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[0]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[10]    ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[11]    ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[1]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[3]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[4]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[8]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|v_cnt[9]     ;
; 4.380 ; 4.564        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|VGA:U_VGA|vsync        ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[0]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[10]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[11]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[12]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[13]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[14]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[15]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[16]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[17]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[18]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[19]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[1]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[20]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[21]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[22]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[23]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[24]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[25]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[2]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[3]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[4]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[5]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[6]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[7]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[8]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt[9]     ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[0]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[10] ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[1]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[2]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[3]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[4]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[5]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[6]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[7]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[8]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|cnt_ma[9]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[12]   ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[13]   ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|data[8]    ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[16]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[17]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[18]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[19]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[20]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[21]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[22]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|din_r[23]  ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[0]   ;
; 4.381 ; 4.565        ; 0.184          ; Low Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; VGA_TOP:U_VGA_TOP|DATA:U_DATA|y_cnt[1]   ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[0]      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[1]      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[2]      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_out[3]      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|key_scan_r      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[0]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[10]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[11]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[12]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[13]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[14]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[15]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[16]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[17]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[18]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[19]         ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[1]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[2]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[3]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[4]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[5]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[6]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[7]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[8]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|KEY:U_KEY_2|cnt[9]          ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[0]        ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[1]        ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[3]        ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan_r        ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[0]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[1]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[2]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[3]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[4]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[5]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[6]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[7]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[8]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[9]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_out[2]        ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan          ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[10]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[11]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[12]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[13]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[14]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[15]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[16]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[17]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[18]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|cnt[19]   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_pll|altpll_component|auto_generated|pll1|clk[2]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------+
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[0]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[1]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[2]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[3]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[4]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[5]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[6]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[7]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[8]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cnt[9]      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|config_h[0] ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S26      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S28      ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[0]     ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[1]     ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[2]     ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[3]     ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[4]     ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[5]     ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[6]     ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[7]     ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[0]   ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[1]   ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[2]   ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[3]   ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[4]   ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[5]   ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[6]   ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_l[7]   ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_h       ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_l       ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_n       ;
; 99.797 ; 99.981       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|scl_r       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|apr1[0]     ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|config_l[0] ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S0       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S1       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S10      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S11      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S12      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S13      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S14      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S15      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S16      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S17      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S18      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S19      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S2       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S20      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S21      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S22      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S23      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S24      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S25      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S27      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S3       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S4       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S5       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S6       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S7       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S8       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S9       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[10]    ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[11]    ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[12]    ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[13]    ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[14]    ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[15]    ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[8]     ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data[9]     ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[0]   ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[1]   ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[2]   ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[3]   ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[4]   ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[5]   ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[6]   ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|data_h[7]   ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|link        ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[0]      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[1]      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[2]      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|num[3]      ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|sda_r       ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|slar[0]     ;
; 99.798 ; 99.982       ; 0.184          ; Low Pulse Width  ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|slaw[4]     ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S0       ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S1       ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S10      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S13      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S14      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S15      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S17      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S19      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S2       ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S20      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S21      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S22      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S23      ;
; 99.799 ; 100.015      ; 0.216          ; High Pulse Width ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; IIC:U_IIC|cs.S24      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; key_in    ; clk        ; 1.508 ; 1.968 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; key_seg   ; clk        ; 1.260 ; 1.757 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sda       ; clk        ; 3.722 ; 4.666 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; key_in    ; clk        ; -1.185 ; -1.648 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; key_seg   ; clk        ; -0.944 ; -1.436 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sda       ; clk        ; -2.303 ; -3.136 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; seg[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.778 ; 3.725 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.778 ; 3.725 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.528 ; 3.509 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.638 ; 3.616 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.666 ; 3.617 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[4]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.770 ; 3.703 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[5]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.645 ; 3.597 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[6]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.698 ; 3.669 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; sel[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.663 ; 3.615 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.425 ; 3.458 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.580 ; 3.553 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.598 ; 3.564 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.663 ; 3.615 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; DATA[*]   ; clk                                             ; 4.142 ; 4.015 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[0]  ; clk                                             ; 3.050 ; 3.183 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[1]  ; clk                                             ; 3.281 ; 3.444 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[2]  ; clk                                             ; 3.079 ; 3.211 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[3]  ; clk                                             ; 2.866 ; 2.995 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[4]  ; clk                                             ; 2.900 ; 3.028 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[5]  ; clk                                             ; 3.006 ; 3.164 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[6]  ; clk                                             ; 3.059 ; 3.203 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[7]  ; clk                                             ; 2.963 ; 3.097 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[8]  ; clk                                             ; 2.733 ; 2.789 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[9]  ; clk                                             ; 2.765 ; 2.860 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[10] ; clk                                             ; 2.643 ; 2.738 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[11] ; clk                                             ; 2.772 ; 2.856 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[12] ; clk                                             ; 2.708 ; 2.819 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[13] ; clk                                             ; 2.872 ; 2.979 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[14] ; clk                                             ; 4.142 ; 4.015 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[15] ; clk                                             ; 2.873 ; 2.958 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; hsync     ; clk                                             ; 2.041 ; 2.025 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; vsync     ; clk                                             ; 2.230 ; 2.248 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; scl       ; clk                                             ; 2.305 ; 2.321 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sda       ; clk                                             ; 2.710 ; 2.631 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; seg[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.402 ; 3.387 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.638 ; 3.589 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.402 ; 3.387 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.507 ; 3.489 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.531 ; 3.487 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[4]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.632 ; 3.570 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[5]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.510 ; 3.466 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[6]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.565 ; 3.540 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; sel[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.302 ; 3.332 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.302 ; 3.332 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.448 ; 3.424 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.465 ; 3.435 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.527 ; 3.484 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; DATA[*]   ; clk                                             ; 2.162 ; 2.199 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[0]  ; clk                                             ; 2.395 ; 2.464 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[1]  ; clk                                             ; 2.405 ; 2.482 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[2]  ; clk                                             ; 2.595 ; 2.667 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[3]  ; clk                                             ; 2.566 ; 2.647 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[4]  ; clk                                             ; 2.245 ; 2.308 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[5]  ; clk                                             ; 2.348 ; 2.442 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[6]  ; clk                                             ; 2.338 ; 2.411 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[7]  ; clk                                             ; 2.247 ; 2.309 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[8]  ; clk                                             ; 2.400 ; 2.468 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[9]  ; clk                                             ; 2.383 ; 2.450 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[10] ; clk                                             ; 2.266 ; 2.328 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[11] ; clk                                             ; 2.288 ; 2.341 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[12] ; clk                                             ; 2.323 ; 2.415 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[13] ; clk                                             ; 2.162 ; 2.199 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[14] ; clk                                             ; 3.762 ; 3.613 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[15] ; clk                                             ; 2.483 ; 2.591 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; hsync     ; clk                                             ; 1.781 ; 1.763 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; vsync     ; clk                                             ; 1.959 ; 1.974 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; scl       ; clk                                             ; 2.036 ; 2.048 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sda       ; clk                                             ; 2.417 ; 2.343 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sda       ; clk        ; 2.736 ; 2.662 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sda       ; clk        ; 2.445 ; 2.371 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; sda       ; clk        ; 2.776     ; 2.850     ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+
; sda       ; clk        ; 2.481     ; 2.555     ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -78.222   ; -0.257 ; N/A      ; N/A     ; -1.487              ;
;  SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -78.222   ; -0.131 ; N/A      ; N/A     ; -1.487              ;
;  U_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.209    ; -0.257 ; N/A      ; N/A     ; 9.716               ;
;  U_pll|altpll_component|auto_generated|pll1|clk[1] ; -14.743   ; 0.186  ; N/A      ; N/A     ; 4.255               ;
;  U_pll|altpll_component|auto_generated|pll1|clk[2] ; 193.726   ; 0.186  ; N/A      ; N/A     ; 99.715              ;
;  clk                                               ; N/A       ; N/A    ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                    ; -1139.771 ; -1.195 ; 0.0      ; 0.0     ; -69.889             ;
;  SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; -1015.196 ; -1.195 ; N/A      ; N/A     ; -69.889             ;
;  U_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.209    ; -0.257 ; N/A      ; N/A     ; 0.000               ;
;  U_pll|altpll_component|auto_generated|pll1|clk[1] ; -124.366  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  U_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk                                               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; key_in    ; clk        ; 2.964 ; 3.196 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; key_seg   ; clk        ; 2.451 ; 2.639 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sda       ; clk        ; 8.221 ; 8.548 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; key_in    ; clk        ; -1.185 ; -1.648 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; key_seg   ; clk        ; -0.944 ; -1.436 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sda       ; clk        ; -2.303 ; -3.136 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; seg[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.535 ; 7.826 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.535 ; 7.826 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.096 ; 7.288 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.284 ; 7.540 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.342 ; 7.561 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[4]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.510 ; 7.796 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[5]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.282 ; 7.502 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[6]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.429 ; 7.696 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; sel[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.334 ; 7.548 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.032 ; 6.894 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.214 ; 7.499 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.225 ; 7.490 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 7.334 ; 7.548 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; DATA[*]   ; clk                                             ; 8.332 ; 7.684 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[0]  ; clk                                             ; 7.090 ; 6.672 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[1]  ; clk                                             ; 7.633 ; 7.191 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[2]  ; clk                                             ; 7.132 ; 6.774 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[3]  ; clk                                             ; 6.718 ; 6.426 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[4]  ; clk                                             ; 6.576 ; 6.374 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[5]  ; clk                                             ; 7.059 ; 6.662 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[6]  ; clk                                             ; 7.128 ; 6.791 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[7]  ; clk                                             ; 6.755 ; 6.495 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[8]  ; clk                                             ; 6.240 ; 5.970 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[9]  ; clk                                             ; 6.318 ; 6.064 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[10] ; clk                                             ; 6.095 ; 5.805 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[11] ; clk                                             ; 6.434 ; 6.118 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[12] ; clk                                             ; 6.321 ; 6.023 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[13] ; clk                                             ; 6.580 ; 6.294 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[14] ; clk                                             ; 8.332 ; 7.684 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[15] ; clk                                             ; 6.681 ; 6.339 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; hsync     ; clk                                             ; 4.544 ; 4.382 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; vsync     ; clk                                             ; 4.991 ; 4.779 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; scl       ; clk                                             ; 5.157 ; 4.932 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sda       ; clk                                             ; 5.664 ; 5.901 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; seg[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.402 ; 3.387 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.638 ; 3.589 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.402 ; 3.387 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.507 ; 3.489 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.531 ; 3.487 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[4]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.632 ; 3.570 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[5]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.510 ; 3.466 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  seg[6]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.565 ; 3.540 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; sel[*]    ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.302 ; 3.332 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[0]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.302 ; 3.332 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[1]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.448 ; 3.424 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[2]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.465 ; 3.435 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
;  sel[3]   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r ; 3.527 ; 3.484 ; Fall       ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ;
; DATA[*]   ; clk                                             ; 2.162 ; 2.199 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[0]  ; clk                                             ; 2.395 ; 2.464 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[1]  ; clk                                             ; 2.405 ; 2.482 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[2]  ; clk                                             ; 2.595 ; 2.667 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[3]  ; clk                                             ; 2.566 ; 2.647 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[4]  ; clk                                             ; 2.245 ; 2.308 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[5]  ; clk                                             ; 2.348 ; 2.442 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[6]  ; clk                                             ; 2.338 ; 2.411 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[7]  ; clk                                             ; 2.247 ; 2.309 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[8]  ; clk                                             ; 2.400 ; 2.468 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[9]  ; clk                                             ; 2.383 ; 2.450 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[10] ; clk                                             ; 2.266 ; 2.328 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[11] ; clk                                             ; 2.288 ; 2.341 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[12] ; clk                                             ; 2.323 ; 2.415 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[13] ; clk                                             ; 2.162 ; 2.199 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[14] ; clk                                             ; 3.762 ; 3.613 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  DATA[15] ; clk                                             ; 2.483 ; 2.591 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; hsync     ; clk                                             ; 1.781 ; 1.763 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; vsync     ; clk                                             ; 1.959 ; 1.974 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[1] ;
; scl       ; clk                                             ; 2.036 ; 2.048 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sda       ; clk                                             ; 2.417 ; 2.343 ; Rise       ; U_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+-------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; seg[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scl      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------+
; Input Transition Times                                     ;
+---------+--------------+-----------------+-----------------+
; Pin     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------+--------------+-----------------+-----------------+
; sda     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_in  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_seg ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; seg[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sel[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sel[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sel[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sel[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sel[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; sel[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; scl      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; hsync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vsync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DATA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DATA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DATA[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DATA[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DATA[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DATA[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DATA[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DATA[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DATA[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DATA[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DATA[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DATA[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DATA[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DATA[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DATA[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; DATA[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sda      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; seg[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sel[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; sel[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; scl      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; hsync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vsync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DATA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DATA[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DATA[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DATA[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DATA[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DATA[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DATA[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DATA[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DATA[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DATA[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DATA[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DATA[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DATA[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DATA[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; DATA[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sda      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; seg[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sel[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sel[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sel[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sel[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sel[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sel[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; scl      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; hsync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vsync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DATA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DATA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DATA[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DATA[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DATA[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DATA[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DATA[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DATA[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DATA[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DATA[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DATA[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DATA[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DATA[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DATA[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DATA[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DATA[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sda      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+-----------+----------+--------------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths  ; FR Paths ; RF Paths     ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+-----------+----------+--------------+----------+
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; 0         ; 0        ; 0            ; 412      ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; 0         ; 0        ; 68           ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; 0         ; 0        ; > 2147483647 ; 0        ;
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 1         ; 1        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 1337      ; 0        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 280       ; 0        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 279361488 ; 0        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 16        ; 0        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 930       ; 0        ; 0            ; 0        ;
+---------------------------------------------------+---------------------------------------------------+-----------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                         ;
+---------------------------------------------------+---------------------------------------------------+-----------+----------+--------------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths  ; FR Paths ; RF Paths     ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+-----------+----------+--------------+----------+
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; 0         ; 0        ; 0            ; 412      ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; 0         ; 0        ; 68           ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; 0         ; 0        ; > 2147483647 ; 0        ;
; SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r   ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 1         ; 1        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[0] ; 1337      ; 0        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[0] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 280       ; 0        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[1] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 279361488 ; 0        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[1] ; 16        ; 0        ; 0            ; 0        ;
; U_pll|altpll_component|auto_generated|pll1|clk[2] ; U_pll|altpll_component|auto_generated|pll1|clk[2] ; 930       ; 0        ; 0            ; 0        ;
+---------------------------------------------------+---------------------------------------------------+-----------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 48    ; 48   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat Jan 20 22:05:32 2018
Info: Command: quartus_sta ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADS_IIC_SEG_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {U_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {U_pll|altpll_component|auto_generated|pll1|clk[0]} {U_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {U_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 11 -multiply_by 24 -duty_cycle 50.00 -name {U_pll|altpll_component|auto_generated|pll1|clk[1]} {U_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {U_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {U_pll|altpll_component|auto_generated|pll1|clk[2]} {U_pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -78.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -78.222     -1015.196 SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r 
    Info (332119):   -14.743      -124.366 U_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.209        -0.209 U_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   193.726         0.000 U_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.133
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.133        -0.133 U_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.131        -0.858 SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r 
    Info (332119):     0.452         0.000 U_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452         0.000 U_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -69.889 SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r 
    Info (332119):     4.277         0.000 U_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.718         0.000 U_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858         0.000 clk 
    Info (332119):    99.715         0.000 U_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -71.259
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -71.259      -924.323 SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r 
    Info (332119):   -12.523      -107.536 U_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.003        -0.003 U_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   194.114         0.000 U_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.257
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.257        -0.257 U_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.058         0.000 SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r 
    Info (332119):     0.401         0.000 U_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401         0.000 U_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -69.889 SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r 
    Info (332119):     4.255         0.000 U_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.716         0.000 U_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855         0.000 clk 
    Info (332119):    99.715         0.000 U_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -33.616
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -33.616      -422.849 SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r 
    Info (332119):    -1.073       -18.885 U_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.064        -0.064 U_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   197.257         0.000 U_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.102        -1.195 SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r 
    Info (332119):     0.068         0.000 U_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 U_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186         0.000 U_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -47.000 SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r 
    Info (332119):     4.352         0.000 U_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.423         0.000 clk 
    Info (332119):     9.796         0.000 U_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    99.797         0.000 U_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 534 megabytes
    Info: Processing ended: Sat Jan 20 22:05:43 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


