Reading OpenROAD database at '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-30-12/09-openroad-globalrouting/simple_mult.odb'…
Reading library file at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/giv9dbfir1g36hiqrccwznrmafdg2jhb-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   simple_mult
Die area:                 ( 0 0 ) ( 43495 54215 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     71
Number of terminals:      16
Number of snets:          2
Number of nets:           79

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 50.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2133.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 142.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 5.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 11.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 0.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 179 pins.
[INFO DRT-0081]   Complete 50 unique inst patterns.
[INFO DRT-0084]   Complete 44 groups.
#scanned instances     = 71
#unique  instances     = 50
#stdCellGenAp          = 1307
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1026
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 240
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 136.66 (MB), peak = 136.66 (MB)

[INFO DRT-0157] Number of guides:     447

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 6 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 164.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 113.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 58.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 11.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 222 vertical wires in 1 frboxes and 124 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 11 vertical wires in 1 frboxes and 25 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.91 (MB), peak = 137.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.91 (MB), peak = 137.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 144.43 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Metal Spacing        3
Short               10
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 506.81 (MB), peak = 506.81 (MB)
Total wire length = 802 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 426 um.
Total wire length on LAYER met2 = 342 um.
Total wire length on LAYER met3 = 34 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 414.
Up-via summary (total 414):

----------------------
 FR_MASTERSLICE      0
            li1    240
           met1    163
           met2     11
           met3      0
           met4      0
----------------------
                   414


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 523.68 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 523.68 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 525.81 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 525.81 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        3
Short                3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 526.81 (MB), peak = 526.81 (MB)
Total wire length = 804 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423 um.
Total wire length on LAYER met2 = 346 um.
Total wire length on LAYER met3 = 34 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 422.
Up-via summary (total 422):

----------------------
 FR_MASTERSLICE      0
            li1    240
           met1    171
           met2     11
           met3      0
           met4      0
----------------------
                   422


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 526.81 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 526.81 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 526.81 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 532.81 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        3
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 532.81 (MB), peak = 532.81 (MB)
Total wire length = 810 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 429 um.
Total wire length on LAYER met2 = 346 um.
Total wire length on LAYER met3 = 34 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 418.
Up-via summary (total 418):

----------------------
 FR_MASTERSLICE      0
            li1    240
           met1    167
           met2     11
           met3      0
           met4      0
----------------------
                   418


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 548.36 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 548.36 (MB), peak = 560.43 (MB)
Total wire length = 812 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 428 um.
Total wire length on LAYER met2 = 348 um.
Total wire length on LAYER met3 = 34 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 422.
Up-via summary (total 422):

----------------------
 FR_MASTERSLICE      0
            li1    240
           met1    171
           met2     11
           met3      0
           met4      0
----------------------
                   422


[INFO DRT-0198] Complete detail routing.
Total wire length = 812 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 428 um.
Total wire length on LAYER met2 = 348 um.
Total wire length on LAYER met3 = 34 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 422.
Up-via summary (total 422):

----------------------
 FR_MASTERSLICE      0
            li1    240
           met1    171
           met2     11
           met3      0
           met4      0
----------------------
                   422


[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 548.36 (MB), peak = 560.43 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     16      93.84
  Multi-Input combinational cell           55     366.60
  Total                                    71     460.44
Writing OpenROAD database to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-30-12/10-openroad-detailedrouting/simple_mult.odb'…
Writing netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-30-12/10-openroad-detailedrouting/simple_mult.nl.v'…
Writing powered netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-30-12/10-openroad-detailedrouting/simple_mult.pnl.v'…
Writing layout to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-30-12/10-openroad-detailedrouting/simple_mult.def'…
Writing timing constraints to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-30-12/10-openroad-detailedrouting/simple_mult.sdc'…
