#!/bin/bash

LD_LIBRARY_PATH=${QUESTA_MVC_HOME}/questa_mvc_core/:${VCS_HOME}/gnu/linux/gcc-/lib:${LD_LIBRARY_PATH}
export LD_LIBRARY_PATH

vcs -sverilog -ntb_opts uvm -debug_access+w -quiet  -timescale=1ns/1ns \
    -ld ${VCS_HOME}/gnu/linux/gcc-/xbin/g++ \
    ${QUESTA_MVC_HOME}/include/questa_mvc_svapi.sv \
    +incdir+${QUESTA_MVC_HOME}/questa_mvc_src/sv +define+MAP_PROT_ATTR ${QUESTA_MVC_HOME}/questa_mvc_src/sv/mvc_pkg.sv \
    +incdir+${QUESTA_MVC_HOME}/questa_mvc_src/sv/axi4 ${QUESTA_MVC_HOME}/questa_mvc_src/sv/axi4/mgc_axi4_v1_0_pkg.sv \
    +incdir+../config_policies \
    ../config_policies/standard_vip_params_pkg.sv \
    standard_vip_pkg.sv \
    +incdir+${QUESTA_MVC_HOME}/questa_mvc_src/sv/axi4/modules ${QUESTA_MVC_HOME}/questa_mvc_src/sv/axi4/modules/axi4_master.sv \
    default_clk_gen.sv \
    default_reset_gen.sv \
    hdl_standard_vip.sv \
    hvl_standard_vip.sv \
    -syslib ${QUESTA_MVC_HOME}/questa_mvc_core//libaxi4_IN_SystemVerilog_VCS_full.so

./simv +UVM_TESTNAME=standard_vip_test_base +SEQ=standard_vip_vseq_base
