module partsel_00990(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [1:25] x4;
  wire [27:4] x5;
  wire signed [3:28] x6;
  wire [25:7] x7;
  wire [25:4] x8;
  wire signed [30:7] x9;
  wire [0:26] x10;
  wire signed [28:7] x11;
  wire signed [29:3] x12;
  wire [3:27] x13;
  wire signed [4:29] x14;
  wire signed [28:2] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [3:30] p0 = 338240346;
  localparam signed [29:1] p1 = 77613089;
  localparam [28:5] p2 = 866372779;
  localparam [24:4] p3 = 526931914;
  assign x4 = {2{p0}};
  assign x5 = (((x3[14] ^ p1) + (p2[12 + s2 +: 4] ^ ({p0[25 + s0 -: 7], (p0[20] | p2[29 + s2 +: 6])} + p1))) & (!ctrl[2] && !ctrl[0] && !ctrl[2] ? p2 : x2));
  assign x6 = x0[12 -: 3];
  assign x7 = x0;
  assign x8 = (!ctrl[2] || ctrl[1] && ctrl[2] ? (!ctrl[0] || !ctrl[1] || ctrl[2] ? {x0, {2{{p2[10 +: 4], (p2[22 -: 3] ^ x1)}}}} : {2{x4[20 -: 3]}}) : (({p1[10], (p3[22] + p2[16 -: 3])} | (ctrl[3] || ctrl[1] && ctrl[0] ? p0[15 + s3] : (ctrl[0] || ctrl[1] && !ctrl[2] ? x6[23] : p0[11]))) & x5));
  assign x9 = (ctrl[1] && !ctrl[2] && !ctrl[3] ? x7[21 + s2 -: 2] : ({2{(ctrl[1] || !ctrl[3] && !ctrl[2] ? (!ctrl[1] || !ctrl[1] && !ctrl[0] ? p2[15 -: 2] : p0[18 +: 2]) : p1[12 + s1])}} + (p2[9 + s1] - x7[25 + s0 +: 5])));
  assign x10 = p1;
  assign x11 = (x10[14 +: 1] & p2[14]);
  assign x12 = p3;
  assign x13 = x5[30 + s1 +: 4];
  assign x14 = (x1 & ((ctrl[0] && ctrl[0] && !ctrl[2] ? x7[9 +: 2] : {(((x13[0 + s3 -: 1] ^ x5[14 + s2]) + x5[25 + s2 +: 2]) - x5[15 -: 1]), x4[15 + s0 +: 3]}) - x0));
  assign x15 = x1[5 + s0];
  assign y0 = p1[13 -: 2];
  assign y1 = (({2{(p2[30 + s0 -: 7] ^ x14[6 + s1 -: 5])}} ^ {({2{x14}} - p0[17 +: 4]), p3[20]}) | p3);
  assign y2 = ((p1[17 + s1 -: 3] + p0[10 +: 3]) & x2[11 +: 4]);
  assign y3 = p2[15 +: 4];
endmodule
