--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml safe.twx safe.ncd -o safe.twr safe.pcf

Design file:              safe.ncd
Physical constraint file: safe.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
key<0>      |    1.598(R)|      SLOW  |   -0.626(R)|      FAST  |clk_BUFGP         |   0.000|
rst         |    1.506(R)|      SLOW  |    0.309(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock key<1>
------------+------------+------------+------------+------------+---------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                           | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)          | Phase  |
------------+------------+------------+------------+------------+---------------------------+--------+
key<0>      |    0.956(F)|      SLOW  |    0.576(F)|      SLOW  |pr_st[2]_PWR_25_o_Mux_109_o|   0.000|
            |    0.479(F)|      SLOW  |    0.066(F)|      SLOW  |pr_st[2]_PWR_28_o_Mux_115_o|   0.000|
            |   -1.166(F)|      FAST  |    2.600(F)|      SLOW  |pr_st[2]_PWR_32_o_Mux_123_o|   0.000|
            |    0.360(F)|      SLOW  |    0.223(F)|      SLOW  |pr_st[2]_PWR_36_o_Mux_131_o|   0.000|
            |   -0.857(F)|      FAST  |    2.127(F)|      SLOW  |pr_st[2]_PWR_40_o_Mux_139_o|   0.000|
            |   -0.142(F)|      SLOW  |    0.673(F)|      SLOW  |pr_st[2]_PWR_44_o_Mux_147_o|   0.000|
            |   -1.858(F)|      FAST  |    3.605(F)|      SLOW  |pr_st[2]_PWR_48_o_Mux_155_o|   0.000|
            |   -0.626(F)|      FAST  |    1.622(F)|      SLOW  |pr_st[2]_PWR_52_o_Mux_163_o|   0.000|
            |   -1.306(F)|      FAST  |    2.740(F)|      SLOW  |pr_st[2]_PWR_56_o_Mux_171_o|   0.000|
------------+------------+------------+------------+------------+---------------------------+--------+

Setup/Hold to clock key<2>
------------+------------+------------+------------+------------+---------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                           | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)          | Phase  |
------------+------------+------------+------------+------------+---------------------------+--------+
key<0>      |    0.863(F)|      SLOW  |    0.673(F)|      SLOW  |pr_st[2]_PWR_25_o_Mux_109_o|   0.000|
            |    0.082(F)|      SLOW  |    0.488(F)|      SLOW  |pr_st[2]_PWR_28_o_Mux_115_o|   0.000|
            |   -1.219(F)|      FAST  |    2.697(F)|      SLOW  |pr_st[2]_PWR_32_o_Mux_123_o|   0.000|
            |   -0.037(F)|      SLOW  |    0.645(F)|      SLOW  |pr_st[2]_PWR_36_o_Mux_131_o|   0.000|
            |   -0.910(F)|      FAST  |    2.224(F)|      SLOW  |pr_st[2]_PWR_40_o_Mux_139_o|   0.000|
            |   -0.537(F)|      FAST  |    1.095(F)|      SLOW  |pr_st[2]_PWR_44_o_Mux_147_o|   0.000|
            |   -1.911(F)|      FAST  |    3.702(F)|      SLOW  |pr_st[2]_PWR_48_o_Mux_155_o|   0.000|
            |   -0.942(F)|      FAST  |    2.044(F)|      SLOW  |pr_st[2]_PWR_52_o_Mux_163_o|   0.000|
            |   -1.359(F)|      FAST  |    2.837(F)|      SLOW  |pr_st[2]_PWR_56_o_Mux_171_o|   0.000|
------------+------------+------------+------------+------------+---------------------------+--------+

Setup/Hold to clock key<3>
------------+------------+------------+------------+------------+---------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                           | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)          | Phase  |
------------+------------+------------+------------+------------+---------------------------+--------+
key<0>      |    1.260(F)|      SLOW  |    0.257(F)|      SLOW  |pr_st[2]_PWR_25_o_Mux_109_o|   0.000|
            |    0.392(F)|      SLOW  |    0.162(F)|      SLOW  |pr_st[2]_PWR_28_o_Mux_115_o|   0.000|
            |   -0.932(F)|      FAST  |    2.281(F)|      SLOW  |pr_st[2]_PWR_32_o_Mux_123_o|   0.000|
            |    0.273(F)|      SLOW  |    0.319(F)|      SLOW  |pr_st[2]_PWR_36_o_Mux_131_o|   0.000|
            |   -0.623(F)|      FAST  |    1.808(F)|      SLOW  |pr_st[2]_PWR_40_o_Mux_139_o|   0.000|
            |   -0.229(F)|      SLOW  |    0.769(F)|      SLOW  |pr_st[2]_PWR_44_o_Mux_147_o|   0.000|
            |   -1.624(F)|      FAST  |    3.286(F)|      SLOW  |pr_st[2]_PWR_48_o_Mux_155_o|   0.000|
            |   -0.679(F)|      FAST  |    1.718(F)|      SLOW  |pr_st[2]_PWR_52_o_Mux_163_o|   0.000|
            |   -1.072(F)|      FAST  |    2.421(F)|      SLOW  |pr_st[2]_PWR_56_o_Mux_171_o|   0.000|
------------+------------+------------+------------+------------+---------------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
output      |         8.496(R)|      SLOW  |         4.411(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.095|         |         |         |
key<1>         |    1.241|    6.718|         |         |
key<2>         |    1.338|    6.718|         |         |
key<3>         |    0.922|    6.718|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock key<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.659|         |
key<1>         |         |         |    0.467|    6.331|
key<2>         |         |         |    0.809|    6.331|
key<3>         |         |         |    0.397|    6.331|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock key<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.659|         |
key<1>         |         |         |    0.374|    6.331|
key<2>         |         |         |    0.564|    6.331|
key<3>         |         |         |    0.295|    6.331|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock key<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.659|         |
key<1>         |         |         |    0.771|    6.331|
key<2>         |         |         |    0.961|    6.331|
key<3>         |         |         |    0.692|    6.331|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 21 14:50:06 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



