ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 1
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"main.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "../../FSBL/Core/Src/main.c"
  25              		.section	.text.MX_GPDMA1_Init,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	MX_GPDMA1_Init:
  32              	.LFB864:
   1:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../FSBL/Core/Src/main.c **** /**
   3:../../FSBL/Core/Src/main.c ****   ******************************************************************************
   4:../../FSBL/Core/Src/main.c ****   * @file           : main.c
   5:../../FSBL/Core/Src/main.c ****   * @brief          : Main program body
   6:../../FSBL/Core/Src/main.c ****   ******************************************************************************
   7:../../FSBL/Core/Src/main.c ****   * @attention
   8:../../FSBL/Core/Src/main.c ****   *
   9:../../FSBL/Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:../../FSBL/Core/Src/main.c ****   * All rights reserved.
  11:../../FSBL/Core/Src/main.c ****   *
  12:../../FSBL/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../FSBL/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../FSBL/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../FSBL/Core/Src/main.c ****   *
  16:../../FSBL/Core/Src/main.c ****   ******************************************************************************
  17:../../FSBL/Core/Src/main.c ****   */
  18:../../FSBL/Core/Src/main.c **** /* USER CODE END Header */
  19:../../FSBL/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../FSBL/Core/Src/main.c **** #include "main.h"
  21:../../FSBL/Core/Src/main.c **** #include "extmem_manager.h"
  22:../../FSBL/Core/Src/main.c **** 
  23:../../FSBL/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:../../FSBL/Core/Src/main.c **** 
  26:../../FSBL/Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 2


  27:../../FSBL/Core/Src/main.c **** 
  28:../../FSBL/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../../FSBL/Core/Src/main.c **** 
  31:../../FSBL/Core/Src/main.c **** /* USER CODE END PTD */
  32:../../FSBL/Core/Src/main.c **** 
  33:../../FSBL/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../../FSBL/Core/Src/main.c **** 
  36:../../FSBL/Core/Src/main.c **** /* USER CODE END PD */
  37:../../FSBL/Core/Src/main.c **** 
  38:../../FSBL/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:../../FSBL/Core/Src/main.c **** 
  41:../../FSBL/Core/Src/main.c **** /* USER CODE END PM */
  42:../../FSBL/Core/Src/main.c **** 
  43:../../FSBL/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:../../FSBL/Core/Src/main.c **** 
  45:../../FSBL/Core/Src/main.c **** XSPI_HandleTypeDef hxspi1;
  46:../../FSBL/Core/Src/main.c **** XSPI_HandleTypeDef hxspi2;
  47:../../FSBL/Core/Src/main.c **** 
  48:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:../../FSBL/Core/Src/main.c **** 
  50:../../FSBL/Core/Src/main.c **** /* USER CODE END PV */
  51:../../FSBL/Core/Src/main.c **** 
  52:../../FSBL/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:../../FSBL/Core/Src/main.c **** void SystemClock_Config(void);
  54:../../FSBL/Core/Src/main.c **** static void MPU_Config(void);
  55:../../FSBL/Core/Src/main.c **** static void MX_GPIO_Init(void);
  56:../../FSBL/Core/Src/main.c **** static void MX_HPDMA1_Init(void);
  57:../../FSBL/Core/Src/main.c **** static void MX_GPDMA1_Init(void);
  58:../../FSBL/Core/Src/main.c **** static void MX_XSPI2_Init(void);
  59:../../FSBL/Core/Src/main.c **** static void MX_XSPI1_Init(void);
  60:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  61:../../FSBL/Core/Src/main.c **** 
  62:../../FSBL/Core/Src/main.c **** /* USER CODE END PFP */
  63:../../FSBL/Core/Src/main.c **** 
  64:../../FSBL/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  65:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  66:../../FSBL/Core/Src/main.c **** 
  67:../../FSBL/Core/Src/main.c **** /* USER CODE END 0 */
  68:../../FSBL/Core/Src/main.c **** 
  69:../../FSBL/Core/Src/main.c **** /**
  70:../../FSBL/Core/Src/main.c ****   * @brief  The application entry point.
  71:../../FSBL/Core/Src/main.c ****   * @retval int
  72:../../FSBL/Core/Src/main.c ****   */
  73:../../FSBL/Core/Src/main.c **** int main(void)
  74:../../FSBL/Core/Src/main.c **** {
  75:../../FSBL/Core/Src/main.c **** 
  76:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  77:../../FSBL/Core/Src/main.c **** 
  78:../../FSBL/Core/Src/main.c ****   /* USER CODE END 1 */
  79:../../FSBL/Core/Src/main.c **** 
  80:../../FSBL/Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
  81:../../FSBL/Core/Src/main.c ****   MPU_Config();
  82:../../FSBL/Core/Src/main.c **** 
  83:../../FSBL/Core/Src/main.c ****   /* Enable the CPU Cache */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 3


  84:../../FSBL/Core/Src/main.c **** 
  85:../../FSBL/Core/Src/main.c ****   /* Enable I-Cache---------------------------------------------------------*/
  86:../../FSBL/Core/Src/main.c ****   SCB_EnableICache();
  87:../../FSBL/Core/Src/main.c **** 
  88:../../FSBL/Core/Src/main.c ****   /* Enable D-Cache---------------------------------------------------------*/
  89:../../FSBL/Core/Src/main.c ****   SCB_EnableDCache();
  90:../../FSBL/Core/Src/main.c **** 
  91:../../FSBL/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  92:../../FSBL/Core/Src/main.c ****   HAL_Init();
  93:../../FSBL/Core/Src/main.c **** 
  94:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN Init */
  95:../../FSBL/Core/Src/main.c ****   /* VENC disabled - no need to reserve VENCRAM */
  96:../../FSBL/Core/Src/main.c ****   /* USER CODE END Init */
  97:../../FSBL/Core/Src/main.c **** 
  98:../../FSBL/Core/Src/main.c ****   /* Configure the system clock */
  99:../../FSBL/Core/Src/main.c ****   SystemClock_Config();
 100:../../FSBL/Core/Src/main.c **** 
 101:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 102:../../FSBL/Core/Src/main.c **** 
 103:../../FSBL/Core/Src/main.c ****   /* USER CODE END SysInit */
 104:../../FSBL/Core/Src/main.c **** 
 105:../../FSBL/Core/Src/main.c ****   /* Initialize all configured peripherals */
 106:../../FSBL/Core/Src/main.c ****   MX_GPIO_Init();
 107:../../FSBL/Core/Src/main.c ****   MX_HPDMA1_Init();
 108:../../FSBL/Core/Src/main.c ****   MX_GPDMA1_Init();
 109:../../FSBL/Core/Src/main.c ****   MX_XSPI2_Init();
 110:../../FSBL/Core/Src/main.c ****   MX_XSPI1_Init();
 111:../../FSBL/Core/Src/main.c ****   MX_EXTMEM_MANAGER_Init();
 112:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 113:../../FSBL/Core/Src/main.c ****   /* USER CODE END 2 */
 114:../../FSBL/Core/Src/main.c **** 
 115:../../FSBL/Core/Src/main.c ****   /* Launch the application */
 116:../../FSBL/Core/Src/main.c ****   if (BOOT_OK != BOOT_Application())
 117:../../FSBL/Core/Src/main.c ****   {
 118:../../FSBL/Core/Src/main.c ****     Error_Handler();
 119:../../FSBL/Core/Src/main.c ****   }
 120:../../FSBL/Core/Src/main.c ****   /* Infinite loop */
 121:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 122:../../FSBL/Core/Src/main.c ****   while (1)
 123:../../FSBL/Core/Src/main.c ****   {
 124:../../FSBL/Core/Src/main.c ****     /* USER CODE END WHILE */
 125:../../FSBL/Core/Src/main.c **** 
 126:../../FSBL/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 127:../../FSBL/Core/Src/main.c ****   }
 128:../../FSBL/Core/Src/main.c ****   /* USER CODE END 3 */
 129:../../FSBL/Core/Src/main.c **** }
 130:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN CLK 1 */
 131:../../FSBL/Core/Src/main.c **** /* USER CODE END CLK 1 */
 132:../../FSBL/Core/Src/main.c **** 
 133:../../FSBL/Core/Src/main.c **** /**
 134:../../FSBL/Core/Src/main.c ****   * @brief System Clock Configuration
 135:../../FSBL/Core/Src/main.c ****   * @retval None
 136:../../FSBL/Core/Src/main.c ****   */
 137:../../FSBL/Core/Src/main.c **** void SystemClock_Config(void)
 138:../../FSBL/Core/Src/main.c **** {
 139:../../FSBL/Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 140:../../FSBL/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 4


 141:../../FSBL/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 142:../../FSBL/Core/Src/main.c **** 
 143:../../FSBL/Core/Src/main.c ****   /** Configure the System Power Supply
 144:../../FSBL/Core/Src/main.c ****   */
 145:../../FSBL/Core/Src/main.c ****   if (HAL_PWREx_ConfigSupply(PWR_EXTERNAL_SOURCE_SUPPLY) != HAL_OK)
 146:../../FSBL/Core/Src/main.c ****   {
 147:../../FSBL/Core/Src/main.c ****     Error_Handler();
 148:../../FSBL/Core/Src/main.c ****   }
 149:../../FSBL/Core/Src/main.c **** 
 150:../../FSBL/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 151:../../FSBL/Core/Src/main.c ****   */
 152:../../FSBL/Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 153:../../FSBL/Core/Src/main.c ****   {
 154:../../FSBL/Core/Src/main.c ****     Error_Handler();
 155:../../FSBL/Core/Src/main.c ****   }
 156:../../FSBL/Core/Src/main.c **** 
 157:../../FSBL/Core/Src/main.c ****   /* Enable HSI */
 158:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 159:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 160:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 161:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 162:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
 163:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
 164:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
 165:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
 166:../../FSBL/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167:../../FSBL/Core/Src/main.c ****   {
 168:../../FSBL/Core/Src/main.c ****     Error_Handler();
 169:../../FSBL/Core/Src/main.c ****   }
 170:../../FSBL/Core/Src/main.c **** 
 171:../../FSBL/Core/Src/main.c ****   /* Wait HSE stabilization time before its selection as PLL source. */
 172:../../FSBL/Core/Src/main.c ****   HAL_Delay(HSE_STARTUP_TIMEOUT);
 173:../../FSBL/Core/Src/main.c **** 
 174:../../FSBL/Core/Src/main.c ****   /** Initializes TIMPRE when TIM is used as Systick Clock Source
 175:../../FSBL/Core/Src/main.c ****   */
 176:../../FSBL/Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM;
 177:../../FSBL/Core/Src/main.c ****   PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_DIV1;
 178:../../FSBL/Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 179:../../FSBL/Core/Src/main.c ****   {
 180:../../FSBL/Core/Src/main.c ****     Error_Handler();
 181:../../FSBL/Core/Src/main.c ****   }
 182:../../FSBL/Core/Src/main.c **** 
 183:../../FSBL/Core/Src/main.c ****   /** Get current CPU/System buses clocks configuration and if necessary switch
 184:../../FSBL/Core/Src/main.c ****  to intermediate HSI clock to ensure target clock can be set
 185:../../FSBL/Core/Src/main.c ****   */
 186:../../FSBL/Core/Src/main.c ****   HAL_RCC_GetClockConfig(&RCC_ClkInitStruct);
 187:../../FSBL/Core/Src/main.c ****   if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
 188:../../FSBL/Core/Src/main.c ****      (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
 189:../../FSBL/Core/Src/main.c ****   {
 190:../../FSBL/Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK);
 191:../../FSBL/Core/Src/main.c ****     RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_HSI;
 192:../../FSBL/Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 193:../../FSBL/Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
 194:../../FSBL/Core/Src/main.c ****     {
 195:../../FSBL/Core/Src/main.c ****       /* Initialization Error */
 196:../../FSBL/Core/Src/main.c ****       Error_Handler();
 197:../../FSBL/Core/Src/main.c ****     }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 5


 198:../../FSBL/Core/Src/main.c ****   }
 199:../../FSBL/Core/Src/main.c **** 
 200:../../FSBL/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 201:../../FSBL/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 202:../../FSBL/Core/Src/main.c ****   */
 203:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 204:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 205:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
 206:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSE;
 207:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLM = 1;
 208:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLN = 50;
 209:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLFractional = 0;
 210:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLP1 = 3;
 211:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLP2 = 1;
 212:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
 213:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
 214:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
 215:../../FSBL/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 216:../../FSBL/Core/Src/main.c ****   {
 217:../../FSBL/Core/Src/main.c ****     Error_Handler();
 218:../../FSBL/Core/Src/main.c ****   }
 219:../../FSBL/Core/Src/main.c **** 
 220:../../FSBL/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 221:../../FSBL/Core/Src/main.c ****   */
 222:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_CPUCLK|RCC_CLOCKTYPE_HCLK
 223:../../FSBL/Core/Src/main.c ****                               |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 224:../../FSBL/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK2|RCC_CLOCKTYPE_PCLK5
 225:../../FSBL/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK4;
 226:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
 227:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
 228:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 229:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 230:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 231:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 232:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
 233:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 234:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC1Selection.ClockDivider = 2;
 235:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 236:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;
 237:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 238:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC6Selection.ClockDivider = 2;
 239:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 240:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC11Selection.ClockDivider = 2;
 241:../../FSBL/Core/Src/main.c **** 
 242:../../FSBL/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
 243:../../FSBL/Core/Src/main.c ****   {
 244:../../FSBL/Core/Src/main.c ****     Error_Handler();
 245:../../FSBL/Core/Src/main.c ****   }
 246:../../FSBL/Core/Src/main.c **** }
 247:../../FSBL/Core/Src/main.c **** 
 248:../../FSBL/Core/Src/main.c **** /**
 249:../../FSBL/Core/Src/main.c ****   * @brief GPDMA1 Initialization Function
 250:../../FSBL/Core/Src/main.c ****   * @param None
 251:../../FSBL/Core/Src/main.c ****   * @retval None
 252:../../FSBL/Core/Src/main.c ****   */
 253:../../FSBL/Core/Src/main.c **** static void MX_GPDMA1_Init(void)
 254:../../FSBL/Core/Src/main.c **** {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 6


  33              		.loc 1 254 1 view -0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 8
  36              		@ frame_needed = 0, uses_anonymous_args = 0
  37              		@ link register save eliminated.
  38 0000 82B0     		sub	sp, sp, #8
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 8
 255:../../FSBL/Core/Src/main.c **** 
 256:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN GPDMA1_Init 0 */
 257:../../FSBL/Core/Src/main.c **** 
 258:../../FSBL/Core/Src/main.c ****   /* USER CODE END GPDMA1_Init 0 */
 259:../../FSBL/Core/Src/main.c **** 
 260:../../FSBL/Core/Src/main.c ****   /* Peripheral clock enable */
 261:../../FSBL/Core/Src/main.c ****   __HAL_RCC_GPDMA1_CLK_ENABLE();
  41              		.loc 1 261 3 view .LVU1
  42              	.LVL0:
  43              	.LBB68:
  44              	.LBI68:
  45              		.file 2 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h"
   1:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
   2:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ******************************************************************************
   3:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @file    stm32n6xx_ll_bus.h
   4:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ******************************************************************************
   7:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @attention
   8:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
   9:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * Copyright (c) 2023 STMicroelectronics.
  10:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * All rights reserved.
  11:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
  12:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * in the root directory of this software component.
  14:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
  16:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ******************************************************************************
  17:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   @verbatim
  18:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                       ##### RCC Limitations #####
  19:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ==============================================================================
  20:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****     [..]
  21:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  22:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  23:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       from/to registers.
  24:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  25:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  26:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  27:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****     [..]
  28:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       Workarounds:
  29:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  30:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  31:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  32:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   @endverbatim
  33:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ******************************************************************************
  34:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  35:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  36:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #ifndef STM32N6xx_LL_BUS_H
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 7


  38:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define STM32N6xx_LL_BUS_H
  39:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  40:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #ifdef __cplusplus
  41:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** extern "C" {
  42:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif
  43:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  44:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #include "stm32n6xx.h"
  46:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  47:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @addtogroup STM32N6xx_LL_Driver
  48:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  49:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  50:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(RCC)
  51:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  52:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  53:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  54:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  55:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  56:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  57:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  58:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  59:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  60:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  61:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  62:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  63:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  64:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  65:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  66:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  67:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  68:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  69:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AXI  AXI
  70:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  71:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  72:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_ACLKN                           RCC_BUSENR_ACLKNEN
  73:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_ACLKNC                          RCC_BUSENR_ACLKNCEN
  74:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHBM                            RCC_BUSENR_AHBMEN
  75:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB1                            RCC_BUSENR_AHB1EN
  76:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2                            RCC_BUSENR_AHB2EN
  77:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3                            RCC_BUSENR_AHB3EN
  78:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4                            RCC_BUSENR_AHB4EN
  79:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5                            RCC_BUSENR_AHB5EN
  80:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1                            RCC_BUSENR_APB1EN
  81:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2                            RCC_BUSENR_APB2EN
  82:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB3                            RCC_BUSENR_APB3EN
  83:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4                            RCC_BUSENR_APB4EN
  84:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5                            RCC_BUSENR_APB5EN
  85:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
  86:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
  87:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  88:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  89:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_MEM  MEM
  90:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  91:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  92:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM1                    RCC_MEMENR_AXISRAM1EN
  93:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM2                    RCC_MEMENR_AXISRAM2EN
  94:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM3                    RCC_MEMENR_AXISRAM3EN
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 8


  95:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM4                    RCC_MEMENR_AXISRAM4EN
  96:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM5                    RCC_MEMENR_AXISRAM5EN
  97:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM6                    RCC_MEMENR_AXISRAM6EN
  98:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AHBSRAM1                    RCC_MEMENR_AHBSRAM1EN
  99:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AHBSRAM2                    RCC_MEMENR_AHBSRAM2EN
 100:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_BKPSRAM                     RCC_MEMENR_BKPSRAMEN
 101:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_FLEXRAM                     RCC_MEMENR_FLEXRAMEN
 102:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_CACHEAXIRAM                 RCC_MEMENR_CACHEAXIRAMEN
 103:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_VENCRAM                     RCC_MEMENR_VENCRAMEN
 104:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_BOOTROM                     RCC_MEMENR_BOOTROMEN
 105:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 106:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 107:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 108:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 109:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
 110:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 111:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 112:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC12          RCC_AHB1ENR_ADC12EN
 113:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPDMA1         RCC_AHB1ENR_GPDMA1EN
 114:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (LL_AHB1_GRP1_PERIPH_ADC12 | LL_AHB1_GRP1_PERIPH_GPDMA1)
 115:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 116:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 117:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 118:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 119:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
 120:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 121:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 122:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADF1           RCC_AHB2ENR_ADF1EN
 123:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_MDF1           RCC_AHB2ENR_MDF1EN
 124:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RAMCFG         RCC_AHB2ENR_RAMCFGEN
 125:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (LL_AHB2_GRP1_PERIPH_ADF1 | LL_AHB2_GRP1_PERIPH_MDF1 | \
 126:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB2_GRP1_PERIPH_RAMCFG)
 127:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 128:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 129:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 130:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 131:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 132:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 133:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 134:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(CRYP)
 135:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_CRYP           RCC_AHB3ENR_CRYPEN
 136:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #else
 137:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_CRYP
 138:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif /* CRYP */
 139:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HASH           RCC_AHB3ENR_HASHEN
 140:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IAC            RCC_AHB3ENR_IACEN
 141:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(PKA)
 142:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 143:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #else
 144:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA
 145:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif /* PKA */
 146:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RIFSC          RCC_AHB3ENR_RIFSCEN
 147:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RISAF          RCC_AHB3ENR_RISAFEN
 148:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 149:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(SAES)
 150:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SAES           RCC_AHB3ENR_SAESEN
 151:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #else
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 9


 152:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SAES
 153:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif /* SAES */
 154:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (LL_AHB3_GRP1_PERIPH_CRYP  | LL_AHB3_GRP1_PERIPH_HASH  |
 155:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB3_GRP1_PERIPH_IAC   | LL_AHB3_GRP1_PERIPH_PKA   |
 156:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB3_GRP1_PERIPH_RIFSC | LL_AHB3_GRP1_PERIPH_RISAF |
 157:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB3_GRP1_PERIPH_RNG   | LL_AHB3_GRP1_PERIPH_SAES)
 158:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 159:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 160:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 161:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 162:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB4_GRP1_PERIPH  AHB4 GRP1 PERIPH
 163:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 164:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 165:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_CRC            RCC_AHB4ENR_CRCEN
 166:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOA          RCC_AHB4ENR_GPIOAEN
 167:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOB          RCC_AHB4ENR_GPIOBEN
 168:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOC          RCC_AHB4ENR_GPIOCEN
 169:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOD          RCC_AHB4ENR_GPIODEN
 170:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOE          RCC_AHB4ENR_GPIOEEN
 171:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOF          RCC_AHB4ENR_GPIOFEN
 172:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOG          RCC_AHB4ENR_GPIOGEN
 173:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOH          RCC_AHB4ENR_GPIOHEN
 174:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPION          RCC_AHB4ENR_GPIONEN
 175:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOO          RCC_AHB4ENR_GPIOOEN
 176:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOP          RCC_AHB4ENR_GPIOPEN
 177:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOQ          RCC_AHB4ENR_GPIOQEN
 178:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_PWR            RCC_AHB4ENR_PWREN
 179:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_ALL            (LL_AHB4_GRP1_PERIPH_CRC   | LL_AHB4_GRP1_PERIPH_GPIOA |
 180:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOB | LL_AHB4_GRP1_PERIPH_GPIOC |
 181:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOD | LL_AHB4_GRP1_PERIPH_GPIOE |
 182:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOF | LL_AHB4_GRP1_PERIPH_GPIOG |
 183:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOH | LL_AHB4_GRP1_PERIPH_GPION |
 184:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOO | LL_AHB4_GRP1_PERIPH_GPIOP |
 185:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOQ | LL_AHB4_GRP1_PERIPH_PWR)
 186:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 187:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 188:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 189:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 190:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB5_GRP1_PERIPH  AHB5 GRP1 PERIPH
 191:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 192:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 193:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_DMA2D             RCC_AHB5ENR_DMA2DEN
 194:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ETH1              RCC_AHB5ENR_ETH1EN
 195:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ETH1MAC           RCC_AHB5ENR_ETH1MACEN
 196:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ETH1TX            RCC_AHB5ENR_ETH1TXEN
 197:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ETH1RX            RCC_AHB5ENR_ETH1RXEN
 198:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_FMC               RCC_AHB5ENR_FMCEN
 199:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_GFXMMU            RCC_AHB5ENR_GFXMMUEN
 200:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_GPU2D             RCC_AHB5ENR_GPU2DEN
 201:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_HPDMA1            RCC_AHB5ENR_HPDMA1EN
 202:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_XSPI1             RCC_AHB5ENR_XSPI1EN
 203:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_XSPI2             RCC_AHB5ENR_XSPI2EN
 204:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_XSPI3             RCC_AHB5ENR_XSPI3EN
 205:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_XSPIM             RCC_AHB5ENR_XSPIMEN
 206:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_JPEG              RCC_AHB5ENR_JPEGEN
 207:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_MCE1              RCC_AHB5ENR_MCE1EN
 208:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_MCE2              RCC_AHB5ENR_MCE2EN
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 10


 209:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_MCE3              RCC_AHB5ENR_MCE3EN
 210:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_MCE4              RCC_AHB5ENR_MCE4EN
 211:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_CACHEAXI          RCC_AHB5ENR_CACHEAXIEN
 212:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_NPU               RCC_AHB5ENR_NPUEN
 213:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTG1              RCC_AHB5ENR_OTG1EN
 214:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTG2              RCC_AHB5ENR_OTG2EN
 215:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTGPHY1           RCC_AHB5ENR_OTGPHY1EN
 216:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTGPHY2           RCC_AHB5ENR_OTGPHY2EN
 217:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTG1PHYCTL        RCC_AHB5RSTR_OTG1PHYCTLRST
 218:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTG2PHYCTL        RCC_AHB5RSTR_OTG2PHYCTLRST
 219:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_PSSI              RCC_AHB5ENR_PSSIEN
 220:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_SDMMC1            RCC_AHB5ENR_SDMMC1EN
 221:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_SDMMC2            RCC_AHB5ENR_SDMMC2EN
 222:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ALL            (LL_AHB5_GRP1_PERIPH_DMA2D    | LL_AHB5_GRP1_PERIPH_ETH1
 223:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_ETH1MAC  | LL_AHB5_GRP1_PERIPH_ETH1
 224:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_ETH1RX   | LL_AHB5_GRP1_PERIPH_FMC 
 225:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_GFXMMU   | LL_AHB5_GRP1_PERIPH_GPU2
 226:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_HPDMA1   | LL_AHB5_GRP1_PERIPH_XSPI
 227:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_XSPI2    | LL_AHB5_GRP1_PERIPH_XSPI
 228:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_XSPIM    | LL_AHB5_GRP1_PERIPH_JPEG
 229:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_MCE1     | LL_AHB5_GRP1_PERIPH_MCE2
 230:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_MCE3     | LL_AHB5_GRP1_PERIPH_MCE4
 231:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_CACHEAXI | LL_AHB5_GRP1_PERIPH_NPU 
 232:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_OTG1     | LL_AHB5_GRP1_PERIPH_OTG2
 233:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_OTGPHY1  | LL_AHB5_GRP1_PERIPH_OTGP
 234:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_PSSI     | LL_AHB5_GRP1_PERIPH_SDMM
 235:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_SDMMC2)
 236:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 237:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 238:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 239:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 240:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 241:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 242:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 243:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 244:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 245:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 246:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I3C1           RCC_APB1ENR1_I3C1EN
 247:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I3C2           RCC_APB1ENR1_I3C2EN
 248:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 249:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPDIFRX1       RCC_APB1ENR1_SPDIFRX1EN
 250:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 251:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 252:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 253:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 254:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 255:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 256:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 257:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 258:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM10          RCC_APB1ENR1_TIM10EN
 259:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM11          RCC_APB1ENR1_TIM11EN
 260:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR1_TIM12EN
 261:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR1_TIM13EN
 262:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR1_TIM14EN
 263:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 264:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 265:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 11


 266:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 267:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART7          RCC_APB1ENR1_UART7EN
 268:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART8          RCC_APB1ENR1_UART8EN
 269:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 270:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (LL_APB1_GRP1_PERIPH_I2C1     | LL_APB1_GRP1_PERIPH_I2C2
 271:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_I2C3     | LL_APB1_GRP1_PERIPH_I3C1
 272:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_I3C2     | LL_APB1_GRP1_PERIPH_LPTI
 273:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_SPDIFRX1 | LL_APB1_GRP1_PERIPH_SPI2
 274:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_SPI3     | LL_APB1_GRP1_PERIPH_TIM2
 275:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM3     | LL_APB1_GRP1_PERIPH_TIM4
 276:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM5     | LL_APB1_GRP1_PERIPH_TIM6
 277:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM7     | LL_APB1_GRP1_PERIPH_TIM1
 278:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM11    | LL_APB1_GRP1_PERIPH_TIM1
 279:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM13    | LL_APB1_GRP1_PERIPH_TIM1
 280:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_USART2   | LL_APB1_GRP1_PERIPH_USAR
 281:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_UART4    | LL_APB1_GRP1_PERIPH_UART
 282:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_UART7    | LL_APB1_GRP1_PERIPH_UART
 283:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_WWDG)
 284:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 285:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 286:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 287:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 288:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 289:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 290:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 291:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_FDCAN          RCC_APB1ENR2_FDCANEN
 292:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_MDIOS          RCC_APB1ENR2_MDIOSEN
 293:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_UCPD1          RCC_APB1ENR2_UCPD1EN
 294:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (LL_APB1_GRP2_PERIPH_FDCAN | LL_APB1_GRP2_PERIPH_MDIOS |
 295:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP2_PERIPH_UCPD1)
 296:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 297:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 298:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 299:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 300:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 301:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 302:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 303:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 304:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2           RCC_APB2ENR_SAI2EN
 305:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 306:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 307:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI5           RCC_APB2ENR_SPI5EN
 308:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 309:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 310:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM9           RCC_APB2ENR_TIM9EN
 311:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 312:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 313:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 314:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM18          RCC_APB2ENR_TIM18EN
 315:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 316:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART6         RCC_APB2ENR_USART6EN
 317:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_UART9          RCC_APB2ENR_UART9EN
 318:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART10        RCC_APB2ENR_USART10EN
 319:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (LL_APB2_GRP1_PERIPH_SAI1   | LL_APB2_GRP1_PERIPH_SAI2  
 320:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_SPI1   | LL_APB2_GRP1_PERIPH_SPI4  
 321:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_SPI5   | LL_APB2_GRP1_PERIPH_TIM1  
 322:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_TIM8   | LL_APB2_GRP1_PERIPH_TIM9  
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 12


 323:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_TIM15  | LL_APB2_GRP1_PERIPH_TIM16 
 324:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_TIM17  | LL_APB2_GRP1_PERIPH_TIM18 
 325:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_USART1 | LL_APB2_GRP1_PERIPH_USART6
 326:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_UART9  | LL_APB2_GRP1_PERIPH_USART1
 327:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 328:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 329:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 330:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 331:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB4_GRP1_PERIPH  APB4 GRP1 PERIPH
 332:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 333:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 334:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_HDP            RCC_APB4ENR1_HDPEN
 335:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_I2C4           RCC_APB4ENR1_I2C4EN
 336:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPTIM2         RCC_APB4ENR1_LPTIM2EN
 337:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPTIM3         RCC_APB4ENR1_LPTIM3EN
 338:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPTIM4         RCC_APB4ENR1_LPTIM4EN
 339:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPTIM5         RCC_APB4ENR1_LPTIM5EN
 340:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPUART1        RCC_APB4ENR1_LPUART1EN
 341:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_RTC            RCC_APB4ENR1_RTCEN
 342:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_RTCAPB         RCC_APB4ENR1_RTCAPBEN
 343:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_SPI6           RCC_APB4ENR1_SPI6EN
 344:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_VREFBUF        RCC_APB4ENR1_VREFBUFEN
 345:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_ALL            (LL_APB4_GRP1_PERIPH_HDP     | LL_APB4_GRP1_PERIPH_I2C4 
 346:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_LPTIM2  | LL_APB4_GRP1_PERIPH_LPTIM
 347:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_LPTIM4  | LL_APB4_GRP1_PERIPH_LPTIM
 348:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_LPUART1 | LL_APB4_GRP1_PERIPH_RTC  
 349:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_RTCAPB  | LL_APB4_GRP1_PERIPH_SPI6 
 350:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_VREFBUF)
 351:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 352:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 353:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 354:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 355:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB4_GRP2_PERIPH  APB4 GRP2 PERIPH
 356:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 357:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 358:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP2_PERIPH_BSEC           RCC_APB4ENR2_BSECEN
 359:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP2_PERIPH_DTS            RCC_APB4ENR2_DTSEN
 360:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP2_PERIPH_SYSCFG         RCC_APB4ENR2_SYSCFGEN
 361:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP2_PERIPH_ALL            (LL_APB4_GRP2_PERIPH_BSEC | LL_APB4_GRP2_PERIPH_DTS | \
 362:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP2_PERIPH_SYSCFG)
 363:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 364:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 365:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 366:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 367:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB5_GRP1_PERIPH  APB5 GRP1 PERIPH
 368:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 369:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 370:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_CSI            RCC_APB5ENR_CSIEN
 371:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_DCMIPP         RCC_APB5ENR_DCMIPPEN
 372:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_GFXTIM         RCC_APB5ENR_GFXTIMEN
 373:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_LTDC           RCC_APB5ENR_LTDCEN
 374:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(VENC)
 375:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_VENC           RCC_APB5ENR_VENCEN
 376:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #else
 377:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_VENC
 378:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif /* VENC */
 379:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_ALL            (LL_APB5_GRP1_PERIPH_CSI    | LL_APB5_GRP1_PERIPH_DCMIPP
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 13


 380:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB5_GRP1_PERIPH_GFXTIM | LL_APB5_GRP1_PERIPH_LTDC  
 381:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB5_GRP1_PERIPH_VENC)
 382:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 383:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 384:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 385:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 386:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_MISC  MISC
 387:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 388:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 389:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_DBG                             RCC_MISCENR_DBGEN
 390:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MCO1                            RCC_MISCENR_MCO1EN
 391:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MCO2                            RCC_MISCENR_MCO2EN
 392:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_XSPIPHYCOMP                     RCC_MISCENR_XSPIPHYCOMPEN
 393:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_XSPIPHY1                        RCC_MISCRSTR_XSPIPHY1RST
 394:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_XSPIPHY2                        RCC_MISCRSTR_XSPIPHY2RST
 395:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_PER                             RCC_MISCENR_PEREN
 396:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_SDMMC1DLL                       RCC_MISCRSTR_SDMMC1DLLRST
 397:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_SDMMC2DLL                       RCC_MISCRSTR_SDMMC2DLLRST
 398:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 399:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 400:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 401:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 402:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 403:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 404:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 405:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 406:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Exported macros -----------------------------------------------------------*/
 407:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 408:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 409:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 410:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 411:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 414:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_BUS BUS
 415:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 416:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 417:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 418:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 419:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AXI bus clock.
 420:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSENSR      ACLKNENS      LL_BUS_EnableClock\n
 421:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      ACLKNCENS     LL_BUS_EnableClock\n
 422:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHBMENS       LL_BUS_EnableClock\n
 423:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB1ENS       LL_BUS_EnableClock\n
 424:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB2ENS       LL_BUS_EnableClock\n
 425:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB3ENS       LL_BUS_EnableClock\n
 426:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB4ENS       LL_BUS_EnableClock\n
 427:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB5ENS       LL_BUS_EnableClock\n
 428:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB1ENS       LL_BUS_EnableClock\n
 429:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB2ENS       LL_BUS_EnableClock\n
 430:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB3ENS       LL_BUS_EnableClock\n
 431:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB4ENS       LL_BUS_EnableClock\n
 432:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB5ENS       LL_BUS_EnableClock
 433:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 434:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 435:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 436:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 14


 437:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 438:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 439:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 440:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 441:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 442:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 443:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 444:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 445:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 446:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 447:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 448:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 449:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_BUS_EnableClock(uint32_t Bus)
 450:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 451:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 452:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->BUSENSR, Bus);
 453:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC bus clock enabling */
 454:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->BUSENR);
 455:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 456:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 457:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 458:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 459:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AXI bus clock is enabled or not
 460:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSENR       ACLKNEN       LL_BUS_IsEnabledClock\n
 461:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       ACLKNCEN      LL_BUS_IsEnabledClock\n
 462:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHBMEN        LL_BUS_IsEnabledClock\n
 463:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB1EN        LL_BUS_IsEnabledClock\n
 464:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB2EN        LL_BUS_IsEnabledClock\n
 465:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB3EN        LL_BUS_IsEnabledClock\n
 466:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB4EN        LL_BUS_IsEnabledClock\n
 467:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB5EN        LL_BUS_IsEnabledClock\n
 468:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB1EN        LL_BUS_IsEnabledClock\n
 469:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB2EN        LL_BUS_IsEnabledClock\n
 470:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB3EN        LL_BUS_IsEnabledClock\n
 471:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB4EN        LL_BUS_IsEnabledClock\n
 472:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB5EN        LL_BUS_IsEnabledClock
 473:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 474:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 475:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 476:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 477:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 478:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 479:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 480:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 481:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 482:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 483:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 484:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 485:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 486:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 487:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 488:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 489:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_BUS_IsEnabledClock(uint32_t Bus)
 490:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 491:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->BUSENR, Bus) == Bus) ? 1UL : 0UL);
 492:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 493:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 15


 494:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 495:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AXI bus clock.
 496:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSENCR      ACLKNENC      LL_BUS_DisableClock\n
 497:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      ACLKNCENC     LL_BUS_DisableClock\n
 498:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHBMENC       LL_BUS_DisableClock\n
 499:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB1ENC       LL_BUS_DisableClock\n
 500:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB2ENC       LL_BUS_DisableClock\n
 501:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB3ENC       LL_BUS_DisableClock\n
 502:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB4ENC       LL_BUS_DisableClock\n
 503:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB5ENC       LL_BUS_DisableClock\n
 504:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB1ENC       LL_BUS_DisableClock\n
 505:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB2ENC       LL_BUS_DisableClock\n
 506:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB3ENC       LL_BUS_DisableClock\n
 507:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB4ENC       LL_BUS_DisableClock\n
 508:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB5ENC       LL_BUS_DisableClock
 509:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 510:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 511:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 512:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 513:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 514:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 515:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 516:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 517:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 518:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 519:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 520:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 521:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 522:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 523:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 524:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 525:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_BUS_DisableClock(uint32_t Bus)
 526:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 527:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->BUSENCR, Bus);
 528:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 529:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 530:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 531:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AXI bus clock during Low Power mode.
 532:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSLPENSR    ACLKNLPENS    LL_BUS_EnableClockLowPower\n
 533:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    ACLKNCLPENS   LL_BUS_EnableClockLowPower\n
 534:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHBMLPENS     LL_BUS_EnableClockLowPower\n
 535:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB1LPENS     LL_BUS_EnableClockLowPower\n
 536:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB2LPENS     LL_BUS_EnableClockLowPower\n
 537:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB3LPENS     LL_BUS_EnableClockLowPower\n
 538:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB4LPENS     LL_BUS_EnableClockLowPower\n
 539:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB5LPENS     LL_BUS_EnableClockLowPower\n
 540:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB1LPENS     LL_BUS_EnableClockLowPower\n
 541:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB2LPENS     LL_BUS_EnableClockLowPower\n
 542:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB3LPENS     LL_BUS_EnableClockLowPower\n
 543:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB4LPENS     LL_BUS_EnableClockLowPower\n
 544:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB5LPENS     LL_BUS_EnableClockLowPower
 545:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 546:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 547:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 548:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 549:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 550:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 16


 551:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 552:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 553:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 554:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 555:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 556:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 557:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 558:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 559:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 560:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 561:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_BUS_EnableClockLowPower(uint32_t Bus)
 562:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 563:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 564:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->BUSLPENSR, Bus);
 565:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC bus clock enabling */
 566:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->BUSLPENR);
 567:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 568:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 569:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 570:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 571:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AXI bus clock during Low Power mode is enabled or not
 572:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSLPENR       ACLKNLPEN       LL_BUS_IsEnabledClockLowPower\n
 573:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       ACLKNCLPEN      LL_BUS_IsEnabledClockLowPower\n
 574:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHBMLPEN        LL_BUS_IsEnabledClockLowPower\n
 575:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB1LPEN        LL_BUS_IsEnabledClockLowPower\n
 576:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB2LPEN        LL_BUS_IsEnabledClockLowPower\n
 577:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB3LPEN        LL_BUS_IsEnabledClockLowPower\n
 578:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB4LPEN        LL_BUS_IsEnabledClockLowPower\n
 579:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB5LPEN        LL_BUS_IsEnabledClockLowPower\n
 580:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB1LPEN        LL_BUS_IsEnabledClockLowPower\n
 581:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB2LPEN        LL_BUS_IsEnabledClockLowPower\n
 582:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB3LPEN        LL_BUS_IsEnabledClockLowPower\n
 583:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB4LPEN        LL_BUS_IsEnabledClockLowPower\n
 584:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB5LPEN        LL_BUS_IsEnabledClockLowPower
 585:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 586:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 587:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 588:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 589:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 590:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 591:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 592:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 593:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 594:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 595:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 596:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 597:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 598:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 599:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 600:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 601:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_BUS_IsEnabledClockLowPower(uint32_t Bus)
 602:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 603:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->BUSLPENR, Bus) == Bus) ? 1UL : 0UL);
 604:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 605:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 606:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 607:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AXI bus clock during Low Power mode.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 17


 608:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSLPENCR    ACLKNLPENC    LL_BUS_DisableClockLowPower\n
 609:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    ACLKNCLPENC   LL_BUS_DisableClockLowPower\n
 610:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHBMLPENC     LL_BUS_DisableClockLowPower\n
 611:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB1LPENC     LL_BUS_DisableClockLowPower\n
 612:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB2LPENC     LL_BUS_DisableClockLowPower\n
 613:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB3LPENC     LL_BUS_DisableClockLowPower\n
 614:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB4LPENC     LL_BUS_DisableClockLowPower\n
 615:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB5LPENC     LL_BUS_DisableClockLowPower\n
 616:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB1LPENC     LL_BUS_DisableClockLowPower\n
 617:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB2LPENC     LL_BUS_DisableClockLowPower\n
 618:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB3LPENC     LL_BUS_DisableClockLowPower\n
 619:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB4LPENC     LL_BUS_DisableClockLowPower\n
 620:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB5LPENC     LL_BUS_DisableClockLowPower
 621:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 622:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 623:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 624:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 625:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 626:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 627:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 628:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 629:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 630:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 631:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 632:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 633:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 634:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 635:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 636:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 637:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_BUS_DisableClockLowPower(uint32_t Bus)
 638:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 639:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->BUSLPENCR, Bus);
 640:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 641:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 642:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 643:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 644:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 645:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 646:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_MEM MEM
 647:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 648:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 649:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 650:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 651:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable memories clock.
 652:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMENSR      AXISRAM1ENS   LL_MEM_EnableClock\n
 653:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM2ENS   LL_MEM_EnableClock\n
 654:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM3ENS   LL_MEM_EnableClock\n
 655:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM4ENS   LL_MEM_EnableClock\n
 656:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM5ENS   LL_MEM_EnableClock\n
 657:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM6ENS   LL_MEM_EnableClock\n
 658:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AHBSRAM1ENS   LL_MEM_EnableClock\n
 659:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AHBSRAM2ENS   LL_MEM_EnableClock\n
 660:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      BKPSRAMENS    LL_MEM_EnableClock\n
 661:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      FLEXRAMENS    LL_MEM_EnableClock\n
 662:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      CACHEAXIRAMENS LL_MEM_EnableClock\n
 663:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      VENCRAMENS    LL_MEM_EnableClock
 664:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 18


 665:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 666:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 667:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 668:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 669:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 670:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 671:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 672:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 673:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 674:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 675:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 676:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 677:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 678:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 679:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MEM_EnableClock(uint32_t Memories)
 680:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 681:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 682:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MEMENSR, Memories);
 683:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC memories clock enabling */
 684:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->MEMENR);
 685:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 686:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 687:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 688:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 689:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if memory clock is enabled or not
 690:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMENR       AXISRAM1EN    LL_MEM_IsEnabledClock\n
 691:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM2EN    LL_MEM_IsEnabledClock\n
 692:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM3EN    LL_MEM_IsEnabledClock\n
 693:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM4EN    LL_MEM_IsEnabledClock\n
 694:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM5EN    LL_MEM_IsEnabledClock\n
 695:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM6EN    LL_MEM_IsEnabledClock\n
 696:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AHBSRAM1EN    LL_MEM_IsEnabledClock\n
 697:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AHBSRAM2EN    LL_MEM_IsEnabledClock\n
 698:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       BKPSRAMEN     LL_MEM_IsEnabledClock\n
 699:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       FLEXRAMEN     LL_MEM_IsEnabledClock\n
 700:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       CACHEAXIRAMEN LL_MEM_IsEnabledClock\n
 701:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       VENCRAMEN     LL_MEM_IsEnabledClock
 702:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 703:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 704:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 705:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 706:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 707:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 708:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 709:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 710:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 711:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 712:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 713:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 714:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 715:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 716:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 717:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_MEM_IsEnabledClock(uint32_t Memories)
 718:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 719:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->MEMENR, Memories) == Memories) ? 1UL : 0UL);
 720:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 721:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 19


 722:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 723:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable memories clock.
 724:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMENCR      AXISRAM1ENC   LL_MEM_DisableClock\n
 725:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM2ENC   LL_MEM_DisableClock\n
 726:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM3ENC   LL_MEM_DisableClock\n
 727:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM4ENC   LL_MEM_DisableClock\n
 728:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM5ENC   LL_MEM_DisableClock\n
 729:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM6ENC   LL_MEM_DisableClock\n
 730:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AHBSRAM1ENC   LL_MEM_DisableClock\n
 731:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AHBSRAM2ENC   LL_MEM_DisableClock\n
 732:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      BKPSRAMENC    LL_MEM_DisableClock\n
 733:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      FLEXRAMENC    LL_MEM_DisableClock\n
 734:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      CACHEAXIRAMENC LL_MEM_DisableClock\n
 735:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      VENCRAMENC    LL_MEM_DisableClock
 736:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 737:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 738:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 739:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 740:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 741:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 742:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 743:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 744:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 745:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 746:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 747:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 748:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 749:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 750:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 751:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MEM_DisableClock(uint32_t Memories)
 752:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 753:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MEMENCR, Memories);
 754:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 755:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 756:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 757:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable memories clock during Low Power mode.
 758:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMLPENSR    AXISRAM1LPENS LL_MEM_EnableClockLowPower\n
 759:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM2LPENS LL_MEM_EnableClockLowPower\n
 760:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM3LPENS LL_MEM_EnableClockLowPower\n
 761:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM4LPENS LL_MEM_EnableClockLowPower\n
 762:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM5LPENS LL_MEM_EnableClockLowPower\n
 763:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM6LPENS LL_MEM_EnableClockLowPower\n
 764:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AHBSRAM1LPENS LL_MEM_EnableClockLowPower\n
 765:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AHBSRAM2LPENS LL_MEM_EnableClockLowPower\n
 766:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    BKPSRAMLPENS  LL_MEM_EnableClockLowPower\n
 767:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    FLEXRAMLPENS  LL_MEM_EnableClockLowPower\n
 768:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    CACHEAXIRAMLPENS LL_MEM_EnableClockLowPower\n
 769:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    VENCRAMLPENS  LL_MEM_EnableClockLowPower
 770:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 771:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 772:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 773:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 774:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 775:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 776:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 777:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 778:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 20


 779:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 780:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 781:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 782:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 783:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 784:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 785:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MEM_EnableClockLowPower(uint32_t Memories)
 786:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 787:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 788:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MEMLPENSR, Memories);
 789:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC memories clock enabling */
 790:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->MEMLPENR);
 791:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 792:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 793:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 794:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 795:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if memories clock during Low Power mode is enabled or not .
 796:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMLPENR      AXISRAM1LPEN    LL_MEM_IsEnabledClockLowPower\n
 797:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM2LPEN    LL_MEM_IsEnabledClockLowPower\n
 798:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM3LPEN    LL_MEM_IsEnabledClockLowPower\n
 799:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM4LPEN    LL_MEM_IsEnabledClockLowPower\n
 800:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM5LPEN    LL_MEM_IsEnabledClockLowPower\n
 801:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM6LPEN    LL_MEM_IsEnabledClockLowPower\n
 802:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AHBSRAM1LPEN    LL_MEM_IsEnabledClockLowPower\n
 803:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AHBSRAM2LPEN    LL_MEM_IsEnabledClockLowPower\n
 804:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      BKPSRAMLPEN     LL_MEM_IsEnabledClockLowPower\n
 805:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      FLEXRAMLPEN     LL_MEM_IsEnabledClockLowPower\n
 806:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      CACHEAXIRAMLPEN LL_MEM_IsEnabledClockLowPower\n
 807:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      VENCRAMLPEN     LL_MEM_IsEnabledClockLowPower
 808:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 809:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 810:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 811:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 812:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 813:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 814:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 815:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 816:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 817:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 818:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 819:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 820:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 821:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 822:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 823:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_MEM_IsEnabledClockLowPower(uint32_t Memories)
 824:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 825:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->MEMLPENR, Memories) == Memories) ? 1UL : 0UL);
 826:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 827:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 828:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 829:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable memories clock during Low Power mode.
 830:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMLPENCR    AXISRAM1LPENC LL_MEM_DisableClockLowPower\n
 831:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM2LPENC LL_MEM_DisableClockLowPower\n
 832:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM3LPENC LL_MEM_DisableClockLowPower\n
 833:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM4LPENC LL_MEM_DisableClockLowPower\n
 834:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM5LPENC LL_MEM_DisableClockLowPower\n
 835:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM6LPENC LL_MEM_DisableClockLowPower\n
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 21


 836:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AHBSRAM1LPENC LL_MEM_DisableClockLowPower\n
 837:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AHBSRAM2LPENC LL_MEM_DisableClockLowPower\n
 838:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    BKPSRAMLPENC  LL_MEM_DisableClockLowPower\n
 839:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    FLEXRAMLPENC  LL_MEM_DisableClockLowPower\n
 840:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    CACHEAXIRAMLPENC LL_MEM_DisableClockLowPower\n
 841:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    VENCRAMLPENC  LL_MEM_DisableClockLowPower
 842:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 843:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 844:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 845:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 846:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 847:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 848:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 849:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 850:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 851:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 852:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 853:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 854:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 855:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 856:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 857:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MEM_DisableClockLowPower(uint32_t Memories)
 858:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 859:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MEMLPENCR, Memories);
 860:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 861:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 862:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 863:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 864:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 865:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 866:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 867:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 868:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 869:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 870:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 871:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 872:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1ENSR     GPDMA1ENS     LL_AHB1_GRP1_EnableClock\n
 873:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1ENSR     ADC12ENS      LL_AHB1_GRP1_EnableClock
 874:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 875:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 876:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 877:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 878:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 879:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
  46              		.loc 2 879 22 view .LVU2
  47              	.LBB69:
 880:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 881:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
  48              		.loc 2 881 3 view .LVU3
 882:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1ENSR, Periphs);
  49              		.loc 2 882 3 view .LVU4
  50 0002 054B     		ldr	r3, .L3
  51 0004 1022     		movs	r2, #16
  52 0006 C3F8502A 		str	r2, [r3, #2640]
 883:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 884:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB1ENR);
  53              		.loc 2 884 3 view .LVU5
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 22


  54              		.loc 2 884 12 is_stmt 0 view .LVU6
  55 000a D3F85032 		ldr	r3, [r3, #592]
  56              		.loc 2 884 10 view .LVU7
  57 000e 0193     		str	r3, [sp, #4]
 885:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
  58              		.loc 2 885 3 is_stmt 1 view .LVU8
  59 0010 019B     		ldr	r3, [sp, #4]
  60              	.LVL1:
  61              		.loc 2 885 3 is_stmt 0 view .LVU9
  62              	.LBE69:
  63              	.LBE68:
 262:../../FSBL/Core/Src/main.c **** 
 263:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN GPDMA1_Init 1 */
 264:../../FSBL/Core/Src/main.c **** 
 265:../../FSBL/Core/Src/main.c ****   /* USER CODE END GPDMA1_Init 1 */
 266:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN GPDMA1_Init 2 */
 267:../../FSBL/Core/Src/main.c **** 
 268:../../FSBL/Core/Src/main.c ****   /* USER CODE END GPDMA1_Init 2 */
 269:../../FSBL/Core/Src/main.c **** 
 270:../../FSBL/Core/Src/main.c **** }
  64              		.loc 1 270 1 view .LVU10
  65 0012 02B0     		add	sp, sp, #8
  66              	.LCFI1:
  67              		.cfi_def_cfa_offset 0
  68              		@ sp needed
  69 0014 7047     		bx	lr
  70              	.L4:
  71 0016 00BF     		.align	2
  72              	.L3:
  73 0018 00800256 		.word	1443004416
  74              		.cfi_endproc
  75              	.LFE864:
  77              		.section	.text.MX_HPDMA1_Init,"ax",%progbits
  78              		.align	1
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	MX_HPDMA1_Init:
  84              	.LFB865:
 271:../../FSBL/Core/Src/main.c **** 
 272:../../FSBL/Core/Src/main.c **** /**
 273:../../FSBL/Core/Src/main.c ****   * @brief HPDMA1 Initialization Function
 274:../../FSBL/Core/Src/main.c ****   * @param None
 275:../../FSBL/Core/Src/main.c ****   * @retval None
 276:../../FSBL/Core/Src/main.c ****   */
 277:../../FSBL/Core/Src/main.c **** static void MX_HPDMA1_Init(void)
 278:../../FSBL/Core/Src/main.c **** {
  85              		.loc 1 278 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 8
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  90 0000 82B0     		sub	sp, sp, #8
  91              	.LCFI2:
  92              		.cfi_def_cfa_offset 8
 279:../../FSBL/Core/Src/main.c **** 
 280:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN HPDMA1_Init 0 */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 23


 281:../../FSBL/Core/Src/main.c **** 
 282:../../FSBL/Core/Src/main.c ****   /* USER CODE END HPDMA1_Init 0 */
 283:../../FSBL/Core/Src/main.c **** 
 284:../../FSBL/Core/Src/main.c ****   /* Peripheral clock enable */
 285:../../FSBL/Core/Src/main.c ****   __HAL_RCC_HPDMA1_CLK_ENABLE();
  93              		.loc 1 285 3 view .LVU12
  94              	.LVL2:
  95              	.LBB70:
  96              	.LBI70:
 886:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 887:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 888:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 889:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 890:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPDMA1EN      LL_AHB1_GRP1_IsEnabledClock\n
 891:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1ENR      ADC12EN       LL_AHB1_GRP1_IsEnabledClock
 892:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 893:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 894:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 895:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 896:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 897:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 898:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 899:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 900:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 901:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 902:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 903:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 904:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1ENCR     GPDMA1ENC     LL_AHB1_GRP1_DisableClock\n
 905:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1ENCR     ADC12ENC      LL_AHB1_GRP1_DisableClock
 906:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 907:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 908:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 909:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 910:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 911:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 912:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 913:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1ENCR, Periphs);
 914:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 915:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 916:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 917:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 918:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1RSTSR    GPDMA1RSTS    LL_AHB1_GRP1_ForceReset\n
 919:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1RSTSR    ADC12RSTS     LL_AHB1_GRP1_ForceReset
 920:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 921:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 922:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 923:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 924:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 925:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 926:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 927:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1RSTSR, Periphs);
 928:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 929:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 930:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 931:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 932:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1RSTCR    GPDMA1RSTC    LL_AHB1_GRP1_ReleaseReset\n
 933:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1RSTCR    ADC12RSTC     LL_AHB1_GRP1_ReleaseReset
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 24


 934:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 935:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 936:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 937:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 938:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 939:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 940:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 941:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1RSTCR, Periphs);
 942:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 943:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 944:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 945:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power mode.
 946:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1LPENSR   GPDMA1LPENS   LL_AHB1_GRP1_EnableClockLowPower\n
 947:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1LPENSR   ADC12LPENS    LL_AHB1_GRP1_EnableClockLowPower
 948:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 949:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 950:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 951:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 952:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 953:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockLowPower(uint32_t Periphs)
 954:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 955:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 956:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1LPENSR, Periphs);
 957:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 958:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB1LPENR);
 959:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 960:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 961:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 962:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 963:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock during Low Power mode is enabled or not .
 964:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1LPENR    GPDMA1LPEN    LL_AHB1_GRP1_IsEnabledClockLowPower\n
 965:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1LPENR    ADC12LPEN     LL_AHB1_GRP1_IsEnabledClockLowPower
 966:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 967:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 968:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 969:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 970:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 971:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
 972:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 973:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1LPENR, Periphs) == Periphs) ? 1UL : 0UL);
 974:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 975:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 976:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 977:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power mode.
 978:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1LPENCR   GPDMA1LPENC   LL_AHB1_GRP1_DisableClockLowPower\n
 979:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1LPENCR   ADC12LPENC    LL_AHB1_GRP1_DisableClockLowPower
 980:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 981:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 982:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 983:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 984:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 985:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockLowPower(uint32_t Periphs)
 986:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 987:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1LPENCR, Periphs);
 988:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 989:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 990:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 25


 991:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 992:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 993:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 994:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 995:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 996:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 997:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 998:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 999:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
1000:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2ENSR     RAMCFGENS     LL_AHB2_GRP1_EnableClock\n
1001:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENSR     MDF1ENS       LL_AHB2_GRP1_EnableClock\n
1002:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENSR     ADF1ENS       LL_AHB2_GRP1_EnableClock
1003:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1004:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1005:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1006:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1007:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1008:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1009:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
1010:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1011:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1012:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2ENSR, Periphs);
1013:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1014:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB2ENR);
1015:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
1016:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1017:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1018:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1019:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
1020:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2ENR      RAMCFGEN      LL_AHB2_GRP1_IsEnabledClock\n
1021:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENR      MDF1EN        LL_AHB2_GRP1_IsEnabledClock\n
1022:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENR      ADF1EN        LL_AHB2_GRP1_IsEnabledClock
1023:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1024:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1025:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1026:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1027:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1028:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1029:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
1030:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1031:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
1032:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1033:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1034:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1035:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
1036:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2ENCR     RAMCFGENC     LL_AHB2_GRP1_DisableClock\n
1037:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENCR     MDF1ENC       LL_AHB2_GRP1_DisableClock\n
1038:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENCR     ADF1ENC       LL_AHB2_GRP1_DisableClock
1039:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1040:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1041:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1042:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1043:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1044:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1045:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
1046:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1047:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2ENCR, Periphs);
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 26


1048:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1049:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1050:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1051:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
1052:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2RSTSR    RAMCFGRSTS     LL_AHB2_GRP1_ForceReset\n
1053:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2RSTSR    MDF1RSTS       LL_AHB2_GRP1_ForceReset\n
1054:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2RSTSR    ADF1RSTS       LL_AHB2_GRP1_ForceReset
1055:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1056:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1057:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1058:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1059:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1060:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1061:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
1062:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1063:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2RSTSR, Periphs);
1064:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1065:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1066:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1067:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
1068:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2RSTCR     RAMCFGRSTC    LL_AHB2_GRP1_ReleaseReset\n
1069:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2RSTCR     MDF1RSTC      LL_AHB2_GRP1_ReleaseReset\n
1070:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2RSTCR     ADF1RSTC      LL_AHB2_GRP1_ReleaseReset
1071:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1072:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1073:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1074:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1075:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1076:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1077:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
1078:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1079:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2RSTCR, Periphs);
1080:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1081:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1082:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1083:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock during Low Power mode.
1084:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2LPENSR   RAMCFGLPENC   LL_AHB2_GRP1_EnableClockLowPower\n
1085:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENSR   MDF1LPENC     LL_AHB2_GRP1_EnableClockLowPower\n
1086:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENSR   ADF1LPENC     LL_AHB2_GRP1_EnableClockLowPower
1087:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1088:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1089:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1090:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1091:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1092:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1093:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockLowPower(uint32_t Periphs)
1094:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1095:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1096:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2LPENSR, Periphs);
1097:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1098:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB2LPENR);
1099:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
1100:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1101:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1102:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1103:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock during Low Power mode is enabled or not .
1104:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2LPENR    RAMCFGLPEN    LL_AHB2_GRP1_IsEnabledClockLowPower\n
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 27


1105:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENR    MDF1LPEN      LL_AHB2_GRP1_IsEnabledClockLowPower\n
1106:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENR    ADF1LPEN      LL_AHB2_GRP1_IsEnabledClockLowPower
1107:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1108:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1109:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1110:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1111:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1112:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1113:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
1114:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1115:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2LPENR, Periphs) == Periphs) ? 1UL : 0UL);
1116:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1117:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1118:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1119:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock during Low Power mode.
1120:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2LPENCR   RAMCFGLPENC   LL_AHB2_GRP1_DisableClockLowPower\n
1121:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENCR   MDF1LPENC     LL_AHB2_GRP1_DisableClockLowPower\n
1122:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENCR   ADF1LPENC     LL_AHB2_GRP1_DisableClockLowPower
1123:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1124:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1125:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1126:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1127:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1128:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1129:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockLowPower(uint32_t Periphs)
1130:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1131:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2LPENCR, Periphs);
1132:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1133:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1134:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1135:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
1136:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1137:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1138:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
1139:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
1140:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1141:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1142:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1143:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
1144:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3ENSR     RNGENS        LL_AHB3_GRP1_EnableClock\n
1145:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     HASHENS       LL_AHB3_GRP1_EnableClock\n
1146:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     CRYPENS       LL_AHB3_GRP1_EnableClock\n  (*)
1147:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     SAESENS       LL_AHB3_GRP1_EnableClock\n  (*)
1148:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     PKAENS        LL_AHB3_GRP1_EnableClock\n
1149:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     RIFSCENS      LL_AHB3_GRP1_EnableClock\n
1150:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     RISAFENS      LL_AHB3_GRP1_EnableClock\n
1151:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     IACENS        LL_AHB3_GRP1_EnableClock
1152:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1153:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1154:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1155:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1156:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1157:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1158:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1159:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1160:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1161:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 28


1162:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1163:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1164:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1165:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
1166:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1167:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1168:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3ENSR, Periphs);
1169:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1170:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB3ENR);
1171:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
1172:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1173:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1174:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1175:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
1176:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
1177:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      HASHEN        LL_AHB3_GRP1_IsEnabledClock\n
1178:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      CRYPEN        LL_AHB3_GRP1_IsEnabledClock\n  (*)
1179:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      SAESEN        LL_AHB3_GRP1_IsEnabledClock\n  (*)
1180:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
1181:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      RIFSCEN       LL_AHB3_GRP1_IsEnabledClock\n
1182:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      RISAFEN       LL_AHB3_GRP1_IsEnabledClock\n
1183:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      IACEN         LL_AHB3_GRP1_IsEnabledClock
1184:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1185:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1186:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1187:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1188:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1189:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1190:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1191:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1192:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1193:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1194:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1195:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1196:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1197:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
1198:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1199:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
1200:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1201:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1202:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1203:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
1204:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3ENCR     RNGENC        LL_AHB3_GRP1_DisableClock\n
1205:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     HASHENC       LL_AHB3_GRP1_DisableClock\n
1206:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     CRYPENC       LL_AHB3_GRP1_DisableClock\n  (*)
1207:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     SAESENC       LL_AHB3_GRP1_DisableClock\n  (*)
1208:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     PKAENC        LL_AHB3_GRP1_DisableClock\n
1209:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     RIFSCENC      LL_AHB3_GRP1_DisableClock\n
1210:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     RISAFENC      LL_AHB3_GRP1_DisableClock\n
1211:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     IACENC        LL_AHB3_GRP1_DisableClock
1212:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1213:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1214:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1215:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1216:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1217:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1218:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 29


1219:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1220:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1221:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1222:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1223:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1224:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1225:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
1226:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1227:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3ENCR, Periphs);
1228:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1229:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1230:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1231:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
1232:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3RSTSR    RNGRSTS       LL_AHB3_GRP1_ForceReset\n
1233:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    HASHRSTS      LL_AHB3_GRP1_ForceReset\n
1234:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    CRYPRSTS      LL_AHB3_GRP1_ForceReset\n  (*)
1235:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    SAESRSTS      LL_AHB3_GRP1_ForceReset\n  (*)
1236:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    PKARSTS       LL_AHB3_GRP1_ForceReset\n
1237:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    IACRSTS       LL_AHB3_GRP1_ForceReset
1238:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1239:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1240:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1241:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1242:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1243:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1244:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1245:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1246:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1247:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1248:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1249:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
1250:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1251:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3RSTSR, Periphs);
1252:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1253:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1254:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1255:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
1256:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3RSTCR    RNGRSTC       LL_AHB3_GRP1_ReleaseReset\n
1257:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    HASHRSTC      LL_AHB3_GRP1_ReleaseReset\n
1258:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    CRYPRSTC      LL_AHB3_GRP1_ReleaseReset\n  (*)
1259:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    SAESRSTC      LL_AHB3_GRP1_ReleaseReset\n  (*)
1260:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    PKARSTC       LL_AHB3_GRP1_ReleaseReset\n
1261:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    IACRSTC       LL_AHB3_GRP1_ReleaseReset
1262:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1263:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1264:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1265:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1266:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1267:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1268:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1269:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1270:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1271:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1272:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1273:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
1274:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1275:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3RSTCR, Periphs);
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 30


1276:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1277:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1278:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1279:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock during Low Power mode.
1280:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3LPENSR   RNGLPENS      LL_AHB3_GRP1_EnableClockLowPower\n
1281:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   HASHLPENS     LL_AHB3_GRP1_EnableClockLowPower\n
1282:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   CRYPLPENS     LL_AHB3_GRP1_EnableClockLowPower\n  (*)
1283:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   SAESLPENS     LL_AHB3_GRP1_EnableClockLowPower\n  (*)
1284:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   PKALPENS      LL_AHB3_GRP1_EnableClockLowPower\n
1285:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   RIFSCLPENS    LL_AHB3_GRP1_EnableClockLowPower\n
1286:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   RISAFLPENS    LL_AHB3_GRP1_EnableClockLowPower\n
1287:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   IACLPENS      LL_AHB3_GRP1_EnableClockLowPower
1288:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1289:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1290:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1291:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1292:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1293:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1294:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1295:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1296:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1297:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1298:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1299:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1300:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1301:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockLowPower(uint32_t Periphs)
1302:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1303:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1304:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3LPENSR, Periphs);
1305:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1306:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB3LPENR);
1307:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
1308:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1309:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1310:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1311:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock during Low Power mode is enabled or not .
1312:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3LPENR    RNGLPEN       LL_AHB3_GRP1_IsEnabledClockLowPower\n
1313:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    HASHLPEN      LL_AHB3_GRP1_IsEnabledClockLowPower\n
1314:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    CRYPLPEN      LL_AHB3_GRP1_IsEnabledClockLowPower\n  (*)
1315:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    SAESLPEN      LL_AHB3_GRP1_IsEnabledClockLowPower\n  (*)
1316:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    PKALPEN       LL_AHB3_GRP1_IsEnabledClockLowPower\n
1317:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    RIFSCLPEN     LL_AHB3_GRP1_IsEnabledClockLowPower\n
1318:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    RISAFLPEN     LL_AHB3_GRP1_IsEnabledClockLowPower\n
1319:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    IACLPEN       LL_AHB3_GRP1_IsEnabledClockLowPower
1320:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1321:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1322:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1323:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1324:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1325:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1326:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1327:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1328:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1329:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1330:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1331:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1332:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 31


1333:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
1334:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1335:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3LPENR, Periphs) == Periphs) ? 1UL : 0UL);
1336:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1337:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1338:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1339:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock during Low Power mode.
1340:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3LPENCR   RNGLPENC      LL_AHB3_GRP1_DisableClockLowPower\n
1341:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   HASHLPENC     LL_AHB3_GRP1_DisableClockLowPower\n
1342:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   CRYPLPENC     LL_AHB3_GRP1_DisableClockLowPower\n  (*)
1343:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   SAESLPENC     LL_AHB3_GRP1_DisableClockLowPower\n  (*)
1344:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   PKALPENC      LL_AHB3_GRP1_DisableClockLowPower\n
1345:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   RIFSCLPENC    LL_AHB3_GRP1_DisableClockLowPower\n
1346:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   RISAFLPENC    LL_AHB3_GRP1_DisableClockLowPower\n
1347:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   IACLPENC      LL_AHB3_GRP1_DisableClockLowPower
1348:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1349:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1350:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1351:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1352:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1353:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1354:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1355:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1356:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1357:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1358:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1359:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1360:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1361:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockLowPower(uint32_t Periphs)
1362:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1363:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3LPENCR, Periphs);
1364:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1365:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1366:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1367:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
1368:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1369:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1370:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB4 AHB4
1371:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
1372:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1373:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1374:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1375:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB4 peripherals clock.
1376:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4ENSR     GPIOAENS      LL_AHB4_GRP1_EnableClock\n
1377:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOBENS      LL_AHB4_GRP1_EnableClock\n
1378:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOCENS      LL_AHB4_GRP1_EnableClock\n
1379:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIODENS      LL_AHB4_GRP1_EnableClock\n
1380:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOEENS      LL_AHB4_GRP1_EnableClock\n
1381:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOFENS      LL_AHB4_GRP1_EnableClock\n
1382:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOGENS      LL_AHB4_GRP1_EnableClock\n
1383:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOHENS      LL_AHB4_GRP1_EnableClock\n
1384:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIONENS      LL_AHB4_GRP1_EnableClock\n
1385:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOOENS      LL_AHB4_GRP1_EnableClock\n
1386:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOPENS      LL_AHB4_GRP1_EnableClock\n
1387:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOQENS      LL_AHB4_GRP1_EnableClock\n
1388:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     PWRENS        LL_AHB4_GRP1_EnableClock\n
1389:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     CRCENS        LL_AHB4_GRP1_EnableClock
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 32


1390:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1391:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1392:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1393:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1394:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1395:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1396:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1397:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1398:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1399:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1400:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1401:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1402:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1403:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1404:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1405:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1406:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1407:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
1408:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1409:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1410:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4ENSR, Periphs);
1411:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB4ENR);
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
1414:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1415:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1416:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1417:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB4 peripheral clock is enabled or not
1418:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4ENR      GPIOAEN       LL_AHB4_GRP1_IsEnabledClock\n
1419:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOBEN       LL_AHB4_GRP1_IsEnabledClock\n
1420:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOCEN       LL_AHB4_GRP1_IsEnabledClock\n
1421:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIODEN       LL_AHB4_GRP1_IsEnabledClock\n
1422:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOEEN       LL_AHB4_GRP1_IsEnabledClock\n
1423:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOFEN       LL_AHB4_GRP1_IsEnabledClock\n
1424:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOGEN       LL_AHB4_GRP1_IsEnabledClock\n
1425:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOHEN       LL_AHB4_GRP1_IsEnabledClock\n
1426:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIONEN       LL_AHB4_GRP1_IsEnabledClock\n
1427:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOOEN       LL_AHB4_GRP1_IsEnabledClock\n
1428:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOPEN       LL_AHB4_GRP1_IsEnabledClock\n
1429:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOQEN       LL_AHB4_GRP1_IsEnabledClock\n
1430:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      PWREN         LL_AHB4_GRP1_IsEnabledClock\n
1431:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      CRCEN         LL_AHB4_GRP1_IsEnabledClock
1432:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1433:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1434:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1435:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1436:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1437:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1438:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1439:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1440:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1441:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1442:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1443:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1444:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1445:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1446:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 33


1447:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1448:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1449:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB4_GRP1_IsEnabledClock(uint32_t Periphs)
1450:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1451:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB4ENR, Periphs) == Periphs) ? 1UL : 0UL);
1452:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1453:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1454:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1455:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB4 peripherals clock.
1456:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4ENCR     GPIOAENC      LL_AHB4_GRP1_DisableClock\n
1457:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOBENC      LL_AHB4_GRP1_DisableClock\n
1458:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOCENC      LL_AHB4_GRP1_DisableClock\n
1459:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIODENC      LL_AHB4_GRP1_DisableClock\n
1460:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOEENC      LL_AHB4_GRP1_DisableClock\n
1461:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOFENC      LL_AHB4_GRP1_DisableClock\n
1462:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOGENC      LL_AHB4_GRP1_DisableClock\n
1463:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOHENC      LL_AHB4_GRP1_DisableClock\n
1464:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIONENC      LL_AHB4_GRP1_DisableClock\n
1465:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOOENC      LL_AHB4_GRP1_DisableClock\n
1466:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOPENC      LL_AHB4_GRP1_DisableClock\n
1467:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOQENC      LL_AHB4_GRP1_DisableClock\n
1468:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     PWRENC        LL_AHB4_GRP1_DisableClock\n
1469:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     CRCENC        LL_AHB4_GRP1_DisableClock
1470:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1471:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1472:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1473:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1474:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1475:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1476:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1477:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1478:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1479:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1480:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1481:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1482:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1483:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1484:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1485:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1486:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1487:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_DisableClock(uint32_t Periphs)
1488:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1489:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4ENCR, Periphs);
1490:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1491:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1492:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1493:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force AHB4 peripherals reset.
1494:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4RSTSR     GPIOARSTS      LL_AHB4_GRP1_ForceReset\n
1495:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOBRSTS      LL_AHB4_GRP1_ForceReset\n
1496:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOCRSTS      LL_AHB4_GRP1_ForceReset\n
1497:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIODRSTS      LL_AHB4_GRP1_ForceReset\n
1498:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOERSTS      LL_AHB4_GRP1_ForceReset\n
1499:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOFRSTS      LL_AHB4_GRP1_ForceReset\n
1500:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOGRSTS      LL_AHB4_GRP1_ForceReset\n
1501:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOHRSTS      LL_AHB4_GRP1_ForceReset\n
1502:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIONRSTS      LL_AHB4_GRP1_ForceReset\n
1503:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOORSTS      LL_AHB4_GRP1_ForceReset\n
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 34


1504:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOPRSTS      LL_AHB4_GRP1_ForceReset\n
1505:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOQRSTS      LL_AHB4_GRP1_ForceReset\n
1506:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     CRCRSTS        LL_AHB4_GRP1_ForceReset\n
1507:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     BKPRAMRSTS     LL_AHB4_GRP1_ForceReset
1508:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1509:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1510:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1511:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1512:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1513:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1514:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1515:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1516:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1517:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1518:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1519:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1520:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1521:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1522:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1523:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1524:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1525:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_ForceReset(uint32_t Periphs)
1526:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1527:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4RSTSR, Periphs);
1528:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1529:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1530:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1531:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release AHB4 peripherals reset.
1532:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4RSTCR     GPIOARSTC      LL_AHB4_GRP1_ReleaseReset\n
1533:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOBRSTC      LL_AHB4_GRP1_ReleaseReset\n
1534:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOCRSTC      LL_AHB4_GRP1_ReleaseReset\n
1535:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIODRSTC      LL_AHB4_GRP1_ReleaseReset\n
1536:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOERSTC      LL_AHB4_GRP1_ReleaseReset\n
1537:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOFRSTC      LL_AHB4_GRP1_ReleaseReset\n
1538:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOGRSTC      LL_AHB4_GRP1_ReleaseReset\n
1539:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOHRSTC      LL_AHB4_GRP1_ReleaseReset\n
1540:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIONRSTC      LL_AHB4_GRP1_ReleaseReset\n
1541:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOORSTC      LL_AHB4_GRP1_ReleaseReset\n
1542:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOPRSTC      LL_AHB4_GRP1_ReleaseReset\n
1543:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOQRSTC      LL_AHB4_GRP1_ReleaseReset\n
1544:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     CRCRSTC        LL_AHB4_GRP1_ReleaseReset\n
1545:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     BKPRAMRSTC     LL_AHB4_GRP1_ReleaseReset
1546:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1547:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1548:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1549:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1550:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1551:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1552:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1553:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1554:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1555:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1556:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1557:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1558:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1559:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1560:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 35


1561:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1562:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1563:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_ReleaseReset(uint32_t Periphs)
1564:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1565:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4RSTCR, Periphs);
1566:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1567:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1568:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1569:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB4 peripherals clock during Low Power mode.
1570:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4LPENSR    GPIOALPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1571:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOBLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1572:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOCLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1573:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIODLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1574:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOELPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1575:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOFLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1576:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOGLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1577:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOHLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1578:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIONLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1579:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOOLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1580:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOPLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1581:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOQLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1582:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    CRCLPENS       LL_AHB4_GRP1_EnableClockLowPower\n
1583:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    BKPRAMLPENS    LL_AHB4_GRP1_EnableClockLowPower
1584:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1585:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1586:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1587:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1588:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1589:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1590:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1591:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1592:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1593:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1594:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1595:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1596:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1597:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1598:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1599:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1600:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1601:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_EnableClockLowPower(uint32_t Periphs)
1602:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1603:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1604:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4LPENSR, Periphs);
1605:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1606:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB4LPENR);
1607:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
1608:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1609:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1610:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1611:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB4 peripheral clock during Low Power mode is enabled or not .
1612:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4LPENR     GPIOALPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1613:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOBLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1614:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOCLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1615:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIODLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1616:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOELPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1617:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOFLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 36


1618:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOGLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1619:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOHLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1620:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIONLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1621:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOOLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1622:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOPLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1623:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOQLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1624:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     PWRLPEN        LL_AHB4_GRP1_IsEnabledClockLowPower\n
1625:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     CRCLPEN        LL_AHB4_GRP1_IsEnabledClockLowPower
1626:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1627:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1628:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1629:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1630:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1631:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1632:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1633:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1634:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1635:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1636:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1637:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1638:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1639:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1640:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1641:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1642:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1643:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB4_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
1644:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1645:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB4LPENR, Periphs) == Periphs) ? 1UL : 0UL);
1646:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1647:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1648:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1649:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB4 peripherals clock during Low Power mode.
1650:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4LPENCR    GPIOALPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1651:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOBLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1652:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOCLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1653:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIODLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1654:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOELPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1655:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOFLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1656:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOGLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1657:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOHLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1658:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIONLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1659:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOOLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1660:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOPLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1661:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOQLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1662:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    PWRLPENC       LL_AHB4_GRP1_DisableClockLowPower\n
1663:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    CRCLPENC       LL_AHB4_GRP1_DisableClockLowPower
1664:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1665:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1666:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1667:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1668:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1669:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1670:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1671:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1672:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1673:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1674:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 37


1675:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1676:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1677:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1678:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1679:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1680:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1681:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_DisableClockLowPower(uint32_t Periphs)
1682:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1683:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4LPENCR, Periphs);
1684:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1685:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1686:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1687:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
1688:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1689:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1690:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB5 AHB5
1691:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
1692:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1693:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1694:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1695:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB5 peripherals clock.
1696:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB5ENSR     HPDMA1ENS     LL_AHB5_GRP1_EnableClock\n
1697:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     DMA2DENS      LL_AHB5_GRP1_EnableClock\n
1698:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     JPEGENS       LL_AHB5_GRP1_EnableClock\n
1699:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     FMCENS        LL_AHB5_GRP1_EnableClock\n
1700:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     XSPI1ENS      LL_AHB5_GRP1_EnableClock\n
1701:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     PSSIENS       LL_AHB5_GRP1_EnableClock\n
1702:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     SDMMC2ENS     LL_AHB5_GRP1_EnableClock\n
1703:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     SDMMC1ENS     LL_AHB5_GRP1_EnableClock\n
1704:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     XSPI2ENS      LL_AHB5_GRP1_EnableClock\n
1705:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     XSPIMENS      LL_AHB5_GRP1_EnableClock\n
1706:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     MCE1ENS       LL_AHB5_GRP1_EnableClock\n (*)
1707:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     MCE2ENS       LL_AHB5_GRP1_EnableClock\n (*)
1708:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     MCE3ENS       LL_AHB5_GRP1_EnableClock\n (*)
1709:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     XSPI3ENS      LL_AHB5_GRP1_EnableClock\n
1710:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     MCE4ENS       LL_AHB5_GRP1_EnableClock\n (*)
1711:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     GFXMMUENS     LL_AHB5_GRP1_EnableClock\n
1712:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     GPU2DENS      LL_AHB5_GRP1_EnableClock\n
1713:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     ETH1MACENS    LL_AHB5_GRP1_EnableClock\n
1714:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     ETH1TXENS     LL_AHB5_GRP1_EnableClock\n
1715:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     ETH1RXENS     LL_AHB5_GRP1_EnableClock\n
1716:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     ETH1ENS       LL_AHB5_GRP1_EnableClock\n
1717:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     OTG1ENS       LL_AHB5_GRP1_EnableClock\n
1718:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     OTGPHY1ENS    LL_AHB5_GRP1_EnableClock\n
1719:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     OTGPHY2ENS    LL_AHB5_GRP1_EnableClock\n
1720:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     OTG2ENS       LL_AHB5_GRP1_EnableClock\n
1721:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     CACHEAXIENS   LL_AHB5_GRP1_EnableClock\n
1722:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     NPUENS        LL_AHB5_GRP1_EnableClock
1723:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1724:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_HPDMA1
1725:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_DMA2D
1726:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_JPEG
1727:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_FMC
1728:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI1
1729:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI2
1730:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI3
1731:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPIM
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 38


1732:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_PSSI
1733:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC1
1734:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC2
1735:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE1 (*)
1736:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE2 (*)
1737:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE3 (*)
1738:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE4 (*)
1739:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GFXMMU
1740:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GPU2D
1741:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1
1742:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1MAC
1743:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1TX
1744:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1RX
1745:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1
1746:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2
1747:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY1
1748:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY2
1749:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
1750:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
1751:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1752:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1753:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1754:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1755:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB5_GRP1_EnableClock(uint32_t Periphs)
  97              		.loc 2 1755 22 view .LVU13
  98              	.LBB71:
1756:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1757:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
  99              		.loc 2 1757 3 view .LVU14
1758:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB5ENSR, Periphs);
 100              		.loc 2 1758 3 view .LVU15
 101 0002 054B     		ldr	r3, .L7
 102 0004 0122     		movs	r2, #1
 103 0006 C3F8602A 		str	r2, [r3, #2656]
1759:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1760:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB5ENR);
 104              		.loc 2 1760 3 view .LVU16
 105              		.loc 2 1760 12 is_stmt 0 view .LVU17
 106 000a D3F86032 		ldr	r3, [r3, #608]
 107              		.loc 2 1760 10 view .LVU18
 108 000e 0193     		str	r3, [sp, #4]
1761:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 109              		.loc 2 1761 3 is_stmt 1 view .LVU19
 110 0010 019B     		ldr	r3, [sp, #4]
 111              	.LVL3:
 112              		.loc 2 1761 3 is_stmt 0 view .LVU20
 113              	.LBE71:
 114              	.LBE70:
 286:../../FSBL/Core/Src/main.c **** 
 287:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN HPDMA1_Init 1 */
 288:../../FSBL/Core/Src/main.c **** 
 289:../../FSBL/Core/Src/main.c ****   /* USER CODE END HPDMA1_Init 1 */
 290:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN HPDMA1_Init 2 */
 291:../../FSBL/Core/Src/main.c **** 
 292:../../FSBL/Core/Src/main.c ****   /* USER CODE END HPDMA1_Init 2 */
 293:../../FSBL/Core/Src/main.c **** 
 294:../../FSBL/Core/Src/main.c **** }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 39


 115              		.loc 1 294 1 view .LVU21
 116 0012 02B0     		add	sp, sp, #8
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 0
 119              		@ sp needed
 120 0014 7047     		bx	lr
 121              	.L8:
 122 0016 00BF     		.align	2
 123              	.L7:
 124 0018 00800256 		.word	1443004416
 125              		.cfi_endproc
 126              	.LFE865:
 128              		.section	.text.MX_GPIO_Init,"ax",%progbits
 129              		.align	1
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 134              	MX_GPIO_Init:
 135              	.LFB868:
 295:../../FSBL/Core/Src/main.c **** 
 296:../../FSBL/Core/Src/main.c **** /**
 297:../../FSBL/Core/Src/main.c ****   * @brief XSPI1 Initialization Function
 298:../../FSBL/Core/Src/main.c ****   * @param None
 299:../../FSBL/Core/Src/main.c ****   * @retval None
 300:../../FSBL/Core/Src/main.c ****   */
 301:../../FSBL/Core/Src/main.c **** static void MX_XSPI1_Init(void)
 302:../../FSBL/Core/Src/main.c **** {
 303:../../FSBL/Core/Src/main.c **** 
 304:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN XSPI1_Init 0 */
 305:../../FSBL/Core/Src/main.c **** 
 306:../../FSBL/Core/Src/main.c ****   /* USER CODE END XSPI1_Init 0 */
 307:../../FSBL/Core/Src/main.c **** 
 308:../../FSBL/Core/Src/main.c ****   XSPIM_CfgTypeDef sXspiManagerCfg = {0};
 309:../../FSBL/Core/Src/main.c **** 
 310:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN XSPI1_Init 1 */
 311:../../FSBL/Core/Src/main.c **** 
 312:../../FSBL/Core/Src/main.c ****   /* USER CODE END XSPI1_Init 1 */
 313:../../FSBL/Core/Src/main.c ****   /* XSPI1 parameter configuration*/
 314:../../FSBL/Core/Src/main.c ****   hxspi1.Instance = XSPI1;
 315:../../FSBL/Core/Src/main.c ****   hxspi1.Init.FifoThresholdByte = 4;
 316:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 317:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_APMEM_16BITS;
 318:../../FSBL/Core/Src/main.c ****   #if DK_BOARD == 1
 319:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemorySize = HAL_XSPI_SIZE_256MB;  /* DK Board: 256 Mbits = 32MB */
 320:../../FSBL/Core/Src/main.c ****   #else
 321:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemorySize = HAL_XSPI_SIZE_512MB; /* Custom Board: 512 Mbits = 64MB */
 322:../../FSBL/Core/Src/main.c ****   #endif
 323:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ChipSelectHighTimeCycle = 5;
 324:../../FSBL/Core/Src/main.c ****   hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 325:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 326:../../FSBL/Core/Src/main.c ****   hxspi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 327:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ClockPrescaler = 0;
 328:../../FSBL/Core/Src/main.c ****   hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 329:../../FSBL/Core/Src/main.c ****   hxspi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 330:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_16KB;
 331:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MaxTran = 0;
 332:../../FSBL/Core/Src/main.c ****   hxspi1.Init.Refresh = 0;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 40


 333:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 334:../../FSBL/Core/Src/main.c ****   if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
 335:../../FSBL/Core/Src/main.c ****   {
 336:../../FSBL/Core/Src/main.c ****     Error_Handler();
 337:../../FSBL/Core/Src/main.c ****   }
 338:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 339:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
 340:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.Req2AckTime = 1;
 341:../../FSBL/Core/Src/main.c ****   if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 342:../../FSBL/Core/Src/main.c ****   {
 343:../../FSBL/Core/Src/main.c ****     Error_Handler();
 344:../../FSBL/Core/Src/main.c ****   }
 345:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN XSPI1_Init 2 */
 346:../../FSBL/Core/Src/main.c **** 
 347:../../FSBL/Core/Src/main.c ****   /* USER CODE END XSPI1_Init 2 */
 348:../../FSBL/Core/Src/main.c **** 
 349:../../FSBL/Core/Src/main.c **** }
 350:../../FSBL/Core/Src/main.c **** 
 351:../../FSBL/Core/Src/main.c **** /**
 352:../../FSBL/Core/Src/main.c ****   * @brief XSPI2 Initialization Function
 353:../../FSBL/Core/Src/main.c ****   * @param None
 354:../../FSBL/Core/Src/main.c ****   * @retval None
 355:../../FSBL/Core/Src/main.c ****   */
 356:../../FSBL/Core/Src/main.c **** static void MX_XSPI2_Init(void)
 357:../../FSBL/Core/Src/main.c **** {
 358:../../FSBL/Core/Src/main.c **** 
 359:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN XSPI2_Init 0 */
 360:../../FSBL/Core/Src/main.c **** 
 361:../../FSBL/Core/Src/main.c ****   /* USER CODE END XSPI2_Init 0 */
 362:../../FSBL/Core/Src/main.c **** 
 363:../../FSBL/Core/Src/main.c ****   XSPIM_CfgTypeDef sXspiManagerCfg = {0};
 364:../../FSBL/Core/Src/main.c **** 
 365:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN XSPI2_Init 1 */
 366:../../FSBL/Core/Src/main.c **** 
 367:../../FSBL/Core/Src/main.c ****   /* USER CODE END XSPI2_Init 1 */
 368:../../FSBL/Core/Src/main.c ****   /* XSPI2 parameter configuration*/
 369:../../FSBL/Core/Src/main.c ****   hxspi2.Instance = XSPI2;
 370:../../FSBL/Core/Src/main.c ****   hxspi2.Init.FifoThresholdByte = 4;
 371:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 372:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
 373:../../FSBL/Core/Src/main.c **** #if DK_BOARD == 1
 374:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemorySize = HAL_XSPI_SIZE_1GB;  /* DK Board: 1-Gbit */
 375:../../FSBL/Core/Src/main.c **** #else
 376:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemorySize = HAL_XSPI_SIZE_256MB;  /* Custom Board: 256Mbits */
 377:../../FSBL/Core/Src/main.c **** #endif
 378:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ChipSelectHighTimeCycle = 1;
 379:../../FSBL/Core/Src/main.c ****   hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 380:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 381:../../FSBL/Core/Src/main.c ****   hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 382:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ClockPrescaler = 0;
 383:../../FSBL/Core/Src/main.c ****   hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 384:../../FSBL/Core/Src/main.c ****   hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 385:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 386:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MaxTran = 0;
 387:../../FSBL/Core/Src/main.c ****   hxspi2.Init.Refresh = 0;
 388:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 389:../../FSBL/Core/Src/main.c ****   if (HAL_XSPI_Init(&hxspi2) != HAL_OK)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 41


 390:../../FSBL/Core/Src/main.c ****   {
 391:../../FSBL/Core/Src/main.c ****     Error_Handler();
 392:../../FSBL/Core/Src/main.c ****   }
 393:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 394:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
 395:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.Req2AckTime = 1;
 396:../../FSBL/Core/Src/main.c ****   if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 397:../../FSBL/Core/Src/main.c ****   {
 398:../../FSBL/Core/Src/main.c ****     Error_Handler();
 399:../../FSBL/Core/Src/main.c ****   }
 400:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN XSPI2_Init 2 */
 401:../../FSBL/Core/Src/main.c **** 
 402:../../FSBL/Core/Src/main.c ****   /* USER CODE END XSPI2_Init 2 */
 403:../../FSBL/Core/Src/main.c **** 
 404:../../FSBL/Core/Src/main.c **** }
 405:../../FSBL/Core/Src/main.c **** 
 406:../../FSBL/Core/Src/main.c **** /**
 407:../../FSBL/Core/Src/main.c ****   * @brief GPIO Initialization Function
 408:../../FSBL/Core/Src/main.c ****   * @param None
 409:../../FSBL/Core/Src/main.c ****   * @retval None
 410:../../FSBL/Core/Src/main.c ****   */
 411:../../FSBL/Core/Src/main.c **** static void MX_GPIO_Init(void)
 412:../../FSBL/Core/Src/main.c **** {
 136              		.loc 1 412 1 is_stmt 1 view -0
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 24
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		@ link register save eliminated.
 141 0000 86B0     		sub	sp, sp, #24
 142              	.LCFI4:
 143              		.cfi_def_cfa_offset 24
 413:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 414:../../FSBL/Core/Src/main.c **** 
 415:../../FSBL/Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 416:../../FSBL/Core/Src/main.c **** 
 417:../../FSBL/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 418:../../FSBL/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 144              		.loc 1 418 3 view .LVU23
 145              	.LVL4:
 146              	.LBB72:
 147              	.LBI72:
1407:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 148              		.loc 2 1407 22 view .LVU24
 149              	.LBB73:
1409:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4ENSR, Periphs);
 150              		.loc 2 1409 3 view .LVU25
1410:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 151              		.loc 2 1410 3 view .LVU26
 152 0002 144B     		ldr	r3, .L11
 153 0004 8022     		movs	r2, #128
 154 0006 C3F85C2A 		str	r2, [r3, #2652]
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 155              		.loc 2 1412 3 view .LVU27
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 156              		.loc 2 1412 12 is_stmt 0 view .LVU28
 157 000a D3F85C22 		ldr	r2, [r3, #604]
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 42


 158              		.loc 2 1412 10 view .LVU29
 159 000e 0592     		str	r2, [sp, #20]
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 160              		.loc 2 1413 3 is_stmt 1 view .LVU30
 161 0010 059A     		ldr	r2, [sp, #20]
 162              	.LVL5:
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 163              		.loc 2 1413 3 is_stmt 0 view .LVU31
 164              	.LBE73:
 165              	.LBE72:
 419:../../FSBL/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 166              		.loc 1 419 3 is_stmt 1 view .LVU32
 167              	.LBB74:
 168              	.LBI74:
1407:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 169              		.loc 2 1407 22 view .LVU33
 170              	.LBB75:
1409:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4ENSR, Periphs);
 171              		.loc 2 1409 3 view .LVU34
1410:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 172              		.loc 2 1410 3 view .LVU35
 173 0012 0422     		movs	r2, #4
 174 0014 C3F85C2A 		str	r2, [r3, #2652]
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 175              		.loc 2 1412 3 view .LVU36
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 176              		.loc 2 1412 12 is_stmt 0 view .LVU37
 177 0018 D3F85C22 		ldr	r2, [r3, #604]
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 178              		.loc 2 1412 10 view .LVU38
 179 001c 0492     		str	r2, [sp, #16]
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 180              		.loc 2 1413 3 is_stmt 1 view .LVU39
 181 001e 049A     		ldr	r2, [sp, #16]
 182              	.LVL6:
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 183              		.loc 2 1413 3 is_stmt 0 view .LVU40
 184              	.LBE75:
 185              	.LBE74:
 420:../../FSBL/Core/Src/main.c ****   __HAL_RCC_GPIOP_CLK_ENABLE();
 186              		.loc 1 420 3 is_stmt 1 view .LVU41
 187              	.LBB76:
 188              	.LBI76:
1407:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 189              		.loc 2 1407 22 view .LVU42
 190              	.LBB77:
1409:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4ENSR, Periphs);
 191              		.loc 2 1409 3 view .LVU43
1410:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 192              		.loc 2 1410 3 view .LVU44
 193 0020 4FF40042 		mov	r2, #32768
 194 0024 C3F85C2A 		str	r2, [r3, #2652]
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 195              		.loc 2 1412 3 view .LVU45
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 196              		.loc 2 1412 12 is_stmt 0 view .LVU46
 197 0028 D3F85C22 		ldr	r2, [r3, #604]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 43


1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 198              		.loc 2 1412 10 view .LVU47
 199 002c 0392     		str	r2, [sp, #12]
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 200              		.loc 2 1413 3 is_stmt 1 view .LVU48
 201 002e 039A     		ldr	r2, [sp, #12]
 202              	.LVL7:
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 203              		.loc 2 1413 3 is_stmt 0 view .LVU49
 204              	.LBE77:
 205              	.LBE76:
 421:../../FSBL/Core/Src/main.c ****   __HAL_RCC_GPIOO_CLK_ENABLE();
 206              		.loc 1 421 3 is_stmt 1 view .LVU50
 207              	.LBB78:
 208              	.LBI78:
1407:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 209              		.loc 2 1407 22 view .LVU51
 210              	.LBB79:
1409:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4ENSR, Periphs);
 211              		.loc 2 1409 3 view .LVU52
1410:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 212              		.loc 2 1410 3 view .LVU53
 213 0030 4FF48042 		mov	r2, #16384
 214 0034 C3F85C2A 		str	r2, [r3, #2652]
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 215              		.loc 2 1412 3 view .LVU54
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 216              		.loc 2 1412 12 is_stmt 0 view .LVU55
 217 0038 D3F85C22 		ldr	r2, [r3, #604]
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 218              		.loc 2 1412 10 view .LVU56
 219 003c 0292     		str	r2, [sp, #8]
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 220              		.loc 2 1413 3 is_stmt 1 view .LVU57
 221 003e 029A     		ldr	r2, [sp, #8]
 222              	.LVL8:
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 223              		.loc 2 1413 3 is_stmt 0 view .LVU58
 224              	.LBE79:
 225              	.LBE78:
 422:../../FSBL/Core/Src/main.c ****   __HAL_RCC_GPION_CLK_ENABLE();
 226              		.loc 1 422 3 is_stmt 1 view .LVU59
 227              	.LBB80:
 228              	.LBI80:
1407:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 229              		.loc 2 1407 22 view .LVU60
 230              	.LBB81:
1409:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4ENSR, Periphs);
 231              		.loc 2 1409 3 view .LVU61
1410:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 232              		.loc 2 1410 3 view .LVU62
 233 0040 4FF40052 		mov	r2, #8192
 234 0044 C3F85C2A 		str	r2, [r3, #2652]
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 235              		.loc 2 1412 3 view .LVU63
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 236              		.loc 2 1412 12 is_stmt 0 view .LVU64
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 44


 237 0048 D3F85C32 		ldr	r3, [r3, #604]
1412:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 238              		.loc 2 1412 10 view .LVU65
 239 004c 0193     		str	r3, [sp, #4]
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 240              		.loc 2 1413 3 is_stmt 1 view .LVU66
 241 004e 019B     		ldr	r3, [sp, #4]
 242              	.LVL9:
1413:../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 243              		.loc 2 1413 3 is_stmt 0 view .LVU67
 244              	.LBE81:
 245              	.LBE80:
 423:../../FSBL/Core/Src/main.c **** 
 424:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 425:../../FSBL/Core/Src/main.c **** 
 426:../../FSBL/Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 427:../../FSBL/Core/Src/main.c **** }
 246              		.loc 1 427 1 view .LVU68
 247 0050 06B0     		add	sp, sp, #24
 248              	.LCFI5:
 249              		.cfi_def_cfa_offset 0
 250              		@ sp needed
 251 0052 7047     		bx	lr
 252              	.L12:
 253              		.align	2
 254              	.L11:
 255 0054 00800256 		.word	1443004416
 256              		.cfi_endproc
 257              	.LFE868:
 259              		.section	.text.MPU_Config,"ax",%progbits
 260              		.align	1
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	MPU_Config:
 266              	.LFB869:
 428:../../FSBL/Core/Src/main.c **** 
 429:../../FSBL/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 430:../../FSBL/Core/Src/main.c **** 
 431:../../FSBL/Core/Src/main.c **** /* USER CODE END 4 */
 432:../../FSBL/Core/Src/main.c **** 
 433:../../FSBL/Core/Src/main.c ****  /* MPU Configuration */
 434:../../FSBL/Core/Src/main.c **** 
 435:../../FSBL/Core/Src/main.c **** void MPU_Config(void)
 436:../../FSBL/Core/Src/main.c **** {
 267              		.loc 1 436 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 24
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 272              	.LCFI6:
 273              		.cfi_def_cfa_offset 20
 274              		.cfi_offset 4, -20
 275              		.cfi_offset 5, -16
 276              		.cfi_offset 6, -12
 277              		.cfi_offset 7, -8
 278              		.cfi_offset 14, -4
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 45


 279 0002 87B0     		sub	sp, sp, #28
 280              	.LCFI7:
 281              		.cfi_def_cfa_offset 48
 437:../../FSBL/Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
 282              		.loc 1 437 3 view .LVU70
 283              		.loc 1 437 26 is_stmt 0 view .LVU71
 284 0004 0024     		movs	r4, #0
 285 0006 0294     		str	r4, [sp, #8]
 286 0008 0394     		str	r4, [sp, #12]
 287 000a 0494     		str	r4, [sp, #16]
 288 000c 0594     		str	r4, [sp, #20]
 438:../../FSBL/Core/Src/main.c ****   MPU_Attributes_InitTypeDef MPU_AttributesInit = {0};
 289              		.loc 1 438 3 is_stmt 1 view .LVU72
 290              		.loc 1 438 30 is_stmt 0 view .LVU73
 291 000e ADF80440 		strh	r4, [sp, #4]	@ movhi
 439:../../FSBL/Core/Src/main.c ****   uint32_t primask_bit = __get_PRIMASK();
 292              		.loc 1 439 3 is_stmt 1 view .LVU74
 293              	.LBB82:
 294              	.LBI82:
 295              		.file 3 "../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h"
   1:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /*
   2:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   3:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  *
   4:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * SPDX-License-Identifier: Apache-2.0
   5:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  *
   6:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * not use this file except in compliance with the License.
   8:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * You may obtain a copy of the License at
   9:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  *
  10:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  *
  12:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * Unless required by applicable law or agreed to in writing, software
  13:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * See the License for the specific language governing permissions and
  16:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * limitations under the License.
  17:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
  18:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  19:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /*
  20:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * CMSIS-Core(M) Compiler GCC Header File
  21:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
  22:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  23:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __CMSIS_GCC_M_H
  24:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __CMSIS_GCC_M_H
  25:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  26:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   #error "This file must not be included directly"
  28:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  29:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  30:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #include <arm_acle.h>
  31:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  32:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /* #########################  Startup and Lowlevel Init  ######################## */
  33:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __PROGRAM_START
  34:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  35:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
  36:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Initializes data and bss sections
  37:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details This default implementations initialized all data and additional bss
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 46


  38:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****            sections relying on .copy.table and .zero.table specified properly
  39:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****            in the used linker script.
  40:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  41:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
  42:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
  43:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
  44:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern void _start(void) __NO_RETURN;
  45:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  46:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   typedef struct __copy_table {
  47:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t const* src;
  48:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t* dest;
  49:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t  wlen;
  50:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   } __copy_table_t;
  51:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  52:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   typedef struct __zero_table {
  53:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t* dest;
  54:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t  wlen;
  55:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   } __zero_table_t;
  56:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  57:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern const __copy_table_t __copy_table_start__;
  58:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern const __copy_table_t __copy_table_end__;
  59:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern const __zero_table_t __zero_table_start__;
  60:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern const __zero_table_t __zero_table_end__;
  61:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  62:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
  63:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
  64:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****       pTable->dest[i] = pTable->src[i];
  65:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     }
  66:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   }
  67:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  68:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
  69:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
  70:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****       pTable->dest[i] = 0u;
  71:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     }
  72:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   }
  73:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  74:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   _start();
  75:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
  76:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  77:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __PROGRAM_START           __cmsis_start
  78:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  79:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  80:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __INITIAL_SP
  81:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __INITIAL_SP              __StackTop
  82:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  83:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  84:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __STACK_LIMIT
  85:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __STACK_LIMIT             __StackLimit
  86:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  87:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  88:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __VECTOR_TABLE
  89:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __VECTOR_TABLE            __Vectors
  90:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  91:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  92:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
  93:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
  94:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 47


  95:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  96:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  97:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __STACK_SEAL
  98:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __STACK_SEAL              __StackSeal
  99:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 100:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 101:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __TZ_STACK_SEAL_SIZE
 102:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __TZ_STACK_SEAL_SIZE      8U
 103:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 104:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 105:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __TZ_STACK_SEAL_VALUE
 106:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 107:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 108:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 109:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop)
 110:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 111:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 112:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 113:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 114:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 115:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 116:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /* ###########################  Core Function Access  ########################### */
 117:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 118:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 119:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   @{
 120:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 121:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 122:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 123:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Control Register
 124:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the Control Register.
 125:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Control Register value
 126:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 127:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 128:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 129:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 130:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 131:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 132:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 133:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 134:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 135:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 136:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 137:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 138:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Control Register (non-secure)
 139:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 140:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               non-secure Control Register value
 141:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 142:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 143:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 144:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 145:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 146:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 147:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 148:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 149:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 150:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 151:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 48


 152:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 153:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Control Register
 154:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Writes the given value to the Control Register.
 155:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    control  Control Register value to set
 156:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 157:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 158:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 159:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 160:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ISB();
 161:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 162:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 163:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 164:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 165:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 166:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Control Register (non-secure)
 167:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 168:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    control  Control Register value to set
 169:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 170:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 171:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 172:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 173:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ISB();
 174:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 175:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 176:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 177:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 178:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 179:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get IPSR Register
 180:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the IPSR Register.
 181:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               IPSR Register value
 182:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 183:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 184:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 185:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 186:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 187:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 188:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 189:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 190:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 191:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 192:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 193:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get APSR Register
 194:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the APSR Register.
 195:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               APSR Register value
 196:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 197:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 198:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 199:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 200:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 201:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 202:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 203:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 204:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 205:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 206:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 207:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get xPSR Register
 208:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the xPSR Register.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 49


 209:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               xPSR Register value
 210:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 211:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 212:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 213:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 214:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 215:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 216:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 217:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 218:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 219:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 220:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 221:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Process Stack Pointer
 222:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 223:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               PSP Register value
 224:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 225:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 226:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 227:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 228:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 229:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 230:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 231:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 232:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 233:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 234:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 235:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 236:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Process Stack Pointer (non-secure)
 237:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 238:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               PSP Register value
 239:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 240:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 241:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 242:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 243:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 244:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 245:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 246:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 247:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 248:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 249:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 250:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 251:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Process Stack Pointer
 252:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 253:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 254:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 255:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 256:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 257:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 258:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 259:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 260:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 261:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 262:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 263:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Process Stack Pointer (non-secure)
 264:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 265:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 50


 266:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 267:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 268:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 269:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 270:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 271:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 272:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 273:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 274:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 275:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Main Stack Pointer
 276:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 277:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               MSP Register value
 278:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 279:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 280:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 281:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 282:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 283:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 284:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 285:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 286:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 287:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 288:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 289:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 290:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Main Stack Pointer (non-secure)
 291:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 292:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               MSP Register value
 293:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 294:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 295:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 296:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 297:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 298:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 299:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 300:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 301:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 302:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 303:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 304:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 305:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Main Stack Pointer
 306:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 307:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 308:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 309:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 310:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 311:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 312:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 313:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 314:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 315:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 316:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 317:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Main Stack Pointer (non-secure)
 318:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 319:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 320:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 321:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 322:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 51


 323:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 324:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 325:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 326:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 327:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 328:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 329:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 330:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Stack Pointer (non-secure)
 331:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 332:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               SP Register value
 333:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 334:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 335:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 336:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 337:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 338:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 339:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 340:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 341:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 342:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 343:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 344:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Stack Pointer (non-secure)
 345:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 346:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfStack  Stack Pointer value to set
 347:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 348:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 349:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 350:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 351:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 352:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 353:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 354:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 355:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 356:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Priority Mask
 357:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 358:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Priority Mask value
 359:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 360:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 296              		.loc 3 360 31 view .LVU75
 297              	.LBB83:
 361:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 362:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 298              		.loc 3 362 3 view .LVU76
 363:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 364:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 299              		.loc 3 364 3 view .LVU77
 300              		.syntax unified
 301              	@ 364 "../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h" 1
 302 0012 EFF31087 		MRS r7, primask
 303              	@ 0 "" 2
 304              	.LVL10:
 365:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 305              		.loc 3 365 3 view .LVU78
 306              		.loc 3 365 3 is_stmt 0 view .LVU79
 307              		.thumb
 308              		.syntax unified
 309              	.LBE83:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 52


 310              	.LBE82:
 440:../../FSBL/Core/Src/main.c ****   __disable_irq();
 311              		.loc 1 440 3 is_stmt 1 view .LVU80
 312              	.LBB84:
 313              	.LBI84:
 314              		.file 4 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V6.0.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. July 2024
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC system_header   /* treat file as system include file */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #include <arm_acle.h>
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 53


  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   CMSIS_DEPRECATED
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define CMSIS_DEPRECATED                       __attribute__((deprecated))
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 54


 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __NO_INIT
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".noinit")))
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ALIAS
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()         __ASM volatile ("nop")
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()         __ASM volatile ("wfi":::"memory")
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()         __ASM volatile ("wfe":::"memory")
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()         __ASM volatile ("sev")
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 55


 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 56


 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 235:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 239:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 254:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value) __ASM volatile ("bkpt "#value)
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_ARCH_ISA_THUMB >= 2)
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 57


 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 286:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 291:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 292:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 305:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 316:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 318:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 319:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 321:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_FEATURE_SAT    >= 1)
 322:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 323:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 324:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 325:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 326:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 327:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 328:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(value, sat) __ssat(value, sat)
 330:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 331:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 332:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 333:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 334:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 335:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 336:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 58


 337:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 338:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 339:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(value, sat) __usat(value, sat)
 340:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 341:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else /* (__ARM_FEATURE_SAT >= 1) */
 342:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 343:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 344:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 345:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 346:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 347:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 348:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 349:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 350:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 351:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 352:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 353:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 354:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 355:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 356:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 357:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       return (max);
 358:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 359:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 360:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 361:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       return (min);
 362:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 363:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 364:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (val);
 365:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 366:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 368:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 369:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 370:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 371:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 372:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 373:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 374:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 375:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 376:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 377:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 378:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 379:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 380:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 381:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 382:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       return (max);
 383:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 384:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 385:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 386:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       return (0U);
 387:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 388:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 389:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint32_t)val);
 390:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 391:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_FEATURE_SAT >= 1) */
 392:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 59


 394:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_FEATURE_LDREX >= 1)
 395:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 396:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 397:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 398:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 399:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 400:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 401:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 402:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 403:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 405:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 407:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 408:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 409:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 410:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 411:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 412:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 413:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 414:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 415:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 416:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint8_t) result);    /* Add explicit type cast here */
 417:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 419:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 420:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 421:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 422:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 423:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 424:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 425:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 426:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 427:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 428:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 429:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 430:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 431:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 433:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 434:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 435:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_FEATURE_LDREX >= 1) */
 436:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 437:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 438:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_FEATURE_LDREX >= 2)
 439:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 440:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 441:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 442:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 443:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 444:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 445:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 446:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 447:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 448:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 449:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 450:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint16_t)result);    /* Add explicit type cast here */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 60


 451:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 452:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 454:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 455:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 456:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 457:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 458:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 459:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 460:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 461:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 462:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 463:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 464:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 465:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 466:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 467:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 468:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 469:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_FEATURE_LDREX >= 2) */
 470:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 471:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 472:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_FEATURE_LDREX >= 4)
 473:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 474:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 475:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 476:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 477:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 478:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 480:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 482:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 483:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 484:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 485:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 486:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 487:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 488:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 489:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 490:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 491:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 492:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 493:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 494:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 495:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 496:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 497:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 498:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 499:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 500:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 501:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 502:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 503:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_FEATURE_LDREX >= 4) */
 504:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 505:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 506:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_ARCH_ISA_THUMB >= 2)
 507:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 61


 508:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 509:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 510:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 511:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 512:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 513:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 514:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 515:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 516:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 517:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : "=r" (result) : "r" (value));
 519:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 520:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 525:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 526:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 527:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 528:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 529:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 530:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 532:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 533:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 534:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint8_t)result);    /* Add explicit type cast here */
 535:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 536:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 538:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 540:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 541:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 542:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 543:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 544:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 545:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 546:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 547:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 548:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 549:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint16_t)result);    /* Add explicit type cast here */
 550:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 551:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 555:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 556:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 557:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 558:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 559:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 560:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 561:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 562:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 564:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 62


 565:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 566:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 567:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 568:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 569:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 570:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 571:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 572:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 573:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 574:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 575:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 576:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 577:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 578:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 581:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 582:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 583:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 584:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 585:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 586:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 587:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 588:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 589:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 590:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 591:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 592:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 593:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 594:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 595:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 596:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 597:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 598:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 599:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 600:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 601:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 602:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_ARCH_ISA_THUMB >= 2) */
 603:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 604:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_ARCH >= 8)
 606:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 608:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 609:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 610:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 611:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 612:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 613:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 614:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 615:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 616:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 617:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint8_t)result);    /* Add explicit type cast here */
 618:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 619:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 620:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 621:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 63


 622:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 623:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 624:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 625:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 626:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 627:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 628:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 629:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 630:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 631:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 632:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint16_t)result);    /* Add explicit type cast here */
 633:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 634:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 635:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 636:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 637:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 638:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 639:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 640:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 641:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 642:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 643:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 644:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 645:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 647:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 648:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 649:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 651:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 652:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 653:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 654:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 655:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 656:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 657:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 658:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 659:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 660:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 661:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 662:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 663:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 664:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 665:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 666:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 667:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 668:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 669:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 670:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 671:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 672:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 673:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 674:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 675:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 676:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 677:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 678:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 64


 679:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 680:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 682:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 684:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 685:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 686:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 687:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 688:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 689:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 690:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 691:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 692:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 693:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 694:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 695:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 696:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 697:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 698:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint8_t)result);    /* Add explicit type cast here */
 699:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 700:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 701:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 702:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 703:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 704:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 705:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 706:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 707:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 708:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 709:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 710:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 711:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 712:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 713:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint16_t)result);    /* Add explicit type cast here */
 714:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 715:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 717:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 719:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 720:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 721:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 722:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 723:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 724:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 725:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 726:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 727:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 728:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 729:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 730:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 731:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 732:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 733:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 734:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 735:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 65


 736:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 737:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 738:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 739:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 740:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 741:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 742:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 743:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 744:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 745:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 746:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 747:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 748:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 750:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 751:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 752:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 753:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 754:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 755:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 756:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 757:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 758:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 759:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 760:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 762:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 763:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 764:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 765:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 767:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 768:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 769:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 770:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 771:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 772:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 773:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 774:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 775:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 776:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memor
 779:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 780:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 781:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_ARCH >= 8) */
 783:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 784:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** @}*/ /* end of group CMSIS_Core_InstructionInterface */
 785:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 788:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 789:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 790:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 791:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 66


 793:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 794:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 795:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 796:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 797:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 798:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 799:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 800:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 801:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 805:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 806:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 807:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 808:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 809:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 315              		.loc 4 809 27 view .LVU81
 316              	.LBB85:
 810:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 811:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 317              		.loc 4 811 3 view .LVU82
 318              		.syntax unified
 319              	@ 811 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 320 0016 72B6     		cpsid i
 321              	@ 0 "" 2
 322              		.thumb
 323              		.syntax unified
 324              	.LBE85:
 325              	.LBE84:
 441:../../FSBL/Core/Src/main.c **** 
 442:../../FSBL/Core/Src/main.c ****   /* Disables the MPU */
 443:../../FSBL/Core/Src/main.c ****   HAL_MPU_Disable();
 326              		.loc 1 443 3 view .LVU83
 327 0018 FFF7FEFF 		bl	HAL_MPU_Disable
 328              	.LVL11:
 444:../../FSBL/Core/Src/main.c **** 
 445:../../FSBL/Core/Src/main.c ****   /** Initializes and configures the Region 0 and the memory to be protected
 446:../../FSBL/Core/Src/main.c ****   */
 447:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 329              		.loc 1 447 3 view .LVU84
 330              		.loc 1 447 25 is_stmt 0 view .LVU85
 331 001c 0125     		movs	r5, #1
 332 001e 8DF80850 		strb	r5, [sp, #8]
 448:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 333              		.loc 1 448 3 is_stmt 1 view .LVU86
 334              		.loc 1 448 25 is_stmt 0 view .LVU87
 335 0022 8DF80940 		strb	r4, [sp, #9]
 449:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x70000000;
 336              		.loc 1 449 3 is_stmt 1 view .LVU88
 337              		.loc 1 449 30 is_stmt 0 view .LVU89
 338 0026 4FF0E043 		mov	r3, #1879048192
 339 002a 0393     		str	r3, [sp, #12]
 450:../../FSBL/Core/Src/main.c **** #if DK_BOARD == 1 
 451:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.LimitAddress = 0x77FFFFFF;
 340              		.loc 1 451 3 is_stmt 1 view .LVU90
 341              		.loc 1 451 31 is_stmt 0 view .LVU91
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 67


 342 002c 6FF00843 		mvn	r3, #-2013265920
 343 0030 0493     		str	r3, [sp, #16]
 452:../../FSBL/Core/Src/main.c **** #else
 453:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.LimitAddress = 0x71FFFFFF;
 454:../../FSBL/Core/Src/main.c **** #endif
 455:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.AttributesIndex = MPU_ATTRIBUTES_NUMBER0;
 344              		.loc 1 455 3 is_stmt 1 view .LVU92
 345              		.loc 1 455 34 is_stmt 0 view .LVU93
 346 0032 8DF80A40 		strb	r4, [sp, #10]
 456:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_ALL_RW;
 347              		.loc 1 456 3 is_stmt 1 view .LVU94
 348              		.loc 1 456 35 is_stmt 0 view .LVU95
 349 0036 8DF81450 		strb	r5, [sp, #20]
 457:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 350              		.loc 1 457 3 is_stmt 1 view .LVU96
 351              		.loc 1 457 30 is_stmt 0 view .LVU97
 352 003a 8DF81540 		strb	r4, [sp, #21]
 458:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.DisablePrivExec = MPU_PRIV_INSTRUCTION_ACCESS_ENABLE;
 353              		.loc 1 458 3 is_stmt 1 view .LVU98
 354              		.loc 1 458 34 is_stmt 0 view .LVU99
 355 003e 8DF81640 		strb	r4, [sp, #22]
 459:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 356              		.loc 1 459 3 is_stmt 1 view .LVU100
 357              		.loc 1 459 30 is_stmt 0 view .LVU101
 358 0042 8DF81740 		strb	r4, [sp, #23]
 460:../../FSBL/Core/Src/main.c **** 
 461:../../FSBL/Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 359              		.loc 1 461 3 is_stmt 1 view .LVU102
 360 0046 02A8     		add	r0, sp, #8
 361 0048 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 362              	.LVL12:
 462:../../FSBL/Core/Src/main.c **** 
 463:../../FSBL/Core/Src/main.c ****   /** Initializes and configures the Region 1 and the memory to be protected
 464:../../FSBL/Core/Src/main.c ****   */
 465:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 363              		.loc 1 465 3 view .LVU103
 364              		.loc 1 465 25 is_stmt 0 view .LVU104
 365 004c 8DF80950 		strb	r5, [sp, #9]
 466:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x90000000;
 366              		.loc 1 466 3 is_stmt 1 view .LVU105
 367              		.loc 1 466 30 is_stmt 0 view .LVU106
 368 0050 4FF01043 		mov	r3, #-1879048192
 369 0054 0393     		str	r3, [sp, #12]
 467:../../FSBL/Core/Src/main.c **** #if DK_BOARD == 1
 468:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.LimitAddress = 0x91FFFFFF;  
 370              		.loc 1 468 3 is_stmt 1 view .LVU107
 371              		.loc 1 468 31 is_stmt 0 view .LVU108
 372 0056 6FF0DC43 		mvn	r3, #1845493760
 373 005a 0493     		str	r3, [sp, #16]
 469:../../FSBL/Core/Src/main.c **** #else
 470:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.LimitAddress = 0x93FFFFFF;
 471:../../FSBL/Core/Src/main.c **** #endif
 472:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.AttributesIndex = MPU_ATTRIBUTES_NUMBER1;
 374              		.loc 1 472 3 is_stmt 1 view .LVU109
 375              		.loc 1 472 34 is_stmt 0 view .LVU110
 376 005c 8DF80A50 		strb	r5, [sp, #10]
 473:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RW;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 68


 377              		.loc 1 473 3 is_stmt 1 view .LVU111
 378              		.loc 1 473 35 is_stmt 0 view .LVU112
 379 0060 8DF81440 		strb	r4, [sp, #20]
 474:../../FSBL/Core/Src/main.c **** 
 475:../../FSBL/Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 380              		.loc 1 475 3 is_stmt 1 view .LVU113
 381 0064 02A8     		add	r0, sp, #8
 382 0066 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 383              	.LVL13:
 476:../../FSBL/Core/Src/main.c **** 
 477:../../FSBL/Core/Src/main.c ****   /** Initializes and configures Region 2: AXISRAM5 for NPU I/O buffers
 478:../../FSBL/Core/Src/main.c ****    *  Address: 0x342E0000 - 0x3434FFFF (448KB)
 479:../../FSBL/Core/Src/main.c ****    *  Configured as Device memory (non-cacheable) to ensure NPU sees MCU writes
 480:../../FSBL/Core/Src/main.c ****    *  without cache coherency issues.
 481:../../FSBL/Core/Src/main.c ****    */
 482:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 384              		.loc 1 482 3 view .LVU114
 385              		.loc 1 482 25 is_stmt 0 view .LVU115
 386 006a 0226     		movs	r6, #2
 387 006c 8DF80960 		strb	r6, [sp, #9]
 483:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x342E0000;
 388              		.loc 1 483 3 is_stmt 1 view .LVU116
 389              		.loc 1 483 30 is_stmt 0 view .LVU117
 390 0070 174B     		ldr	r3, .L15
 391 0072 0393     		str	r3, [sp, #12]
 484:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.LimitAddress = 0x3434FFFF;  /* 448KB = 0x70000 bytes */
 392              		.loc 1 484 3 is_stmt 1 view .LVU118
 393              		.loc 1 484 31 is_stmt 0 view .LVU119
 394 0074 174B     		ldr	r3, .L15+4
 395 0076 0493     		str	r3, [sp, #16]
 485:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.AttributesIndex = MPU_ATTRIBUTES_NUMBER2;
 396              		.loc 1 485 3 is_stmt 1 view .LVU120
 397              		.loc 1 485 34 is_stmt 0 view .LVU121
 398 0078 8DF80A60 		strb	r6, [sp, #10]
 486:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_ALL_RW;
 399              		.loc 1 486 3 is_stmt 1 view .LVU122
 400              		.loc 1 486 35 is_stmt 0 view .LVU123
 401 007c 8DF81450 		strb	r5, [sp, #20]
 487:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 402              		.loc 1 487 3 is_stmt 1 view .LVU124
 403              		.loc 1 487 30 is_stmt 0 view .LVU125
 404 0080 8DF81550 		strb	r5, [sp, #21]
 488:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.DisablePrivExec = MPU_PRIV_INSTRUCTION_ACCESS_DISABLE;
 405              		.loc 1 488 3 is_stmt 1 view .LVU126
 406              		.loc 1 488 34 is_stmt 0 view .LVU127
 407 0084 8DF81650 		strb	r5, [sp, #22]
 489:../../FSBL/Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_OUTER_SHAREABLE;
 408              		.loc 1 489 3 is_stmt 1 view .LVU128
 409              		.loc 1 489 30 is_stmt 0 view .LVU129
 410 0088 8DF81760 		strb	r6, [sp, #23]
 490:../../FSBL/Core/Src/main.c **** 
 491:../../FSBL/Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 411              		.loc 1 491 3 is_stmt 1 view .LVU130
 412 008c 02A8     		add	r0, sp, #8
 413 008e FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 414              	.LVL14:
 492:../../FSBL/Core/Src/main.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 69


 493:../../FSBL/Core/Src/main.c ****   /** Initializes and configures the Attribute 0 and the memory to be protected
 494:../../FSBL/Core/Src/main.c ****   */
 495:../../FSBL/Core/Src/main.c ****   MPU_AttributesInit.Number = MPU_ATTRIBUTES_NUMBER0;
 415              		.loc 1 495 3 view .LVU131
 416              		.loc 1 495 29 is_stmt 0 view .LVU132
 417 0092 8DF80440 		strb	r4, [sp, #4]
 496:../../FSBL/Core/Src/main.c ****   MPU_AttributesInit.Attributes = INNER_OUTER(MPU_WRITE_BACK|MPU_TRANSIENT
 418              		.loc 1 496 3 is_stmt 1 view .LVU133
 419              		.loc 1 496 33 is_stmt 0 view .LVU134
 420 0096 7723     		movs	r3, #119
 421 0098 8DF80530 		strb	r3, [sp, #5]
 497:../../FSBL/Core/Src/main.c ****                               |MPU_RW_ALLOCATE);
 498:../../FSBL/Core/Src/main.c **** 
 499:../../FSBL/Core/Src/main.c ****   HAL_MPU_ConfigMemoryAttributes(&MPU_AttributesInit);
 422              		.loc 1 499 3 is_stmt 1 view .LVU135
 423 009c 01A8     		add	r0, sp, #4
 424 009e FFF7FEFF 		bl	HAL_MPU_ConfigMemoryAttributes
 425              	.LVL15:
 500:../../FSBL/Core/Src/main.c **** 
 501:../../FSBL/Core/Src/main.c ****   /** Initializes and configures the Attribute 1 and the memory to be protected
 502:../../FSBL/Core/Src/main.c ****    *  PSRAM uses Write-Through cache policy for DMA compatibility.
 503:../../FSBL/Core/Src/main.c ****    *  Write-Back causes cache coherency issues with DMA transfers.
 504:../../FSBL/Core/Src/main.c ****   */
 505:../../FSBL/Core/Src/main.c ****   MPU_AttributesInit.Number = MPU_ATTRIBUTES_NUMBER1;
 426              		.loc 1 505 3 view .LVU136
 427              		.loc 1 505 29 is_stmt 0 view .LVU137
 428 00a2 8DF80450 		strb	r5, [sp, #4]
 506:../../FSBL/Core/Src/main.c ****   MPU_AttributesInit.Attributes = INNER_OUTER(MPU_WRITE_THROUGH | MPU_TRANSIENT | MPU_RW_ALLOCATE);
 429              		.loc 1 506 3 is_stmt 1 view .LVU138
 430              		.loc 1 506 33 is_stmt 0 view .LVU139
 431 00a6 3323     		movs	r3, #51
 432 00a8 8DF80530 		strb	r3, [sp, #5]
 507:../../FSBL/Core/Src/main.c **** 
 508:../../FSBL/Core/Src/main.c ****   HAL_MPU_ConfigMemoryAttributes(&MPU_AttributesInit);
 433              		.loc 1 508 3 is_stmt 1 view .LVU140
 434 00ac 01A8     		add	r0, sp, #4
 435 00ae FFF7FEFF 		bl	HAL_MPU_ConfigMemoryAttributes
 436              	.LVL16:
 509:../../FSBL/Core/Src/main.c **** 
 510:../../FSBL/Core/Src/main.c ****   /** Initializes and configures the Attribute 2: Device memory (non-cacheable)
 511:../../FSBL/Core/Src/main.c ****    *  Used for AXISRAM5 NPU I/O buffers to bypass cache completely.
 512:../../FSBL/Core/Src/main.c ****    */
 513:../../FSBL/Core/Src/main.c ****   MPU_AttributesInit.Number = MPU_ATTRIBUTES_NUMBER2;
 437              		.loc 1 513 3 view .LVU141
 438              		.loc 1 513 29 is_stmt 0 view .LVU142
 439 00b2 8DF80460 		strb	r6, [sp, #4]
 514:../../FSBL/Core/Src/main.c ****   MPU_AttributesInit.Attributes = MPU_DEVICE_NGNRNE;  /* Device, non-Gathering, non-Reordering, non
 440              		.loc 1 514 3 is_stmt 1 view .LVU143
 441              		.loc 1 514 33 is_stmt 0 view .LVU144
 442 00b6 8DF80540 		strb	r4, [sp, #5]
 515:../../FSBL/Core/Src/main.c **** 
 516:../../FSBL/Core/Src/main.c ****   HAL_MPU_ConfigMemoryAttributes(&MPU_AttributesInit);
 443              		.loc 1 516 3 is_stmt 1 view .LVU145
 444 00ba 01A8     		add	r0, sp, #4
 445 00bc FFF7FEFF 		bl	HAL_MPU_ConfigMemoryAttributes
 446              	.LVL17:
 517:../../FSBL/Core/Src/main.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 70


 518:../../FSBL/Core/Src/main.c ****   /* Enables the MPU */
 519:../../FSBL/Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 447              		.loc 1 519 3 view .LVU146
 448 00c0 0420     		movs	r0, #4
 449 00c2 FFF7FEFF 		bl	HAL_MPU_Enable
 450              	.LVL18:
 520:../../FSBL/Core/Src/main.c **** 
 521:../../FSBL/Core/Src/main.c ****   /* Exit critical section to lock the system and avoid any issue around MPU mechanism */
 522:../../FSBL/Core/Src/main.c ****   __set_PRIMASK(primask_bit);
 451              		.loc 1 522 3 view .LVU147
 452              	.LBB86:
 453              	.LBI86:
 366:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 367:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 368:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 369:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 370:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 371:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Priority Mask (non-secure)
 372:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 373:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Priority Mask value
 374:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 375:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 376:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 377:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 378:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 379:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 380:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 381:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 382:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 383:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 384:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 385:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 386:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Priority Mask
 387:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Priority Mask Register.
 388:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    priMask  Priority Mask
 389:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 390:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 454              		.loc 3 390 27 view .LVU148
 455              	.LBB87:
 391:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 392:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 456              		.loc 3 392 3 view .LVU149
 457              		.syntax unified
 458              	@ 392 "../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h" 1
 459 00c6 87F31088 		MSR primask, r7
 460              	@ 0 "" 2
 461              	.LVL19:
 462              		.loc 3 392 3 is_stmt 0 view .LVU150
 463              		.thumb
 464              		.syntax unified
 465              	.LBE87:
 466              	.LBE86:
 523:../../FSBL/Core/Src/main.c **** 
 524:../../FSBL/Core/Src/main.c **** }
 467              		.loc 1 524 1 view .LVU151
 468 00ca 07B0     		add	sp, sp, #28
 469              	.LCFI8:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 71


 470              		.cfi_def_cfa_offset 20
 471              		@ sp needed
 472 00cc F0BD     		pop	{r4, r5, r6, r7, pc}
 473              	.LVL20:
 474              	.L16:
 475              		.loc 1 524 1 view .LVU152
 476 00ce 00BF     		.align	2
 477              	.L15:
 478 00d0 00002E34 		.word	875429888
 479 00d4 FFFF3434 		.word	875888639
 480              		.cfi_endproc
 481              	.LFE869:
 483              		.section	.text.Error_Handler,"ax",%progbits
 484              		.align	1
 485              		.global	Error_Handler
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	Error_Handler:
 491              	.LFB870:
 525:../../FSBL/Core/Src/main.c **** 
 526:../../FSBL/Core/Src/main.c **** /**
 527:../../FSBL/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 528:../../FSBL/Core/Src/main.c ****   * @retval None
 529:../../FSBL/Core/Src/main.c ****   */
 530:../../FSBL/Core/Src/main.c **** void Error_Handler(void)
 531:../../FSBL/Core/Src/main.c **** {
 492              		.loc 1 531 1 is_stmt 1 view -0
 493              		.cfi_startproc
 494              		@ Volatile: function does not return.
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497              		@ link register save eliminated.
 532:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 533:../../FSBL/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 534:../../FSBL/Core/Src/main.c ****   __disable_irq();
 498              		.loc 1 534 3 view .LVU154
 499              	.LBB88:
 500              	.LBI88:
 809:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 501              		.loc 4 809 27 view .LVU155
 502              	.LBB89:
 503              		.loc 4 811 3 view .LVU156
 504              		.syntax unified
 505              	@ 811 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 506 0000 72B6     		cpsid i
 507              	@ 0 "" 2
 508              		.thumb
 509              		.syntax unified
 510              	.L18:
 511              	.LBE89:
 512              	.LBE88:
 535:../../FSBL/Core/Src/main.c ****   while (1)
 513              		.loc 1 535 3 view .LVU157
 536:../../FSBL/Core/Src/main.c ****   {
 537:../../FSBL/Core/Src/main.c ****   }
 514              		.loc 1 537 3 view .LVU158
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 72


 535:../../FSBL/Core/Src/main.c ****   while (1)
 515              		.loc 1 535 9 view .LVU159
 516 0002 FEE7     		b	.L18
 517              		.cfi_endproc
 518              	.LFE870:
 520              		.section	.text.MX_XSPI2_Init,"ax",%progbits
 521              		.align	1
 522              		.syntax unified
 523              		.thumb
 524              		.thumb_func
 526              	MX_XSPI2_Init:
 527              	.LFB867:
 357:../../FSBL/Core/Src/main.c **** 
 528              		.loc 1 357 1 view -0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 16
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 532 0000 00B5     		push	{lr}
 533              	.LCFI9:
 534              		.cfi_def_cfa_offset 4
 535              		.cfi_offset 14, -4
 536 0002 85B0     		sub	sp, sp, #20
 537              	.LCFI10:
 538              		.cfi_def_cfa_offset 24
 363:../../FSBL/Core/Src/main.c **** 
 539              		.loc 1 363 3 view .LVU161
 363:../../FSBL/Core/Src/main.c **** 
 540              		.loc 1 363 20 is_stmt 0 view .LVU162
 541 0004 0023     		movs	r3, #0
 542 0006 0193     		str	r3, [sp, #4]
 543 0008 0293     		str	r3, [sp, #8]
 544 000a 0393     		str	r3, [sp, #12]
 369:../../FSBL/Core/Src/main.c ****   hxspi2.Init.FifoThresholdByte = 4;
 545              		.loc 1 369 3 is_stmt 1 view .LVU163
 369:../../FSBL/Core/Src/main.c ****   hxspi2.Init.FifoThresholdByte = 4;
 546              		.loc 1 369 19 is_stmt 0 view .LVU164
 547 000c 1748     		ldr	r0, .L25
 548 000e 184A     		ldr	r2, .L25+4
 549 0010 0260     		str	r2, [r0]
 370:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 550              		.loc 1 370 3 is_stmt 1 view .LVU165
 370:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 551              		.loc 1 370 33 is_stmt 0 view .LVU166
 552 0012 0422     		movs	r2, #4
 553 0014 4260     		str	r2, [r0, #4]
 371:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
 554              		.loc 1 371 3 is_stmt 1 view .LVU167
 371:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
 555              		.loc 1 371 26 is_stmt 0 view .LVU168
 556 0016 8360     		str	r3, [r0, #8]
 372:../../FSBL/Core/Src/main.c **** #if DK_BOARD == 1
 557              		.loc 1 372 3 is_stmt 1 view .LVU169
 372:../../FSBL/Core/Src/main.c **** #if DK_BOARD == 1
 558              		.loc 1 372 26 is_stmt 0 view .LVU170
 559 0018 4FF08072 		mov	r2, #16777216
 560 001c C260     		str	r2, [r0, #12]
 374:../../FSBL/Core/Src/main.c **** #else
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 73


 561              		.loc 1 374 3 is_stmt 1 view .LVU171
 374:../../FSBL/Core/Src/main.c **** #else
 562              		.loc 1 374 26 is_stmt 0 view .LVU172
 563 001e 1A22     		movs	r2, #26
 564 0020 0261     		str	r2, [r0, #16]
 378:../../FSBL/Core/Src/main.c ****   hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 565              		.loc 1 378 3 is_stmt 1 view .LVU173
 378:../../FSBL/Core/Src/main.c ****   hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 566              		.loc 1 378 39 is_stmt 0 view .LVU174
 567 0022 0122     		movs	r2, #1
 568 0024 4261     		str	r2, [r0, #20]
 379:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 569              		.loc 1 379 3 is_stmt 1 view .LVU175
 379:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 570              		.loc 1 379 32 is_stmt 0 view .LVU176
 571 0026 8361     		str	r3, [r0, #24]
 380:../../FSBL/Core/Src/main.c ****   hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 572              		.loc 1 380 3 is_stmt 1 view .LVU177
 380:../../FSBL/Core/Src/main.c ****   hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 573              		.loc 1 380 25 is_stmt 0 view .LVU178
 574 0028 C361     		str	r3, [r0, #28]
 381:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ClockPrescaler = 0;
 575              		.loc 1 381 3 is_stmt 1 view .LVU179
 381:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ClockPrescaler = 0;
 576              		.loc 1 381 24 is_stmt 0 view .LVU180
 577 002a 0362     		str	r3, [r0, #32]
 382:../../FSBL/Core/Src/main.c ****   hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 578              		.loc 1 382 3 is_stmt 1 view .LVU181
 382:../../FSBL/Core/Src/main.c ****   hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 579              		.loc 1 382 30 is_stmt 0 view .LVU182
 580 002c 4362     		str	r3, [r0, #36]
 383:../../FSBL/Core/Src/main.c ****   hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 581              		.loc 1 383 3 is_stmt 1 view .LVU183
 383:../../FSBL/Core/Src/main.c ****   hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 582              		.loc 1 383 30 is_stmt 0 view .LVU184
 583 002e 8362     		str	r3, [r0, #40]
 384:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 584              		.loc 1 384 3 is_stmt 1 view .LVU185
 384:../../FSBL/Core/Src/main.c ****   hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 585              		.loc 1 384 37 is_stmt 0 view .LVU186
 586 0030 4FF08052 		mov	r2, #268435456
 587 0034 C262     		str	r2, [r0, #44]
 385:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MaxTran = 0;
 588              		.loc 1 385 3 is_stmt 1 view .LVU187
 385:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MaxTran = 0;
 589              		.loc 1 385 34 is_stmt 0 view .LVU188
 590 0036 0363     		str	r3, [r0, #48]
 386:../../FSBL/Core/Src/main.c ****   hxspi2.Init.Refresh = 0;
 591              		.loc 1 386 3 is_stmt 1 view .LVU189
 386:../../FSBL/Core/Src/main.c ****   hxspi2.Init.Refresh = 0;
 592              		.loc 1 386 23 is_stmt 0 view .LVU190
 593 0038 4363     		str	r3, [r0, #52]
 387:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 594              		.loc 1 387 3 is_stmt 1 view .LVU191
 387:../../FSBL/Core/Src/main.c ****   hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 595              		.loc 1 387 23 is_stmt 0 view .LVU192
 596 003a 8363     		str	r3, [r0, #56]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 74


 388:../../FSBL/Core/Src/main.c ****   if (HAL_XSPI_Init(&hxspi2) != HAL_OK)
 597              		.loc 1 388 3 is_stmt 1 view .LVU193
 388:../../FSBL/Core/Src/main.c ****   if (HAL_XSPI_Init(&hxspi2) != HAL_OK)
 598              		.loc 1 388 28 is_stmt 0 view .LVU194
 599 003c C363     		str	r3, [r0, #60]
 389:../../FSBL/Core/Src/main.c ****   {
 600              		.loc 1 389 3 is_stmt 1 view .LVU195
 389:../../FSBL/Core/Src/main.c ****   {
 601              		.loc 1 389 7 is_stmt 0 view .LVU196
 602 003e FFF7FEFF 		bl	HAL_XSPI_Init
 603              	.LVL21:
 389:../../FSBL/Core/Src/main.c ****   {
 604              		.loc 1 389 6 discriminator 1 view .LVU197
 605 0042 70B9     		cbnz	r0, .L23
 393:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
 606              		.loc 1 393 3 is_stmt 1 view .LVU198
 393:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
 607              		.loc 1 393 31 is_stmt 0 view .LVU199
 608 0044 1023     		movs	r3, #16
 609 0046 0193     		str	r3, [sp, #4]
 394:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.Req2AckTime = 1;
 610              		.loc 1 394 3 is_stmt 1 view .LVU200
 394:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.Req2AckTime = 1;
 611              		.loc 1 394 26 is_stmt 0 view .LVU201
 612 0048 0123     		movs	r3, #1
 613 004a 0293     		str	r3, [sp, #8]
 395:../../FSBL/Core/Src/main.c ****   if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 614              		.loc 1 395 3 is_stmt 1 view .LVU202
 395:../../FSBL/Core/Src/main.c ****   if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 615              		.loc 1 395 31 is_stmt 0 view .LVU203
 616 004c 0393     		str	r3, [sp, #12]
 396:../../FSBL/Core/Src/main.c ****   {
 617              		.loc 1 396 3 is_stmt 1 view .LVU204
 396:../../FSBL/Core/Src/main.c ****   {
 618              		.loc 1 396 7 is_stmt 0 view .LVU205
 619 004e 41F28832 		movw	r2, #5000
 620 0052 01A9     		add	r1, sp, #4
 621 0054 0548     		ldr	r0, .L25
 622 0056 FFF7FEFF 		bl	HAL_XSPIM_Config
 623              	.LVL22:
 396:../../FSBL/Core/Src/main.c ****   {
 624              		.loc 1 396 6 discriminator 1 view .LVU206
 625 005a 20B9     		cbnz	r0, .L24
 404:../../FSBL/Core/Src/main.c **** 
 626              		.loc 1 404 1 view .LVU207
 627 005c 05B0     		add	sp, sp, #20
 628              	.LCFI11:
 629              		.cfi_remember_state
 630              		.cfi_def_cfa_offset 4
 631              		@ sp needed
 632 005e 5DF804FB 		ldr	pc, [sp], #4
 633              	.L23:
 634              	.LCFI12:
 635              		.cfi_restore_state
 391:../../FSBL/Core/Src/main.c ****   }
 636              		.loc 1 391 5 is_stmt 1 view .LVU208
 637 0062 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 75


 638              	.LVL23:
 639              	.L24:
 398:../../FSBL/Core/Src/main.c ****   }
 640              		.loc 1 398 5 view .LVU209
 641 0066 FFF7FEFF 		bl	Error_Handler
 642              	.LVL24:
 643              	.L26:
 644 006a 00BF     		.align	2
 645              	.L25:
 646 006c 00000000 		.word	hxspi2
 647 0070 00A00258 		.word	1476567040
 648              		.cfi_endproc
 649              	.LFE867:
 651              		.section	.text.MX_XSPI1_Init,"ax",%progbits
 652              		.align	1
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 657              	MX_XSPI1_Init:
 658              	.LFB866:
 302:../../FSBL/Core/Src/main.c **** 
 659              		.loc 1 302 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 16
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663 0000 00B5     		push	{lr}
 664              	.LCFI13:
 665              		.cfi_def_cfa_offset 4
 666              		.cfi_offset 14, -4
 667 0002 85B0     		sub	sp, sp, #20
 668              	.LCFI14:
 669              		.cfi_def_cfa_offset 24
 308:../../FSBL/Core/Src/main.c **** 
 670              		.loc 1 308 3 view .LVU211
 308:../../FSBL/Core/Src/main.c **** 
 671              		.loc 1 308 20 is_stmt 0 view .LVU212
 672 0004 0023     		movs	r3, #0
 673 0006 0193     		str	r3, [sp, #4]
 674 0008 0293     		str	r3, [sp, #8]
 675 000a 0393     		str	r3, [sp, #12]
 314:../../FSBL/Core/Src/main.c ****   hxspi1.Init.FifoThresholdByte = 4;
 676              		.loc 1 314 3 is_stmt 1 view .LVU213
 314:../../FSBL/Core/Src/main.c ****   hxspi1.Init.FifoThresholdByte = 4;
 677              		.loc 1 314 19 is_stmt 0 view .LVU214
 678 000c 1748     		ldr	r0, .L33
 679 000e 184A     		ldr	r2, .L33+4
 680 0010 0260     		str	r2, [r0]
 315:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 681              		.loc 1 315 3 is_stmt 1 view .LVU215
 315:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 682              		.loc 1 315 33 is_stmt 0 view .LVU216
 683 0012 0422     		movs	r2, #4
 684 0014 4260     		str	r2, [r0, #4]
 316:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_APMEM_16BITS;
 685              		.loc 1 316 3 is_stmt 1 view .LVU217
 316:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_APMEM_16BITS;
 686              		.loc 1 316 26 is_stmt 0 view .LVU218
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 76


 687 0016 8360     		str	r3, [r0, #8]
 317:../../FSBL/Core/Src/main.c ****   #if DK_BOARD == 1
 688              		.loc 1 317 3 is_stmt 1 view .LVU219
 317:../../FSBL/Core/Src/main.c ****   #if DK_BOARD == 1
 689              		.loc 1 317 26 is_stmt 0 view .LVU220
 690 0018 4FF0C062 		mov	r2, #100663296
 691 001c C260     		str	r2, [r0, #12]
 319:../../FSBL/Core/Src/main.c ****   #else
 692              		.loc 1 319 3 is_stmt 1 view .LVU221
 319:../../FSBL/Core/Src/main.c ****   #else
 693              		.loc 1 319 26 is_stmt 0 view .LVU222
 694 001e 1822     		movs	r2, #24
 695 0020 0261     		str	r2, [r0, #16]
 323:../../FSBL/Core/Src/main.c ****   hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 696              		.loc 1 323 3 is_stmt 1 view .LVU223
 323:../../FSBL/Core/Src/main.c ****   hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 697              		.loc 1 323 39 is_stmt 0 view .LVU224
 698 0022 0522     		movs	r2, #5
 699 0024 4261     		str	r2, [r0, #20]
 324:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 700              		.loc 1 324 3 is_stmt 1 view .LVU225
 324:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 701              		.loc 1 324 32 is_stmt 0 view .LVU226
 702 0026 8361     		str	r3, [r0, #24]
 325:../../FSBL/Core/Src/main.c ****   hxspi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 703              		.loc 1 325 3 is_stmt 1 view .LVU227
 325:../../FSBL/Core/Src/main.c ****   hxspi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 704              		.loc 1 325 25 is_stmt 0 view .LVU228
 705 0028 C361     		str	r3, [r0, #28]
 326:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ClockPrescaler = 0;
 706              		.loc 1 326 3 is_stmt 1 view .LVU229
 326:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ClockPrescaler = 0;
 707              		.loc 1 326 24 is_stmt 0 view .LVU230
 708 002a 0362     		str	r3, [r0, #32]
 327:../../FSBL/Core/Src/main.c ****   hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 709              		.loc 1 327 3 is_stmt 1 view .LVU231
 327:../../FSBL/Core/Src/main.c ****   hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 710              		.loc 1 327 30 is_stmt 0 view .LVU232
 711 002c 4362     		str	r3, [r0, #36]
 328:../../FSBL/Core/Src/main.c ****   hxspi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 712              		.loc 1 328 3 is_stmt 1 view .LVU233
 328:../../FSBL/Core/Src/main.c ****   hxspi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 713              		.loc 1 328 30 is_stmt 0 view .LVU234
 714 002e 8362     		str	r3, [r0, #40]
 329:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_16KB;
 715              		.loc 1 329 3 is_stmt 1 view .LVU235
 329:../../FSBL/Core/Src/main.c ****   hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_16KB;
 716              		.loc 1 329 37 is_stmt 0 view .LVU236
 717 0030 C362     		str	r3, [r0, #44]
 330:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MaxTran = 0;
 718              		.loc 1 330 3 is_stmt 1 view .LVU237
 330:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MaxTran = 0;
 719              		.loc 1 330 34 is_stmt 0 view .LVU238
 720 0032 0B22     		movs	r2, #11
 721 0034 0263     		str	r2, [r0, #48]
 331:../../FSBL/Core/Src/main.c ****   hxspi1.Init.Refresh = 0;
 722              		.loc 1 331 3 is_stmt 1 view .LVU239
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 77


 331:../../FSBL/Core/Src/main.c ****   hxspi1.Init.Refresh = 0;
 723              		.loc 1 331 23 is_stmt 0 view .LVU240
 724 0036 4363     		str	r3, [r0, #52]
 332:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 725              		.loc 1 332 3 is_stmt 1 view .LVU241
 332:../../FSBL/Core/Src/main.c ****   hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 726              		.loc 1 332 23 is_stmt 0 view .LVU242
 727 0038 8363     		str	r3, [r0, #56]
 333:../../FSBL/Core/Src/main.c ****   if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
 728              		.loc 1 333 3 is_stmt 1 view .LVU243
 333:../../FSBL/Core/Src/main.c ****   if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
 729              		.loc 1 333 28 is_stmt 0 view .LVU244
 730 003a C363     		str	r3, [r0, #60]
 334:../../FSBL/Core/Src/main.c ****   {
 731              		.loc 1 334 3 is_stmt 1 view .LVU245
 334:../../FSBL/Core/Src/main.c ****   {
 732              		.loc 1 334 7 is_stmt 0 view .LVU246
 733 003c FFF7FEFF 		bl	HAL_XSPI_Init
 734              	.LVL25:
 334:../../FSBL/Core/Src/main.c ****   {
 735              		.loc 1 334 6 discriminator 1 view .LVU247
 736 0040 78B9     		cbnz	r0, .L31
 338:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
 737              		.loc 1 338 3 is_stmt 1 view .LVU248
 338:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
 738              		.loc 1 338 31 is_stmt 0 view .LVU249
 739 0042 1023     		movs	r3, #16
 740 0044 0193     		str	r3, [sp, #4]
 339:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.Req2AckTime = 1;
 741              		.loc 1 339 3 is_stmt 1 view .LVU250
 339:../../FSBL/Core/Src/main.c ****   sXspiManagerCfg.Req2AckTime = 1;
 742              		.loc 1 339 26 is_stmt 0 view .LVU251
 743 0046 0023     		movs	r3, #0
 744 0048 0293     		str	r3, [sp, #8]
 340:../../FSBL/Core/Src/main.c ****   if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 745              		.loc 1 340 3 is_stmt 1 view .LVU252
 340:../../FSBL/Core/Src/main.c ****   if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 746              		.loc 1 340 31 is_stmt 0 view .LVU253
 747 004a 0123     		movs	r3, #1
 748 004c 0393     		str	r3, [sp, #12]
 341:../../FSBL/Core/Src/main.c ****   {
 749              		.loc 1 341 3 is_stmt 1 view .LVU254
 341:../../FSBL/Core/Src/main.c ****   {
 750              		.loc 1 341 7 is_stmt 0 view .LVU255
 751 004e 41F28832 		movw	r2, #5000
 752 0052 01A9     		add	r1, sp, #4
 753 0054 0548     		ldr	r0, .L33
 754 0056 FFF7FEFF 		bl	HAL_XSPIM_Config
 755              	.LVL26:
 341:../../FSBL/Core/Src/main.c ****   {
 756              		.loc 1 341 6 discriminator 1 view .LVU256
 757 005a 20B9     		cbnz	r0, .L32
 349:../../FSBL/Core/Src/main.c **** 
 758              		.loc 1 349 1 view .LVU257
 759 005c 05B0     		add	sp, sp, #20
 760              	.LCFI15:
 761              		.cfi_remember_state
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 78


 762              		.cfi_def_cfa_offset 4
 763              		@ sp needed
 764 005e 5DF804FB 		ldr	pc, [sp], #4
 765              	.L31:
 766              	.LCFI16:
 767              		.cfi_restore_state
 336:../../FSBL/Core/Src/main.c ****   }
 768              		.loc 1 336 5 is_stmt 1 view .LVU258
 769 0062 FFF7FEFF 		bl	Error_Handler
 770              	.LVL27:
 771              	.L32:
 343:../../FSBL/Core/Src/main.c ****   }
 772              		.loc 1 343 5 view .LVU259
 773 0066 FFF7FEFF 		bl	Error_Handler
 774              	.LVL28:
 775              	.L34:
 776 006a 00BF     		.align	2
 777              	.L33:
 778 006c 00000000 		.word	hxspi1
 779 0070 00500258 		.word	1476546560
 780              		.cfi_endproc
 781              	.LFE866:
 783              		.section	.text.SystemClock_Config,"ax",%progbits
 784              		.align	1
 785              		.global	SystemClock_Config
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 790              	SystemClock_Config:
 791              	.LFB863:
 138:../../FSBL/Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 792              		.loc 1 138 1 view -0
 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 616
 795              		@ frame_needed = 0, uses_anonymous_args = 0
 796 0000 00B5     		push	{lr}
 797              	.LCFI17:
 798              		.cfi_def_cfa_offset 4
 799              		.cfi_offset 14, -4
 800 0002 ADF51B7D 		sub	sp, sp, #620
 801              	.LCFI18:
 802              		.cfi_def_cfa_offset 624
 139:../../FSBL/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 803              		.loc 1 139 3 view .LVU261
 139:../../FSBL/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 804              		.loc 1 139 28 is_stmt 0 view .LVU262
 805 0006 4FF4C872 		mov	r2, #400
 806 000a 0021     		movs	r1, #0
 807 000c 36A8     		add	r0, sp, #216
 808 000e FFF7FEFF 		bl	memset
 809              	.LVL29:
 140:../../FSBL/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 810              		.loc 1 140 3 is_stmt 1 view .LVU263
 140:../../FSBL/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 811              		.loc 1 140 22 is_stmt 0 view .LVU264
 812 0012 9822     		movs	r2, #152
 813 0014 0021     		movs	r1, #0
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 79


 814 0016 10A8     		add	r0, sp, #64
 815 0018 FFF7FEFF 		bl	memset
 816              	.LVL30:
 141:../../FSBL/Core/Src/main.c **** 
 817              		.loc 1 141 3 is_stmt 1 view .LVU265
 141:../../FSBL/Core/Src/main.c **** 
 818              		.loc 1 141 22 is_stmt 0 view .LVU266
 819 001c 4022     		movs	r2, #64
 820 001e 0021     		movs	r1, #0
 821 0020 6846     		mov	r0, sp
 822 0022 FFF7FEFF 		bl	memset
 823              	.LVL31:
 145:../../FSBL/Core/Src/main.c ****   {
 824              		.loc 1 145 3 is_stmt 1 view .LVU267
 145:../../FSBL/Core/Src/main.c ****   {
 825              		.loc 1 145 7 is_stmt 0 view .LVU268
 826 0026 0020     		movs	r0, #0
 827 0028 FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 828              	.LVL32:
 145:../../FSBL/Core/Src/main.c ****   {
 829              		.loc 1 145 6 discriminator 1 view .LVU269
 830 002c 0028     		cmp	r0, #0
 831 002e 67D1     		bne	.L45
 152:../../FSBL/Core/Src/main.c ****   {
 832              		.loc 1 152 3 is_stmt 1 view .LVU270
 152:../../FSBL/Core/Src/main.c ****   {
 833              		.loc 1 152 7 is_stmt 0 view .LVU271
 834 0030 0020     		movs	r0, #0
 835 0032 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 836              	.LVL33:
 152:../../FSBL/Core/Src/main.c ****   {
 837              		.loc 1 152 6 discriminator 1 view .LVU272
 838 0036 0028     		cmp	r0, #0
 839 0038 64D1     		bne	.L46
 158:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 840              		.loc 1 158 3 is_stmt 1 view .LVU273
 158:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 841              		.loc 1 158 36 is_stmt 0 view .LVU274
 842 003a 0223     		movs	r3, #2
 843 003c 1093     		str	r3, [sp, #64]
 159:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 844              		.loc 1 159 3 is_stmt 1 view .LVU275
 159:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 845              		.loc 1 159 30 is_stmt 0 view .LVU276
 846 003e 0823     		movs	r3, #8
 847 0040 1393     		str	r3, [sp, #76]
 160:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 848              		.loc 1 160 3 is_stmt 1 view .LVU277
 160:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 849              		.loc 1 160 28 is_stmt 0 view .LVU278
 850 0042 0023     		movs	r3, #0
 851 0044 1493     		str	r3, [sp, #80]
 161:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
 852              		.loc 1 161 3 is_stmt 1 view .LVU279
 161:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
 853              		.loc 1 161 41 is_stmt 0 view .LVU280
 854 0046 1593     		str	r3, [sp, #84]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 80


 162:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
 855              		.loc 1 162 3 is_stmt 1 view .LVU281
 162:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
 856              		.loc 1 162 35 is_stmt 0 view .LVU282
 857 0048 1A93     		str	r3, [sp, #104]
 163:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
 858              		.loc 1 163 3 is_stmt 1 view .LVU283
 163:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
 859              		.loc 1 163 35 is_stmt 0 view .LVU284
 860 004a 2193     		str	r3, [sp, #132]
 164:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
 861              		.loc 1 164 3 is_stmt 1 view .LVU285
 164:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
 862              		.loc 1 164 35 is_stmt 0 view .LVU286
 863 004c 2893     		str	r3, [sp, #160]
 165:../../FSBL/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 864              		.loc 1 165 3 is_stmt 1 view .LVU287
 165:../../FSBL/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 865              		.loc 1 165 35 is_stmt 0 view .LVU288
 866 004e 2F93     		str	r3, [sp, #188]
 166:../../FSBL/Core/Src/main.c ****   {
 867              		.loc 1 166 3 is_stmt 1 view .LVU289
 166:../../FSBL/Core/Src/main.c ****   {
 868              		.loc 1 166 7 is_stmt 0 view .LVU290
 869 0050 10A8     		add	r0, sp, #64
 870 0052 FFF7FEFF 		bl	HAL_RCC_OscConfig
 871              	.LVL34:
 166:../../FSBL/Core/Src/main.c ****   {
 872              		.loc 1 166 6 discriminator 1 view .LVU291
 873 0056 0028     		cmp	r0, #0
 874 0058 56D1     		bne	.L47
 172:../../FSBL/Core/Src/main.c **** 
 875              		.loc 1 172 3 is_stmt 1 view .LVU292
 876 005a 6420     		movs	r0, #100
 877 005c FFF7FEFF 		bl	HAL_Delay
 878              	.LVL35:
 176:../../FSBL/Core/Src/main.c ****   PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_DIV1;
 879              		.loc 1 176 3 view .LVU293
 176:../../FSBL/Core/Src/main.c ****   PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_DIV1;
 880              		.loc 1 176 44 is_stmt 0 view .LVU294
 881 0060 0022     		movs	r2, #0
 882 0062 8023     		movs	r3, #128
 883 0064 CDE93623 		strd	r2, [sp, #216]
 177:../../FSBL/Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 884              		.loc 1 177 3 is_stmt 1 view .LVU295
 177:../../FSBL/Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 885              		.loc 1 177 40 is_stmt 0 view .LVU296
 886 0068 0023     		movs	r3, #0
 887 006a 9993     		str	r3, [sp, #612]
 178:../../FSBL/Core/Src/main.c ****   {
 888              		.loc 1 178 3 is_stmt 1 view .LVU297
 178:../../FSBL/Core/Src/main.c ****   {
 889              		.loc 1 178 7 is_stmt 0 view .LVU298
 890 006c 36A8     		add	r0, sp, #216
 891 006e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 892              	.LVL36:
 178:../../FSBL/Core/Src/main.c ****   {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 81


 893              		.loc 1 178 6 discriminator 1 view .LVU299
 894 0072 0028     		cmp	r0, #0
 895 0074 4AD1     		bne	.L48
 186:../../FSBL/Core/Src/main.c ****   if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
 896              		.loc 1 186 3 is_stmt 1 view .LVU300
 897 0076 6846     		mov	r0, sp
 898 0078 FFF7FEFF 		bl	HAL_RCC_GetClockConfig
 899              	.LVL37:
 187:../../FSBL/Core/Src/main.c ****      (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
 900              		.loc 1 187 3 view .LVU301
 187:../../FSBL/Core/Src/main.c ****      (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
 901              		.loc 1 187 25 is_stmt 0 view .LVU302
 902 007c 019B     		ldr	r3, [sp, #4]
 187:../../FSBL/Core/Src/main.c ****      (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
 903              		.loc 1 187 6 view .LVU303
 904 007e B3F5403F 		cmp	r3, #196608
 905 0082 45D0     		beq	.L40
 188:../../FSBL/Core/Src/main.c ****   {
 906              		.loc 1 188 24 view .LVU304
 907 0084 029B     		ldr	r3, [sp, #8]
 187:../../FSBL/Core/Src/main.c ****      (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
 908              		.loc 1 187 64 discriminator 1 view .LVU305
 909 0086 B3F1407F 		cmp	r3, #50331648
 910 008a 41D0     		beq	.L40
 911              	.L41:
 203:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 912              		.loc 1 203 3 is_stmt 1 view .LVU306
 203:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 913              		.loc 1 203 36 is_stmt 0 view .LVU307
 914 008c 0122     		movs	r2, #1
 915 008e 1092     		str	r2, [sp, #64]
 204:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
 916              		.loc 1 204 3 is_stmt 1 view .LVU308
 204:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
 917              		.loc 1 204 30 is_stmt 0 view .LVU309
 918 0090 1023     		movs	r3, #16
 919 0092 1193     		str	r3, [sp, #68]
 205:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSE;
 920              		.loc 1 205 3 is_stmt 1 view .LVU310
 205:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSE;
 921              		.loc 1 205 35 is_stmt 0 view .LVU311
 922 0094 0223     		movs	r3, #2
 923 0096 1A93     		str	r3, [sp, #104]
 206:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLM = 1;
 924              		.loc 1 206 3 is_stmt 1 view .LVU312
 206:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLM = 1;
 925              		.loc 1 206 36 is_stmt 0 view .LVU313
 926 0098 4FF00053 		mov	r3, #536870912
 927 009c 1B93     		str	r3, [sp, #108]
 207:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLN = 50;
 928              		.loc 1 207 3 is_stmt 1 view .LVU314
 207:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLN = 50;
 929              		.loc 1 207 31 is_stmt 0 view .LVU315
 930 009e 1C92     		str	r2, [sp, #112]
 208:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLFractional = 0;
 931              		.loc 1 208 3 is_stmt 1 view .LVU316
 208:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLFractional = 0;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 82


 932              		.loc 1 208 31 is_stmt 0 view .LVU317
 933 00a0 3223     		movs	r3, #50
 934 00a2 1E93     		str	r3, [sp, #120]
 209:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLP1 = 3;
 935              		.loc 1 209 3 is_stmt 1 view .LVU318
 209:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLP1 = 3;
 936              		.loc 1 209 40 is_stmt 0 view .LVU319
 937 00a4 0023     		movs	r3, #0
 938 00a6 1D93     		str	r3, [sp, #116]
 210:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLP2 = 1;
 939              		.loc 1 210 3 is_stmt 1 view .LVU320
 210:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL1.PLLP2 = 1;
 940              		.loc 1 210 32 is_stmt 0 view .LVU321
 941 00a8 0321     		movs	r1, #3
 942 00aa 1F91     		str	r1, [sp, #124]
 211:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
 943              		.loc 1 211 3 is_stmt 1 view .LVU322
 211:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
 944              		.loc 1 211 32 is_stmt 0 view .LVU323
 945 00ac 2092     		str	r2, [sp, #128]
 212:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
 946              		.loc 1 212 3 is_stmt 1 view .LVU324
 212:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
 947              		.loc 1 212 35 is_stmt 0 view .LVU325
 948 00ae 2193     		str	r3, [sp, #132]
 213:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
 949              		.loc 1 213 3 is_stmt 1 view .LVU326
 213:../../FSBL/Core/Src/main.c ****   RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
 950              		.loc 1 213 35 is_stmt 0 view .LVU327
 951 00b0 2893     		str	r3, [sp, #160]
 214:../../FSBL/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 952              		.loc 1 214 3 is_stmt 1 view .LVU328
 214:../../FSBL/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 953              		.loc 1 214 35 is_stmt 0 view .LVU329
 954 00b2 2F93     		str	r3, [sp, #188]
 215:../../FSBL/Core/Src/main.c ****   {
 955              		.loc 1 215 3 is_stmt 1 view .LVU330
 215:../../FSBL/Core/Src/main.c ****   {
 956              		.loc 1 215 7 is_stmt 0 view .LVU331
 957 00b4 10A8     		add	r0, sp, #64
 958 00b6 FFF7FEFF 		bl	HAL_RCC_OscConfig
 959              	.LVL38:
 215:../../FSBL/Core/Src/main.c ****   {
 960              		.loc 1 215 6 discriminator 1 view .LVU332
 961 00ba 0028     		cmp	r0, #0
 962 00bc 34D1     		bne	.L49
 222:../../FSBL/Core/Src/main.c ****                               |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 963              		.loc 1 222 3 is_stmt 1 view .LVU333
 222:../../FSBL/Core/Src/main.c ****                               |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 964              		.loc 1 222 31 is_stmt 0 view .LVU334
 965 00be 7F23     		movs	r3, #127
 966 00c0 0093     		str	r3, [sp]
 226:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
 967              		.loc 1 226 3 is_stmt 1 view .LVU335
 226:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
 968              		.loc 1 226 34 is_stmt 0 view .LVU336
 969 00c2 4FF44033 		mov	r3, #196608
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 83


 970 00c6 0193     		str	r3, [sp, #4]
 227:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 971              		.loc 1 227 3 is_stmt 1 view .LVU337
 227:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 972              		.loc 1 227 34 is_stmt 0 view .LVU338
 973 00c8 4FF04073 		mov	r3, #50331648
 974 00cc 0293     		str	r3, [sp, #8]
 228:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 975              		.loc 1 228 3 is_stmt 1 view .LVU339
 228:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 976              		.loc 1 228 35 is_stmt 0 view .LVU340
 977 00ce 4FF48013 		mov	r3, #1048576
 978 00d2 0393     		str	r3, [sp, #12]
 229:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 979              		.loc 1 229 3 is_stmt 1 view .LVU341
 229:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 980              		.loc 1 229 36 is_stmt 0 view .LVU342
 981 00d4 0023     		movs	r3, #0
 982 00d6 0493     		str	r3, [sp, #16]
 230:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 983              		.loc 1 230 3 is_stmt 1 view .LVU343
 230:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 984              		.loc 1 230 36 is_stmt 0 view .LVU344
 985 00d8 0593     		str	r3, [sp, #20]
 231:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
 986              		.loc 1 231 3 is_stmt 1 view .LVU345
 231:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
 987              		.loc 1 231 36 is_stmt 0 view .LVU346
 988 00da 0693     		str	r3, [sp, #24]
 232:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 989              		.loc 1 232 3 is_stmt 1 view .LVU347
 232:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 990              		.loc 1 232 36 is_stmt 0 view .LVU348
 991 00dc 0793     		str	r3, [sp, #28]
 233:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC1Selection.ClockDivider = 2;
 992              		.loc 1 233 3 is_stmt 1 view .LVU349
 233:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC1Selection.ClockDivider = 2;
 993              		.loc 1 233 49 is_stmt 0 view .LVU350
 994 00de 0893     		str	r3, [sp, #32]
 234:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 995              		.loc 1 234 3 is_stmt 1 view .LVU351
 234:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 996              		.loc 1 234 47 is_stmt 0 view .LVU352
 997 00e0 0222     		movs	r2, #2
 998 00e2 0992     		str	r2, [sp, #36]
 235:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;
 999              		.loc 1 235 3 is_stmt 1 view .LVU353
 235:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;
 1000              		.loc 1 235 49 is_stmt 0 view .LVU354
 1001 00e4 0A93     		str	r3, [sp, #40]
 236:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 1002              		.loc 1 236 3 is_stmt 1 view .LVU355
 236:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 1003              		.loc 1 236 47 is_stmt 0 view .LVU356
 1004 00e6 0B92     		str	r2, [sp, #44]
 237:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC6Selection.ClockDivider = 2;
 1005              		.loc 1 237 3 is_stmt 1 view .LVU357
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 84


 237:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC6Selection.ClockDivider = 2;
 1006              		.loc 1 237 49 is_stmt 0 view .LVU358
 1007 00e8 0C93     		str	r3, [sp, #48]
 238:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 1008              		.loc 1 238 3 is_stmt 1 view .LVU359
 238:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 1009              		.loc 1 238 47 is_stmt 0 view .LVU360
 1010 00ea 0D92     		str	r2, [sp, #52]
 239:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC11Selection.ClockDivider = 2;
 1011              		.loc 1 239 3 is_stmt 1 view .LVU361
 239:../../FSBL/Core/Src/main.c ****   RCC_ClkInitStruct.IC11Selection.ClockDivider = 2;
 1012              		.loc 1 239 50 is_stmt 0 view .LVU362
 1013 00ec 0E93     		str	r3, [sp, #56]
 240:../../FSBL/Core/Src/main.c **** 
 1014              		.loc 1 240 3 is_stmt 1 view .LVU363
 240:../../FSBL/Core/Src/main.c **** 
 1015              		.loc 1 240 48 is_stmt 0 view .LVU364
 1016 00ee 0F92     		str	r2, [sp, #60]
 242:../../FSBL/Core/Src/main.c ****   {
 1017              		.loc 1 242 3 is_stmt 1 view .LVU365
 242:../../FSBL/Core/Src/main.c ****   {
 1018              		.loc 1 242 7 is_stmt 0 view .LVU366
 1019 00f0 6846     		mov	r0, sp
 1020 00f2 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1021              	.LVL39:
 242:../../FSBL/Core/Src/main.c ****   {
 1022              		.loc 1 242 6 discriminator 1 view .LVU367
 1023 00f6 C8B9     		cbnz	r0, .L50
 246:../../FSBL/Core/Src/main.c **** 
 1024              		.loc 1 246 1 view .LVU368
 1025 00f8 0DF51B7D 		add	sp, sp, #620
 1026              	.LCFI19:
 1027              		.cfi_remember_state
 1028              		.cfi_def_cfa_offset 4
 1029              		@ sp needed
 1030 00fc 5DF804FB 		ldr	pc, [sp], #4
 1031              	.L45:
 1032              	.LCFI20:
 1033              		.cfi_restore_state
 147:../../FSBL/Core/Src/main.c ****   }
 1034              		.loc 1 147 5 is_stmt 1 view .LVU369
 1035 0100 FFF7FEFF 		bl	Error_Handler
 1036              	.LVL40:
 1037              	.L46:
 154:../../FSBL/Core/Src/main.c ****   }
 1038              		.loc 1 154 5 view .LVU370
 1039 0104 FFF7FEFF 		bl	Error_Handler
 1040              	.LVL41:
 1041              	.L47:
 168:../../FSBL/Core/Src/main.c ****   }
 1042              		.loc 1 168 5 view .LVU371
 1043 0108 FFF7FEFF 		bl	Error_Handler
 1044              	.LVL42:
 1045              	.L48:
 180:../../FSBL/Core/Src/main.c ****   }
 1046              		.loc 1 180 5 view .LVU372
 1047 010c FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 85


 1048              	.LVL43:
 1049              	.L40:
 190:../../FSBL/Core/Src/main.c ****     RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_HSI;
 1050              		.loc 1 190 5 view .LVU373
 190:../../FSBL/Core/Src/main.c ****     RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_HSI;
 1051              		.loc 1 190 33 is_stmt 0 view .LVU374
 1052 0110 0323     		movs	r3, #3
 1053 0112 0093     		str	r3, [sp]
 191:../../FSBL/Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 1054              		.loc 1 191 5 is_stmt 1 view .LVU375
 191:../../FSBL/Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 1055              		.loc 1 191 36 is_stmt 0 view .LVU376
 1056 0114 0023     		movs	r3, #0
 1057 0116 0193     		str	r3, [sp, #4]
 192:../../FSBL/Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
 1058              		.loc 1 192 5 is_stmt 1 view .LVU377
 192:../../FSBL/Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
 1059              		.loc 1 192 36 is_stmt 0 view .LVU378
 1060 0118 0293     		str	r3, [sp, #8]
 193:../../FSBL/Core/Src/main.c ****     {
 1061              		.loc 1 193 5 is_stmt 1 view .LVU379
 193:../../FSBL/Core/Src/main.c ****     {
 1062              		.loc 1 193 9 is_stmt 0 view .LVU380
 1063 011a 6846     		mov	r0, sp
 1064 011c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1065              	.LVL44:
 193:../../FSBL/Core/Src/main.c ****     {
 1066              		.loc 1 193 8 discriminator 1 view .LVU381
 1067 0120 0028     		cmp	r0, #0
 1068 0122 B3D0     		beq	.L41
 196:../../FSBL/Core/Src/main.c ****     }
 1069              		.loc 1 196 7 is_stmt 1 view .LVU382
 1070 0124 FFF7FEFF 		bl	Error_Handler
 1071              	.LVL45:
 1072              	.L49:
 217:../../FSBL/Core/Src/main.c ****   }
 1073              		.loc 1 217 5 view .LVU383
 1074 0128 FFF7FEFF 		bl	Error_Handler
 1075              	.LVL46:
 1076              	.L50:
 244:../../FSBL/Core/Src/main.c ****   }
 1077              		.loc 1 244 5 view .LVU384
 1078 012c FFF7FEFF 		bl	Error_Handler
 1079              	.LVL47:
 1080              		.cfi_endproc
 1081              	.LFE863:
 1083              		.section	.text.main,"ax",%progbits
 1084              		.align	1
 1085              		.global	main
 1086              		.syntax unified
 1087              		.thumb
 1088              		.thumb_func
 1090              	main:
 1091              	.LFB862:
  74:../../FSBL/Core/Src/main.c **** 
 1092              		.loc 1 74 1 view -0
 1093              		.cfi_startproc
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 86


 1094              		@ Volatile: function does not return.
 1095              		@ args = 0, pretend = 0, frame = 0
 1096              		@ frame_needed = 0, uses_anonymous_args = 0
 1097 0000 08B5     		push	{r3, lr}
 1098              	.LCFI21:
 1099              		.cfi_def_cfa_offset 8
 1100              		.cfi_offset 3, -8
 1101              		.cfi_offset 14, -4
  81:../../FSBL/Core/Src/main.c **** 
 1102              		.loc 1 81 3 view .LVU386
 1103 0002 FFF7FEFF 		bl	MPU_Config
 1104              	.LVL48:
  86:../../FSBL/Core/Src/main.c **** 
 1105              		.loc 1 86 3 view .LVU387
 1106              	.LBB90:
 1107              	.LBI90:
 1108              		.file 5 "../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h"
   1:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /*
   2:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * Copyright (c) 2020-2021 Arm Limited. All rights reserved.
   3:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  *
   4:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * SPDX-License-Identifier: Apache-2.0
   5:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  *
   6:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * not use this file except in compliance with the License.
   8:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * You may obtain a copy of the License at
   9:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  *
  10:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  *
  12:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * Unless required by applicable law or agreed to in writing, software
  13:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * See the License for the specific language governing permissions and
  16:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * limitations under the License.
  17:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  */
  18:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  19:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /*
  20:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * CMSIS-Core(M) Level 1 Cache API for Armv7-M and later
  21:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  */
  22:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  23:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #ifndef ARM_ARMV7M_CACHEL1_H
  24:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define ARM_ARMV7M_CACHEL1_H
  25:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  26:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #if   defined ( __ICCARM__ )
  27:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  28:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #elif defined (__clang__)
  29:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #pragma clang system_header    /* treat file as system include file */
  30:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #endif
  31:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  32:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
  33:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \ingroup  CMSIS_Core_FunctionInterface
  34:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
  35:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief    Functions that configure Instruction and Data cache.
  36:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   @{
  37:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  */
  38:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  39:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /* Cache Size ID Register Macros */
  40:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 87


  41:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
  42:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  43:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #ifndef __SCB_DCACHE_LINE_SIZE
  44:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  45:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #endif
  46:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  47:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #ifndef __SCB_ICACHE_LINE_SIZE
  48:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  49:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #endif
  50:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  51:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
  52:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   Enable I-Cache
  53:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Turns on I-Cache
  54:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   */
  55:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
 1109              		.loc 5 55 27 view .LVU388
 1110              	.LBB91:
  56:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
  57:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  58:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 1111              		.loc 5 58 5 view .LVU389
 1112              		.loc 5 58 12 is_stmt 0 view .LVU390
 1113 0006 2E4B     		ldr	r3, .L60
 1114 0008 5B69     		ldr	r3, [r3, #20]
 1115              		.loc 5 58 8 view .LVU391
 1116 000a 13F4003F 		tst	r3, #131072
 1117 000e 13D1     		bne	.L52
  59:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  60:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 1118              		.loc 5 60 5 is_stmt 1 view .LVU392
 1119              	.LBB92:
 1120              	.LBI92:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1121              		.loc 4 184 27 view .LVU393
 1122              	.LBB93:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1123              		.loc 4 186 3 view .LVU394
 1124              		.syntax unified
 1125              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1126 0010 BFF34F8F 		dsb 0xF
 1127              	@ 0 "" 2
 1128              		.thumb
 1129              		.syntax unified
 1130              	.LBE93:
 1131              	.LBE92:
  61:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 1132              		.loc 5 61 5 view .LVU395
 1133              	.LBB94:
 1134              	.LBI94:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1135              		.loc 4 173 27 view .LVU396
 1136              	.LBB95:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1137              		.loc 4 175 3 view .LVU397
 1138              		.syntax unified
 1139              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1140 0014 BFF36F8F 		isb 0xF
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 88


 1141              	@ 0 "" 2
 1142              		.thumb
 1143              		.syntax unified
 1144              	.LBE95:
 1145              	.LBE94:
  62:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1146              		.loc 5 62 5 view .LVU398
 1147              		.loc 5 62 18 is_stmt 0 view .LVU399
 1148 0018 294B     		ldr	r3, .L60
 1149 001a 0022     		movs	r2, #0
 1150 001c C3F85022 		str	r2, [r3, #592]
  63:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 1151              		.loc 5 63 5 is_stmt 1 view .LVU400
 1152              	.LBB96:
 1153              	.LBI96:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1154              		.loc 4 184 27 view .LVU401
 1155              	.LBB97:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1156              		.loc 4 186 3 view .LVU402
 1157              		.syntax unified
 1158              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1159 0020 BFF34F8F 		dsb 0xF
 1160              	@ 0 "" 2
 1161              		.thumb
 1162              		.syntax unified
 1163              	.LBE97:
 1164              	.LBE96:
  64:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 1165              		.loc 5 64 5 view .LVU403
 1166              	.LBB98:
 1167              	.LBI98:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1168              		.loc 4 173 27 view .LVU404
 1169              	.LBB99:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1170              		.loc 4 175 3 view .LVU405
 1171              		.syntax unified
 1172              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1173 0024 BFF36F8F 		isb 0xF
 1174              	@ 0 "" 2
 1175              		.thumb
 1176              		.syntax unified
 1177              	.LBE99:
 1178              	.LBE98:
  65:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 1179              		.loc 5 65 5 view .LVU406
 1180              		.loc 5 65 8 is_stmt 0 view .LVU407
 1181 0028 5A69     		ldr	r2, [r3, #20]
 1182              		.loc 5 65 14 view .LVU408
 1183 002a 42F40032 		orr	r2, r2, #131072
 1184 002e 5A61     		str	r2, [r3, #20]
  66:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 1185              		.loc 5 66 5 is_stmt 1 view .LVU409
 1186              	.LBB100:
 1187              	.LBI100:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 89


 1188              		.loc 4 184 27 view .LVU410
 1189              	.LBB101:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1190              		.loc 4 186 3 view .LVU411
 1191              		.syntax unified
 1192              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1193 0030 BFF34F8F 		dsb 0xF
 1194              	@ 0 "" 2
 1195              		.thumb
 1196              		.syntax unified
 1197              	.LBE101:
 1198              	.LBE100:
  67:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 1199              		.loc 5 67 5 view .LVU412
 1200              	.LBB102:
 1201              	.LBI102:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1202              		.loc 4 173 27 view .LVU413
 1203              	.LBB103:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1204              		.loc 4 175 3 view .LVU414
 1205              		.syntax unified
 1206              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1207 0034 BFF36F8F 		isb 0xF
 1208              	@ 0 "" 2
 1209              		.thumb
 1210              		.syntax unified
 1211              	.L52:
 1212              	.LBE103:
 1213              	.LBE102:
 1214              	.LBE91:
 1215              	.LBE90:
  89:../../FSBL/Core/Src/main.c **** 
 1216              		.loc 1 89 3 view .LVU415
 1217              	.LBB104:
 1218              	.LBI104:
  68:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #endif
  69:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** }
  70:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  71:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  72:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
  73:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   Disable I-Cache
  74:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Turns off I-Cache
  75:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   */
  76:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
  77:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
  78:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  79:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
  80:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
  81:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
  82:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  83:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
  84:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
  85:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #endif
  86:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** }
  87:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  88:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 90


  89:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
  90:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   Invalidate I-Cache
  91:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Invalidates I-Cache
  92:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   */
  93:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
  94:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
  95:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  96:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
  97:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
  98:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->ICIALLU = 0UL;
  99:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 100:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 101:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #endif
 102:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** }
 103:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 104:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 105:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
 106:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   I-Cache Invalidate by address
 107:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Invalidates I-Cache for the given address.
 108:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 109:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
 110:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \param[in]   addr    address
 111:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \param[in]   isize   size of memory block (in number of bytes)
 112:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** */
 113:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (volatile void *addr, int32_t isize)
 114:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
 115:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
 116:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     if ( isize > 0 ) {
 117:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
 118:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
 119:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 120:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       __DSB();
 121:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 122:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       do {
 123:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
 124:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
 125:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
 126:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       } while ( op_size > 0 );
 127:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 128:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       __DSB();
 129:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       __ISB();
 130:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     }
 131:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #endif
 132:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** }
 133:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 134:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 135:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
 136:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   Enable D-Cache
 137:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Turns on D-Cache
 138:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   */
 139:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
 1219              		.loc 5 139 27 view .LVU416
 1220              	.LBB105:
 140:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
 141:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 142:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     uint32_t ccsidr;
 1221              		.loc 5 142 5 view .LVU417
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 91


 143:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     uint32_t sets;
 1222              		.loc 5 143 5 view .LVU418
 144:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     uint32_t ways;
 1223              		.loc 5 144 5 view .LVU419
 145:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 146:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 1224              		.loc 5 146 5 view .LVU420
 1225              		.loc 5 146 12 is_stmt 0 view .LVU421
 1226 0038 214B     		ldr	r3, .L60
 1227 003a 5B69     		ldr	r3, [r3, #20]
 1228              		.loc 5 146 8 view .LVU422
 1229 003c 13F4803F 		tst	r3, #65536
 1230 0040 27D1     		bne	.L53
 147:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 148:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 1231              		.loc 5 148 5 is_stmt 1 view .LVU423
 1232              		.loc 5 148 17 is_stmt 0 view .LVU424
 1233 0042 1F4B     		ldr	r3, .L60
 1234 0044 0022     		movs	r2, #0
 1235 0046 C3F88420 		str	r2, [r3, #132]
 149:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 1236              		.loc 5 149 5 is_stmt 1 view .LVU425
 1237              	.LBB106:
 1238              	.LBI106:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1239              		.loc 4 184 27 view .LVU426
 1240              	.LBB107:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1241              		.loc 4 186 3 view .LVU427
 1242              		.syntax unified
 1243              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1244 004a BFF34F8F 		dsb 0xF
 1245              	@ 0 "" 2
 1246              		.thumb
 1247              		.syntax unified
 1248              	.LBE107:
 1249              	.LBE106:
 150:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 151:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     ccsidr = SCB->CCSIDR;
 1250              		.loc 5 151 5 view .LVU428
 1251              		.loc 5 151 12 is_stmt 0 view .LVU429
 1252 004e D3F88040 		ldr	r4, [r3, #128]
 1253              	.LVL49:
 152:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 153:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                                             /* invalidate D-Cache */
 154:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 1254              		.loc 5 154 5 is_stmt 1 view .LVU430
 1255              		.loc 5 154 10 is_stmt 0 view .LVU431
 1256 0052 C4F34E30 		ubfx	r0, r4, #13, #15
 1257              	.LVL50:
 1258              		.loc 5 154 10 view .LVU432
 1259 0056 00E0     		b	.L55
 1260              	.LVL51:
 1261              	.L57:
 155:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     do {
 156:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 157:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       do {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 92


 158:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 159:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 160:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         #if defined ( __CC_ARM )
 161:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****           __schedule_barrier();
 162:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         #endif
 163:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       } while (ways-- != 0U);
 164:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     } while(sets-- != 0U);
 1262              		.loc 5 164 17 view .LVU433
 1263 0058 1846     		mov	r0, r3
 1264              	.LVL52:
 1265              	.L55:
 155:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     do {
 1266              		.loc 5 155 5 is_stmt 1 view .LVU434
 156:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       do {
 1267              		.loc 5 156 7 view .LVU435
 156:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       do {
 1268              		.loc 5 156 12 is_stmt 0 view .LVU436
 1269 005a C4F3C902 		ubfx	r2, r4, #3, #10
 1270              	.LVL53:
 1271              	.L54:
 157:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 1272              		.loc 5 157 7 is_stmt 1 view .LVU437
 158:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1273              		.loc 5 158 9 view .LVU438
 158:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1274              		.loc 5 158 52 is_stmt 0 view .LVU439
 1275 005e 43F6E073 		movw	r3, #16352
 1276 0062 03EA4013 		and	r3, r3, r0, lsl #5
 158:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1277              		.loc 5 158 73 view .LVU440
 1278 0066 43EA8273 		orr	r3, r3, r2, lsl #30
 158:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1279              		.loc 5 158 20 view .LVU441
 1280 006a 1549     		ldr	r1, .L60
 1281 006c C1F86032 		str	r3, [r1, #608]
 163:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     } while(sets-- != 0U);
 1282              		.loc 5 163 23 is_stmt 1 discriminator 1 view .LVU442
 1283 0070 1346     		mov	r3, r2
 163:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     } while(sets-- != 0U);
 1284              		.loc 5 163 20 is_stmt 0 discriminator 1 view .LVU443
 1285 0072 013A     		subs	r2, r2, #1
 1286              	.LVL54:
 163:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     } while(sets-- != 0U);
 1287              		.loc 5 163 23 discriminator 1 view .LVU444
 1288 0074 002B     		cmp	r3, #0
 1289 0076 F2D1     		bne	.L54
 1290              		.loc 5 164 20 is_stmt 1 view .LVU445
 1291              		.loc 5 164 17 is_stmt 0 view .LVU446
 1292 0078 431E     		subs	r3, r0, #1
 1293              	.LVL55:
 1294              		.loc 5 164 20 view .LVU447
 1295 007a 0028     		cmp	r0, #0
 1296 007c ECD1     		bne	.L57
 165:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 1297              		.loc 5 165 5 is_stmt 1 view .LVU448
 1298              	.LBB108:
 1299              	.LBI108:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 93


 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1300              		.loc 4 184 27 view .LVU449
 1301              	.LBB109:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1302              		.loc 4 186 3 view .LVU450
 1303              		.syntax unified
 1304              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1305 007e BFF34F8F 		dsb 0xF
 1306              	@ 0 "" 2
 1307              		.thumb
 1308              		.syntax unified
 1309              	.LBE109:
 1310              	.LBE108:
 166:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 167:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 1311              		.loc 5 167 5 view .LVU451
 1312              		.loc 5 167 8 is_stmt 0 view .LVU452
 1313 0082 4B69     		ldr	r3, [r1, #20]
 1314              	.LVL56:
 1315              		.loc 5 167 14 view .LVU453
 1316 0084 43F48033 		orr	r3, r3, #65536
 1317 0088 4B61     		str	r3, [r1, #20]
 168:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 169:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 1318              		.loc 5 169 5 is_stmt 1 view .LVU454
 1319              	.LBB110:
 1320              	.LBI110:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1321              		.loc 4 184 27 view .LVU455
 1322              	.LBB111:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1323              		.loc 4 186 3 view .LVU456
 1324              		.syntax unified
 1325              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1326 008a BFF34F8F 		dsb 0xF
 1327              	@ 0 "" 2
 1328              		.thumb
 1329              		.syntax unified
 1330              	.LBE111:
 1331              	.LBE110:
 170:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 1332              		.loc 5 170 5 view .LVU457
 1333              	.LBB112:
 1334              	.LBI112:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1335              		.loc 4 173 27 view .LVU458
 1336              	.LBB113:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1337              		.loc 4 175 3 view .LVU459
 1338              		.syntax unified
 1339              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1340 008e BFF36F8F 		isb 0xF
 1341              	@ 0 "" 2
 1342              	.LVL57:
 1343              		.thumb
 1344              		.syntax unified
 1345              	.L53:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 94


 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1346              		.loc 4 175 3 is_stmt 0 view .LVU460
 1347              	.LBE113:
 1348              	.LBE112:
 1349              	.LBE105:
 1350              	.LBE104:
  92:../../FSBL/Core/Src/main.c **** 
 1351              		.loc 1 92 3 is_stmt 1 view .LVU461
 1352 0092 FFF7FEFF 		bl	HAL_Init
 1353              	.LVL58:
  99:../../FSBL/Core/Src/main.c **** 
 1354              		.loc 1 99 3 view .LVU462
 1355 0096 FFF7FEFF 		bl	SystemClock_Config
 1356              	.LVL59:
 106:../../FSBL/Core/Src/main.c ****   MX_HPDMA1_Init();
 1357              		.loc 1 106 3 view .LVU463
 1358 009a FFF7FEFF 		bl	MX_GPIO_Init
 1359              	.LVL60:
 107:../../FSBL/Core/Src/main.c ****   MX_GPDMA1_Init();
 1360              		.loc 1 107 3 view .LVU464
 1361 009e FFF7FEFF 		bl	MX_HPDMA1_Init
 1362              	.LVL61:
 108:../../FSBL/Core/Src/main.c ****   MX_XSPI2_Init();
 1363              		.loc 1 108 3 view .LVU465
 1364 00a2 FFF7FEFF 		bl	MX_GPDMA1_Init
 1365              	.LVL62:
 109:../../FSBL/Core/Src/main.c ****   MX_XSPI1_Init();
 1366              		.loc 1 109 3 view .LVU466
 1367 00a6 FFF7FEFF 		bl	MX_XSPI2_Init
 1368              	.LVL63:
 110:../../FSBL/Core/Src/main.c ****   MX_EXTMEM_MANAGER_Init();
 1369              		.loc 1 110 3 view .LVU467
 1370 00aa FFF7FEFF 		bl	MX_XSPI1_Init
 1371              	.LVL64:
 111:../../FSBL/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1372              		.loc 1 111 3 view .LVU468
 1373 00ae FFF7FEFF 		bl	MX_EXTMEM_MANAGER_Init
 1374              	.LVL65:
 116:../../FSBL/Core/Src/main.c ****   {
 1375              		.loc 1 116 3 view .LVU469
 116:../../FSBL/Core/Src/main.c ****   {
 1376              		.loc 1 116 18 is_stmt 0 view .LVU470
 1377 00b2 FFF7FEFF 		bl	BOOT_Application
 1378              	.LVL66:
 116:../../FSBL/Core/Src/main.c ****   {
 1379              		.loc 1 116 6 discriminator 1 view .LVU471
 1380 00b6 00B9     		cbnz	r0, .L59
 1381              	.L56:
 122:../../FSBL/Core/Src/main.c ****   {
 1382              		.loc 1 122 3 is_stmt 1 view .LVU472
 127:../../FSBL/Core/Src/main.c ****   /* USER CODE END 3 */
 1383              		.loc 1 127 3 view .LVU473
 122:../../FSBL/Core/Src/main.c ****   {
 1384              		.loc 1 122 9 view .LVU474
 1385 00b8 FEE7     		b	.L56
 1386              	.L59:
 118:../../FSBL/Core/Src/main.c ****   }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 95


 1387              		.loc 1 118 5 view .LVU475
 1388 00ba FFF7FEFF 		bl	Error_Handler
 1389              	.LVL67:
 1390              	.L61:
 1391 00be 00BF     		.align	2
 1392              	.L60:
 1393 00c0 00ED00E0 		.word	-536810240
 1394              		.cfi_endproc
 1395              	.LFE862:
 1397              		.global	hxspi2
 1398              		.section	.bss.hxspi2,"aw",%nobits
 1399              		.align	2
 1402              	hxspi2:
 1403 0000 00000000 		.space	100
 1403      00000000 
 1403      00000000 
 1403      00000000 
 1403      00000000 
 1404              		.global	hxspi1
 1405              		.section	.bss.hxspi1,"aw",%nobits
 1406              		.align	2
 1409              	hxspi1:
 1410 0000 00000000 		.space	100
 1410      00000000 
 1410      00000000 
 1410      00000000 
 1410      00000000 
 1411              		.text
 1412              	.Letext0:
 1413              		.file 6 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 1414              		.file 7 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 1415              		.file 8 "../../Drivers/CMSIS/Include/core_cm55.h"
 1416              		.file 9 "../../Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 1417              		.file 10 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_def.h"
 1418              		.file 11 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_rcc.h"
 1419              		.file 12 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_rcc_ex.h"
 1420              		.file 13 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dma.h"
 1421              		.file 14 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dma_ex.h"
 1422              		.file 15 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_cortex.h"
 1423              		.file 16 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_xspi.h"
 1424              		.file 17 "../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.h"
 1425              		.file 18 "../../FSBL/Core/Inc/stm32_extmem_conf.h"
 1426              		.file 19 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal.h"
 1427              		.file 20 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_pwr_ex.h"
 1428              		.file 21 "../../FSBL/Core/Inc/extmem_manager.h"
 1429              		.file 22 "<built-in>"
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s 			page 96


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:26     .text.MX_GPDMA1_Init:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:31     .text.MX_GPDMA1_Init:00000000 MX_GPDMA1_Init
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:73     .text.MX_GPDMA1_Init:00000018 $d
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:78     .text.MX_HPDMA1_Init:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:83     .text.MX_HPDMA1_Init:00000000 MX_HPDMA1_Init
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:124    .text.MX_HPDMA1_Init:00000018 $d
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:129    .text.MX_GPIO_Init:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:134    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:255    .text.MX_GPIO_Init:00000054 $d
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:260    .text.MPU_Config:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:265    .text.MPU_Config:00000000 MPU_Config
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:478    .text.MPU_Config:000000d0 $d
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:484    .text.Error_Handler:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:490    .text.Error_Handler:00000000 Error_Handler
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:521    .text.MX_XSPI2_Init:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:526    .text.MX_XSPI2_Init:00000000 MX_XSPI2_Init
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:646    .text.MX_XSPI2_Init:0000006c $d
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:1402   .bss.hxspi2:00000000 hxspi2
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:652    .text.MX_XSPI1_Init:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:657    .text.MX_XSPI1_Init:00000000 MX_XSPI1_Init
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:778    .text.MX_XSPI1_Init:0000006c $d
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:1409   .bss.hxspi1:00000000 hxspi1
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:784    .text.SystemClock_Config:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:790    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:1084   .text.main:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:1090   .text.main:00000000 main
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:1393   .text.main:000000c0 $d
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:1399   .bss.hxspi2:00000000 $d
C:\Users\SMART\AppData\Local\Temp\ccgndGqc.s:1406   .bss.hxspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_ConfigMemoryAttributes
HAL_MPU_Enable
HAL_XSPI_Init
HAL_XSPIM_Config
memset
HAL_PWREx_ConfigSupply
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_Delay
HAL_RCCEx_PeriphCLKConfig
HAL_RCC_GetClockConfig
HAL_RCC_ClockConfig
HAL_Init
MX_EXTMEM_MANAGER_Init
BOOT_Application
