//
//  rateDivider.v
//  Rate divider
//
//  Created by Alex Lehner on 2019-11-10.
//  Copyright Â© 2019 Alex Lehner. All rights reserved.
//

module rateDivider(input resetn, clk, output enable);
    parameter   WIDTH   = 32,
                MAX     = 50_000_000;

    // Internal registers
    reg [WIDTH-1:0] counter = {WIDTH{1'b0}};

    // Assign output
    assign enable = (counter == MAX);

    // Increment counter
    always @(posedge clk)
    begin
        if (!resetn) begin
            counter <= {WIDTH{1'b0}}; // reset counter
        end
        else begin
            counter <= counter + {{WIDTH-1{1'b0}}, 1'b1}; // increment counter
            if (counter == MAX) begin
                counter <= {WIDTH{1'b0}}; // reset counter
            end
        end
    end
endmodule
