GAS LISTING /tmp/ccT9ho2J.s 			page 1


   1              		.file	"gd32vf103_exmc.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.exmc_norsram_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	exmc_norsram_deinit
  13              	exmc_norsram_deinit:
  14              	.LFB2:
  15              		.file 1 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c"
   1:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** /*!
   2:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \file    gd32vf103_exmc.c
   3:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \brief   EXMC driver
   4:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
   5:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \version 2019-6-5, V1.0.0, firmware for GD32VF103
   6:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** */
   7:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
   8:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** /*
   9:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     Copyright (c) 2019, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  11:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  14:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****        this list of conditions and the following disclaimer in the documentation
  18:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****        may be used to endorse or promote products derived from this software without
  21:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****        specific prior written permission.
  22:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  23:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** */
  34:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  35:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #include "gd32vf103_exmc.h"
  36:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  37:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** /* EXMC bank0 register reset value */
  38:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #define BANK0_SNCTL0_REGION_RESET         ((uint32_t)0x000030DAU)
  39:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #define BANK0_SNTCFG_RESET                ((uint32_t)0x0FFFFFFFU)
  40:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  41:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** /* EXMC register bit offset */
  42:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #define SNCTL_NRMUX_OFFSET                ((uint32_t)1U)
  43:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #define SNCTL_WREN_OFFSET                 ((uint32_t)12U)
GAS LISTING /tmp/ccT9ho2J.s 			page 2


  44:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #define SNCTL_NRWTEN_OFFSET               ((uint32_t)13U)
  45:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #define SNCTL_ASYNCWAIT_OFFSET            ((uint32_t)15U)
  46:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  47:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #define SNTCFG_AHLD_OFFSET                ((uint32_t)4U)
  48:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #define SNTCFG_DSET_OFFSET                ((uint32_t)8U)
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** #define SNTCFG_BUSLAT_OFFSET              ((uint32_t)16U)
  50:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  51:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** /*!
  52:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \brief      deinitialize EXMC NOR/SRAM region
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[in]  norsram_region: select the region of bank0
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0)
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[out] none
  56:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \retval     none
  57:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** */
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** void exmc_norsram_deinit(uint32_t norsram_region)
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** {
  16              		.loc 1 59 1
  17              		.cfi_startproc
  18              	.LVL0:
  60:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     /* reset the registers */
  61:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     if(EXMC_BANK0_NORSRAM_REGION0 == norsram_region){
  19              		.loc 1 61 5
  20              		.loc 1 61 7 is_stmt 0
  21 0000 19E5     		bne	a0,zero,.L2
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****         EXMC_SNCTL(norsram_region) = BANK0_SNCTL0_REGION_RESET;
  22              		.loc 1 62 9 is_stmt 1
  23              		.loc 1 62 36 is_stmt 0
  24 0002 8D67     		li	a5,12288
  25 0004 370700A0 		li	a4,-1610612736
  26 0008 9387A70D 		addi	a5,a5,218
  27 000c 1CC3     		sw	a5,0(a4)
  28              	.L2:
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     }
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     EXMC_SNTCFG(norsram_region) = BANK0_SNTCFG_RESET;
  29              		.loc 1 65 5 is_stmt 1
  30 000e B70700A0 		li	a5,-1610612736
  31 0012 9107     		addi	a5,a5,4
  32 0014 0E05     		slli	a0,a0,3
  33              	.LVL1:
  34 0016 3E95     		add	a0,a0,a5
  35              		.loc 1 65 33 is_stmt 0
  36 0018 B7070010 		li	a5,268435456
  37 001c FD17     		addi	a5,a5,-1
  38 001e 1CC1     		sw	a5,0(a0)
  66:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** }
  39              		.loc 1 66 1
  40 0020 8280     		ret
  41              		.cfi_endproc
  42              	.LFE2:
  44              		.section	.text.exmc_norsram_struct_para_init,"ax",@progbits
  45              		.align	1
  46              		.globl	exmc_norsram_struct_para_init
  48              	exmc_norsram_struct_para_init:
  49              	.LFB3:
  67:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** /*!
GAS LISTING /tmp/ccT9ho2J.s 			page 3


  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \brief      initialize the structure exmc_norsram_parameter_struct
  70:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[in]  none
  71:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[out] exmc_norsram_init_struct: the initialized structure exmc_norsram_parameter_struct p
  72:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \retval     none
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** */
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)
  75:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** {
  50              		.loc 1 75 1 is_stmt 1
  51              		.cfi_startproc
  52              	.LVL2:
  76:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     /* configure the structure with default value */
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->norsram_region = EXMC_BANK0_NORSRAM_REGION0;
  53              		.loc 1 77 5
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_16B;
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
  85:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     /* read/write timing configure */
  87:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime = 0xFU;
  54              		.loc 1 87 29 is_stmt 0
  55 0000 1C51     		lw	a5,32(a0)
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  56              		.loc 1 78 48
  57 0002 0547     		li	a4,1
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
  58              		.loc 1 80 45
  59 0004 C146     		li	a3,16
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  60              		.loc 1 78 48
  61 0006 58CD     		sw	a4,28(a0)
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
  62              		.loc 1 80 45
  63 0008 54C9     		sw	a3,20(a0)
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
  64              		.loc 1 82 44
  65 000a 58C5     		sw	a4,12(a0)
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
  66              		.loc 1 83 44
  67 000c 18C5     		sw	a4,8(a0)
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  68              		.loc 1 77 46
  69 000e 23200500 		sw	zero,0(a0)
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  70              		.loc 1 78 5 is_stmt 1
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_16B;
  71              		.loc 1 79 5
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_16B;
  72              		.loc 1 79 43 is_stmt 0
  73 0012 232C0500 		sw	zero,24(a0)
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
  74              		.loc 1 80 5 is_stmt 1
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
  75              		.loc 1 81 5
GAS LISTING /tmp/ccT9ho2J.s 			page 4


  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
  76              		.loc 1 81 46 is_stmt 0
  77 0016 23280500 		sw	zero,16(a0)
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
  78              		.loc 1 82 5 is_stmt 1
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
  79              		.loc 1 83 5
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  80              		.loc 1 84 5
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  81              		.loc 1 84 41 is_stmt 0
  82 001a 23220500 		sw	zero,4(a0)
  83              		.loc 1 87 5 is_stmt 1
  84              		.loc 1 87 73 is_stmt 0
  85 001e 3D47     		li	a4,15
  88:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
  89:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
  86              		.loc 1 89 70
  87 0020 9306F00F 		li	a3,255
  87:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
  88              		.loc 1 87 73
  89 0024 D8C7     		sw	a4,12(a5)
  88:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
  90              		.loc 1 88 5 is_stmt 1
  88:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
  91              		.loc 1 88 72 is_stmt 0
  92 0026 98C7     		sw	a4,8(a5)
  93              		.loc 1 89 5 is_stmt 1
  94              		.loc 1 89 70 is_stmt 0
  95 0028 D4C3     		sw	a3,4(a5)
  90:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
  96              		.loc 1 90 5 is_stmt 1
  97              		.loc 1 90 62 is_stmt 0
  98 002a 98C3     		sw	a4,0(a5)
  91:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** }
  99              		.loc 1 91 1
 100 002c 8280     		ret
 101              		.cfi_endproc
 102              	.LFE3:
 104              		.section	.text.exmc_norsram_init,"ax",@progbits
 105              		.align	1
 106              		.globl	exmc_norsram_init
 108              	exmc_norsram_init:
 109              	.LFB4:
  92:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
  93:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** /*!
  94:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \brief      initialize EXMC NOR/SRAM region
  95:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[in]  exmc_norsram_parameter_struct: configure the EXMC NOR/SRAM parameter
  96:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                   norsram_region: EXMC_BANK0_NORSRAM_REGIONx,x=0
  97:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                   asyn_wait: ENABLE or DISABLE
  98:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                   nwait_signal: ENABLE or DISABLE
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                   memory_write: ENABLE or DISABLE
 100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                   nwait_polarity: EXMC_NWAIT_POLARITY_LOW,EXMC_NWAIT_POLARITY_HIGH
 101:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                   databus_width: EXMC_NOR_DATABUS_WIDTH_8B,EXMC_NOR_DATABUS_WIDTH_16B
 102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                   memory_type: EXMC_MEMORY_TYPE_SRAM,EXMC_MEMORY_TYPE_PSRAM,EXMC_MEMORY_TYPE_NOR
 103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                   address_data_mux: ENABLE
 104:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                   read_write_timing: structure exmc_norsram_timing_parameter_struct set the time
GAS LISTING /tmp/ccT9ho2J.s 			page 5


 105:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[out] none
 106:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \retval     none
 107:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** */
 108:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** void exmc_norsram_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)
 109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** {
 110              		.loc 1 109 1 is_stmt 1
 111              		.cfi_startproc
 112              	.LVL3:
 110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U;
 113              		.loc 1 110 5
 111:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     /* get the register value */
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     snctl = EXMC_SNCTL(exmc_norsram_init_struct->norsram_region);
 114              		.loc 1 113 5
 114:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     /* clear relative bits */
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     snctl &= ((uint32_t)~(EXMC_SNCTL_NREN | EXMC_SNCTL_NRTP | EXMC_SNCTL_NRW | EXMC_SNCTL_NRWTPOL |
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                           EXMC_SNCTL_WREN | EXMC_SNCTL_NRWTEN | EXMC_SNCTL_ASYNCWAIT | EXMC_SNCTL_N
 118:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     snctl |= (uint32_t)(exmc_norsram_init_struct->address_data_mux << SNCTL_NRMUX_OFFSET) |
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->databus_width |
 122:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET);
 126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     sntcfg = (uint32_t)((exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime - 1U )
 115              		.loc 1 127 50 is_stmt 0
 116 0000 1051     		lw	a2,32(a0)
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->databus_width |
 117              		.loc 1 120 49
 118 0002 83288501 		lw	a7,24(a0)
 121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 119              		.loc 1 121 65
 120 0006 5849     		lw	a4,20(a0)
 121 0008 032E0501 		lw	t3,16(a0)
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 122              		.loc 1 128 94
 123 000c 1446     		lw	a3,8(a2)
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 124              		.loc 1 119 68
 125 000e 5C4D     		lw	a5,28(a0)
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 126              		.loc 1 113 13
 127 0010 832E0500 		lw	t4,0(a0)
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 128              		.loc 1 129 92
 129 0014 4C42     		lw	a1,4(a2)
 121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 130              		.loc 1 121 65
 131 0016 33E7E800 		or	a4,a7,a4
 132 001a 3367C701 		or	a4,a4,t3
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 133              		.loc 1 127 94
 134 001e 0323C600 		lw	t1,12(a2)
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
GAS LISTING /tmp/ccT9ho2J.s 			page 6


 135              		.loc 1 128 94
 136 0022 FD16     		addi	a3,a3,-1
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 137              		.loc 1 123 64
 138 0024 832FC500 		lw	t6,12(a0)
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 139              		.loc 1 113 13
 140 0028 37080014 		li	a6,335544320
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 141              		.loc 1 119 68
 142 002c 8607     		slli	a5,a5,1
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->bus_latency - 1U ) << SNTCFG
 143              		.loc 1 130 84
 144 002e 1042     		lw	a2,0(a2)
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 145              		.loc 1 113 13
 146 0030 7698     		add	a6,a6,t4
 121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 147              		.loc 1 121 65
 148 0032 D98F     		or	a5,a4,a5
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET);
 149              		.loc 1 124 64
 150 0034 032F8500 		lw	t5,8(a0)
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 151              		.loc 1 128 101
 152 0038 13974600 		slli	a4,a3,4
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->bus_latency - 1U ) << SNTCFG
 153              		.loc 1 129 92
 154 003c FD15     		addi	a1,a1,-1
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->bus_latency - 1U ) << SNTCFG
 155              		.loc 1 129 123
 156 003e C166     		li	a3,65536
 157 0040 FD16     		addi	a3,a3,-1
 125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 158              		.loc 1 125 61
 159 0042 832E4500 		lw	t4,4(a0)
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 160              		.loc 1 113 13
 161 0046 0E08     		slli	a6,a6,3
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->bus_latency - 1U ) << SNTCFG
 162              		.loc 1 129 99
 163 0048 A205     		slli	a1,a1,8
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->bus_latency - 1U ) << SNTCFG
 164              		.loc 1 129 123
 165 004a F58D     		and	a1,a1,a3
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 166              		.loc 1 113 11
 167 004c 032E0800 		lw	t3,0(a6)
 168              	.LVL4:
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                           EXMC_SNCTL_WREN | EXMC_SNCTL_NRWTEN | EXMC_SNCTL_ASYNCWAIT | EXMC_SNCTL_N
 169              		.loc 1 116 5 is_stmt 1
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 170              		.loc 1 123 64 is_stmt 0
 171 0050 B20F     		slli	t6,t6,12
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 172              		.loc 1 128 125
 173 0052 1377F70F 		andi	a4,a4,255
GAS LISTING /tmp/ccT9ho2J.s 			page 7


 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 174              		.loc 1 127 94
 175 0056 7D13     		addi	t1,t1,-1
 176              		.loc 1 130 84
 177 0058 9306F6FF 		addi	a3,a2,-1
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 178              		.loc 1 128 146
 179 005c 4D8F     		or	a4,a4,a1
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 180              		.loc 1 127 14
 181 005e 1376F300 		andi	a2,t1,15
 122:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 182              		.loc 1 122 66
 183 0062 B3E7F701 		or	a5,a5,t6
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET);
 184              		.loc 1 124 64
 185 0066 360F     		slli	t5,t5,13
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                           EXMC_SNCTL_WREN | EXMC_SNCTL_NRWTEN | EXMC_SNCTL_ASYNCWAIT | EXMC_SNCTL_N
 186              		.loc 1 116 11
 187 0068 D575     		li	a1,-45056
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 188              		.loc 1 128 146
 189 006a 518F     		or	a4,a4,a2
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 190              		.loc 1 123 86
 191 006c B3E7E701 		or	a5,a5,t5
 192              		.loc 1 130 117
 193 0070 37060F00 		li	a2,983040
 125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 194              		.loc 1 125 61
 195 0074 BE0E     		slli	t4,t4,15
 196              		.loc 1 130 91
 197 0076 C206     		slli	a3,a3,16
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                           EXMC_SNCTL_WREN | EXMC_SNCTL_NRWTEN | EXMC_SNCTL_ASYNCWAIT | EXMC_SNCTL_N
 198              		.loc 1 116 11
 199 0078 938515D8 		addi	a1,a1,-639
 200              		.loc 1 130 117
 201 007c F18E     		and	a3,a3,a2
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                           EXMC_SNCTL_WREN | EXMC_SNCTL_NRWTEN | EXMC_SNCTL_ASYNCWAIT | EXMC_SNCTL_N
 202              		.loc 1 116 11
 203 007e B375BE00 		and	a1,t3,a1
 204              	.LVL5:
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 205              		.loc 1 119 5 is_stmt 1
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET);
 206              		.loc 1 124 88 is_stmt 0
 207 0082 B3E7D701 		or	a5,a5,t4
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     /* nor flash access enable */
 133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     if(EXMC_MEMORY_TYPE_NOR == exmc_norsram_init_struct->memory_type){
 208              		.loc 1 133 7
 209 0086 2146     		li	a2,8
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 210              		.loc 1 119 11
 211 0088 CD8F     		or	a5,a5,a1
 212              	.LVL6:
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
GAS LISTING /tmp/ccT9ho2J.s 			page 8


 213              		.loc 1 127 5 is_stmt 1
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 214              		.loc 1 127 12 is_stmt 0
 215 008a 558F     		or	a4,a4,a3
 216              	.LVL7:
 217              		.loc 1 133 5 is_stmt 1
 218              		.loc 1 133 7 is_stmt 0
 219 008c 6394C800 		bne	a7,a2,.L6
 134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 220              		.loc 1 134 9 is_stmt 1
 221              		.loc 1 134 15 is_stmt 0
 222 0090 93E70704 		ori	a5,a5,64
 223              	.LVL8:
 224              	.L6:
 135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     }
 136:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 137:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     /* configure the registers */
 138:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     EXMC_SNCTL(exmc_norsram_init_struct->norsram_region) = snctl;
 225              		.loc 1 138 5 is_stmt 1
 226              		.loc 1 138 58 is_stmt 0
 227 0094 2320F800 		sw	a5,0(a6)
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     EXMC_SNTCFG(exmc_norsram_init_struct->norsram_region) = sntcfg;
 228              		.loc 1 139 5 is_stmt 1
 229 0098 1C41     		lw	a5,0(a0)
 230              	.LVL9:
 231 009a B70600A0 		li	a3,-1610612736
 232 009e 9106     		addi	a3,a3,4
 233 00a0 8E07     		slli	a5,a5,3
 234 00a2 B697     		add	a5,a5,a3
 235              		.loc 1 139 59 is_stmt 0
 236 00a4 98C3     		sw	a4,0(a5)
 237              	.LVL10:
 140:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** }
 238              		.loc 1 140 1
 239 00a6 8280     		ret
 240              		.cfi_endproc
 241              	.LFE4:
 243              		.section	.text.exmc_norsram_enable,"ax",@progbits
 244              		.align	1
 245              		.globl	exmc_norsram_enable
 247              	exmc_norsram_enable:
 248              	.LFB5:
 141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 142:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** /*!
 143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \brief      enable EXMC NOR/PSRAM bank region
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[in]  norsram_region: specify the region of NOR/PSRAM bank
 145:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0)
 146:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[out] none
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \retval     none
 148:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** */
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** void exmc_norsram_enable(uint32_t norsram_region)
 150:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** {
 249              		.loc 1 150 1 is_stmt 1
 250              		.cfi_startproc
 251              	.LVL11:
 151:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     EXMC_SNCTL(norsram_region) |= (uint32_t)EXMC_SNCTL_NRBKEN;
 252              		.loc 1 151 5
GAS LISTING /tmp/ccT9ho2J.s 			page 9


 253              		.loc 1 151 32 is_stmt 0
 254 0000 B7070014 		li	a5,335544320
 255 0004 3E95     		add	a0,a0,a5
 256              	.LVL12:
 257 0006 0E05     		slli	a0,a0,3
 258              	.LVL13:
 259 0008 1C41     		lw	a5,0(a0)
 260 000a 93E71700 		ori	a5,a5,1
 261 000e 1CC1     		sw	a5,0(a0)
 152:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** }
 262              		.loc 1 152 1
 263 0010 8280     		ret
 264              		.cfi_endproc
 265              	.LFE5:
 267              		.section	.text.exmc_norsram_disable,"ax",@progbits
 268              		.align	1
 269              		.globl	exmc_norsram_disable
 271              	exmc_norsram_disable:
 272              	.LFB6:
 153:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** 
 154:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** /*!
 155:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \brief      disable EXMC NOR/PSRAM bank region
 156:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[in]  norsram_region: specify the region of NOR/PSRAM bank
 157:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0)
 158:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \param[out] none
 159:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     \retval     none
 160:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** */
 161:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** void exmc_norsram_disable(uint32_t norsram_region)
 162:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** {
 273              		.loc 1 162 1 is_stmt 1
 274              		.cfi_startproc
 275              	.LVL14:
 163:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c ****     EXMC_SNCTL(norsram_region) &= ~(uint32_t)EXMC_SNCTL_NRBKEN;
 276              		.loc 1 163 5
 277              		.loc 1 163 32 is_stmt 0
 278 0000 B7070014 		li	a5,335544320
 279 0004 3E95     		add	a0,a0,a5
 280              	.LVL15:
 281 0006 0E05     		slli	a0,a0,3
 282              	.LVL16:
 283 0008 1C41     		lw	a5,0(a0)
 284 000a F99B     		andi	a5,a5,-2
 285 000c 1CC1     		sw	a5,0(a0)
 164:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_exmc.c **** }
 286              		.loc 1 164 1
 287 000e 8280     		ret
 288              		.cfi_endproc
 289              	.LFE6:
 291              		.text
 292              	.Letext0:
 293              		.file 2 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/machine/_defau
 294              		.file 3 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/sys/_stdint.h"
 295              		.file 4 "../Firmware/GD32VF103_standard_peripheral/Include/gd32vf103_exmc.h"
 296              		.file 5 "../Firmware/GD32VF103_standard_peripheral/gd32vf103.h"
GAS LISTING /tmp/ccT9ho2J.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_exmc.c
     /tmp/ccT9ho2J.s:13     .text.exmc_norsram_deinit:0000000000000000 exmc_norsram_deinit
     /tmp/ccT9ho2J.s:17     .text.exmc_norsram_deinit:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:19     .text.exmc_norsram_deinit:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:20     .text.exmc_norsram_deinit:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:21     .text.exmc_norsram_deinit:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:23     .text.exmc_norsram_deinit:0000000000000002 .L0 
     /tmp/ccT9ho2J.s:24     .text.exmc_norsram_deinit:0000000000000002 .L0 
     /tmp/ccT9ho2J.s:30     .text.exmc_norsram_deinit:000000000000000e .L0 
     /tmp/ccT9ho2J.s:36     .text.exmc_norsram_deinit:0000000000000018 .L0 
     /tmp/ccT9ho2J.s:40     .text.exmc_norsram_deinit:0000000000000020 .L0 
     /tmp/ccT9ho2J.s:41     .text.exmc_norsram_deinit:0000000000000022 .L0 
     /tmp/ccT9ho2J.s:48     .text.exmc_norsram_struct_para_init:0000000000000000 exmc_norsram_struct_para_init
     /tmp/ccT9ho2J.s:51     .text.exmc_norsram_struct_para_init:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:53     .text.exmc_norsram_struct_para_init:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:54     .text.exmc_norsram_struct_para_init:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:55     .text.exmc_norsram_struct_para_init:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:57     .text.exmc_norsram_struct_para_init:0000000000000002 .L0 
     /tmp/ccT9ho2J.s:59     .text.exmc_norsram_struct_para_init:0000000000000004 .L0 
     /tmp/ccT9ho2J.s:61     .text.exmc_norsram_struct_para_init:0000000000000006 .L0 
     /tmp/ccT9ho2J.s:63     .text.exmc_norsram_struct_para_init:0000000000000008 .L0 
     /tmp/ccT9ho2J.s:65     .text.exmc_norsram_struct_para_init:000000000000000a .L0 
     /tmp/ccT9ho2J.s:67     .text.exmc_norsram_struct_para_init:000000000000000c .L0 
     /tmp/ccT9ho2J.s:69     .text.exmc_norsram_struct_para_init:000000000000000e .L0 
     /tmp/ccT9ho2J.s:71     .text.exmc_norsram_struct_para_init:0000000000000012 .L0 
     /tmp/ccT9ho2J.s:72     .text.exmc_norsram_struct_para_init:0000000000000012 .L0 
     /tmp/ccT9ho2J.s:73     .text.exmc_norsram_struct_para_init:0000000000000012 .L0 
     /tmp/ccT9ho2J.s:75     .text.exmc_norsram_struct_para_init:0000000000000016 .L0 
     /tmp/ccT9ho2J.s:76     .text.exmc_norsram_struct_para_init:0000000000000016 .L0 
     /tmp/ccT9ho2J.s:77     .text.exmc_norsram_struct_para_init:0000000000000016 .L0 
     /tmp/ccT9ho2J.s:79     .text.exmc_norsram_struct_para_init:000000000000001a .L0 
     /tmp/ccT9ho2J.s:80     .text.exmc_norsram_struct_para_init:000000000000001a .L0 
     /tmp/ccT9ho2J.s:81     .text.exmc_norsram_struct_para_init:000000000000001a .L0 
     /tmp/ccT9ho2J.s:82     .text.exmc_norsram_struct_para_init:000000000000001a .L0 
     /tmp/ccT9ho2J.s:84     .text.exmc_norsram_struct_para_init:000000000000001e .L0 
     /tmp/ccT9ho2J.s:85     .text.exmc_norsram_struct_para_init:000000000000001e .L0 
     /tmp/ccT9ho2J.s:87     .text.exmc_norsram_struct_para_init:0000000000000020 .L0 
     /tmp/ccT9ho2J.s:89     .text.exmc_norsram_struct_para_init:0000000000000024 .L0 
     /tmp/ccT9ho2J.s:91     .text.exmc_norsram_struct_para_init:0000000000000026 .L0 
     /tmp/ccT9ho2J.s:92     .text.exmc_norsram_struct_para_init:0000000000000026 .L0 
     /tmp/ccT9ho2J.s:94     .text.exmc_norsram_struct_para_init:0000000000000028 .L0 
     /tmp/ccT9ho2J.s:95     .text.exmc_norsram_struct_para_init:0000000000000028 .L0 
     /tmp/ccT9ho2J.s:97     .text.exmc_norsram_struct_para_init:000000000000002a .L0 
     /tmp/ccT9ho2J.s:98     .text.exmc_norsram_struct_para_init:000000000000002a .L0 
     /tmp/ccT9ho2J.s:100    .text.exmc_norsram_struct_para_init:000000000000002c .L0 
     /tmp/ccT9ho2J.s:101    .text.exmc_norsram_struct_para_init:000000000000002e .L0 
     /tmp/ccT9ho2J.s:108    .text.exmc_norsram_init:0000000000000000 exmc_norsram_init
     /tmp/ccT9ho2J.s:111    .text.exmc_norsram_init:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:113    .text.exmc_norsram_init:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:114    .text.exmc_norsram_init:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:115    .text.exmc_norsram_init:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:116    .text.exmc_norsram_init:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:118    .text.exmc_norsram_init:0000000000000002 .L0 
     /tmp/ccT9ho2J.s:120    .text.exmc_norsram_init:0000000000000006 .L0 
     /tmp/ccT9ho2J.s:123    .text.exmc_norsram_init:000000000000000c .L0 
     /tmp/ccT9ho2J.s:125    .text.exmc_norsram_init:000000000000000e .L0 
GAS LISTING /tmp/ccT9ho2J.s 			page 11


     /tmp/ccT9ho2J.s:127    .text.exmc_norsram_init:0000000000000010 .L0 
     /tmp/ccT9ho2J.s:129    .text.exmc_norsram_init:0000000000000014 .L0 
     /tmp/ccT9ho2J.s:131    .text.exmc_norsram_init:0000000000000016 .L0 
     /tmp/ccT9ho2J.s:134    .text.exmc_norsram_init:000000000000001e .L0 
     /tmp/ccT9ho2J.s:136    .text.exmc_norsram_init:0000000000000022 .L0 
     /tmp/ccT9ho2J.s:138    .text.exmc_norsram_init:0000000000000024 .L0 
     /tmp/ccT9ho2J.s:140    .text.exmc_norsram_init:0000000000000028 .L0 
     /tmp/ccT9ho2J.s:142    .text.exmc_norsram_init:000000000000002c .L0 
     /tmp/ccT9ho2J.s:144    .text.exmc_norsram_init:000000000000002e .L0 
     /tmp/ccT9ho2J.s:146    .text.exmc_norsram_init:0000000000000030 .L0 
     /tmp/ccT9ho2J.s:148    .text.exmc_norsram_init:0000000000000032 .L0 
     /tmp/ccT9ho2J.s:150    .text.exmc_norsram_init:0000000000000034 .L0 
     /tmp/ccT9ho2J.s:152    .text.exmc_norsram_init:0000000000000038 .L0 
     /tmp/ccT9ho2J.s:154    .text.exmc_norsram_init:000000000000003c .L0 
     /tmp/ccT9ho2J.s:156    .text.exmc_norsram_init:000000000000003e .L0 
     /tmp/ccT9ho2J.s:159    .text.exmc_norsram_init:0000000000000042 .L0 
     /tmp/ccT9ho2J.s:161    .text.exmc_norsram_init:0000000000000046 .L0 
     /tmp/ccT9ho2J.s:163    .text.exmc_norsram_init:0000000000000048 .L0 
     /tmp/ccT9ho2J.s:165    .text.exmc_norsram_init:000000000000004a .L0 
     /tmp/ccT9ho2J.s:167    .text.exmc_norsram_init:000000000000004c .L0 
     /tmp/ccT9ho2J.s:170    .text.exmc_norsram_init:0000000000000050 .L0 
     /tmp/ccT9ho2J.s:171    .text.exmc_norsram_init:0000000000000050 .L0 
     /tmp/ccT9ho2J.s:173    .text.exmc_norsram_init:0000000000000052 .L0 
     /tmp/ccT9ho2J.s:175    .text.exmc_norsram_init:0000000000000056 .L0 
     /tmp/ccT9ho2J.s:177    .text.exmc_norsram_init:0000000000000058 .L0 
     /tmp/ccT9ho2J.s:179    .text.exmc_norsram_init:000000000000005c .L0 
     /tmp/ccT9ho2J.s:181    .text.exmc_norsram_init:000000000000005e .L0 
     /tmp/ccT9ho2J.s:183    .text.exmc_norsram_init:0000000000000062 .L0 
     /tmp/ccT9ho2J.s:185    .text.exmc_norsram_init:0000000000000066 .L0 
     /tmp/ccT9ho2J.s:187    .text.exmc_norsram_init:0000000000000068 .L0 
     /tmp/ccT9ho2J.s:189    .text.exmc_norsram_init:000000000000006a .L0 
     /tmp/ccT9ho2J.s:191    .text.exmc_norsram_init:000000000000006c .L0 
     /tmp/ccT9ho2J.s:193    .text.exmc_norsram_init:0000000000000070 .L0 
     /tmp/ccT9ho2J.s:195    .text.exmc_norsram_init:0000000000000074 .L0 
     /tmp/ccT9ho2J.s:197    .text.exmc_norsram_init:0000000000000076 .L0 
     /tmp/ccT9ho2J.s:199    .text.exmc_norsram_init:0000000000000078 .L0 
     /tmp/ccT9ho2J.s:201    .text.exmc_norsram_init:000000000000007c .L0 
     /tmp/ccT9ho2J.s:203    .text.exmc_norsram_init:000000000000007e .L0 
     /tmp/ccT9ho2J.s:206    .text.exmc_norsram_init:0000000000000082 .L0 
     /tmp/ccT9ho2J.s:207    .text.exmc_norsram_init:0000000000000082 .L0 
     /tmp/ccT9ho2J.s:209    .text.exmc_norsram_init:0000000000000086 .L0 
     /tmp/ccT9ho2J.s:211    .text.exmc_norsram_init:0000000000000088 .L0 
     /tmp/ccT9ho2J.s:214    .text.exmc_norsram_init:000000000000008a .L0 
     /tmp/ccT9ho2J.s:215    .text.exmc_norsram_init:000000000000008a .L0 
     /tmp/ccT9ho2J.s:218    .text.exmc_norsram_init:000000000000008c .L0 
     /tmp/ccT9ho2J.s:219    .text.exmc_norsram_init:000000000000008c .L0 
     /tmp/ccT9ho2J.s:221    .text.exmc_norsram_init:0000000000000090 .L0 
     /tmp/ccT9ho2J.s:222    .text.exmc_norsram_init:0000000000000090 .L0 
     /tmp/ccT9ho2J.s:226    .text.exmc_norsram_init:0000000000000094 .L0 
     /tmp/ccT9ho2J.s:227    .text.exmc_norsram_init:0000000000000094 .L0 
     /tmp/ccT9ho2J.s:229    .text.exmc_norsram_init:0000000000000098 .L0 
     /tmp/ccT9ho2J.s:236    .text.exmc_norsram_init:00000000000000a4 .L0 
     /tmp/ccT9ho2J.s:239    .text.exmc_norsram_init:00000000000000a6 .L0 
     /tmp/ccT9ho2J.s:240    .text.exmc_norsram_init:00000000000000a8 .L0 
     /tmp/ccT9ho2J.s:247    .text.exmc_norsram_enable:0000000000000000 exmc_norsram_enable
     /tmp/ccT9ho2J.s:250    .text.exmc_norsram_enable:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:252    .text.exmc_norsram_enable:0000000000000000 .L0 
GAS LISTING /tmp/ccT9ho2J.s 			page 12


     /tmp/ccT9ho2J.s:253    .text.exmc_norsram_enable:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:254    .text.exmc_norsram_enable:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:263    .text.exmc_norsram_enable:0000000000000010 .L0 
     /tmp/ccT9ho2J.s:264    .text.exmc_norsram_enable:0000000000000012 .L0 
     /tmp/ccT9ho2J.s:271    .text.exmc_norsram_disable:0000000000000000 exmc_norsram_disable
     /tmp/ccT9ho2J.s:274    .text.exmc_norsram_disable:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:276    .text.exmc_norsram_disable:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:277    .text.exmc_norsram_disable:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:278    .text.exmc_norsram_disable:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:287    .text.exmc_norsram_disable:000000000000000e .L0 
     /tmp/ccT9ho2J.s:288    .text.exmc_norsram_disable:0000000000000010 .L0 
     /tmp/ccT9ho2J.s:44     .text.exmc_norsram_deinit:0000000000000022 .L0 
     /tmp/ccT9ho2J.s:104    .text.exmc_norsram_struct_para_init:000000000000002e .L0 
     /tmp/ccT9ho2J.s:243    .text.exmc_norsram_init:00000000000000a8 .L0 
     /tmp/ccT9ho2J.s:267    .text.exmc_norsram_enable:0000000000000012 .L0 
     /tmp/ccT9ho2J.s:291    .text.exmc_norsram_disable:0000000000000010 .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccT9ho2J.s:28     .text.exmc_norsram_deinit:000000000000000e .L2
     /tmp/ccT9ho2J.s:224    .text.exmc_norsram_init:0000000000000094 .L6
     /tmp/ccT9ho2J.s:659    .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccT9ho2J.s:1039   .debug_str:00000000000000af .LASF36
     /tmp/ccT9ho2J.s:1041   .debug_str:0000000000000148 .LASF37
     /tmp/ccT9ho2J.s:1025   .debug_str:000000000000002c .LASF38
     /tmp/ccT9ho2J.s:1005   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccT9ho2J.s:1019   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccT9ho2J.s:1061   .debug_str:0000000000000219 .LASF0
     /tmp/ccT9ho2J.s:1037   .debug_str:00000000000000a3 .LASF1
     /tmp/ccT9ho2J.s:1043   .debug_str:000000000000018a .LASF2
     /tmp/ccT9ho2J.s:1081   .debug_str:00000000000002e9 .LASF3
     /tmp/ccT9ho2J.s:1049   .debug_str:00000000000001be .LASF4
     /tmp/ccT9ho2J.s:1087   .debug_str:0000000000000313 .LASF5
     /tmp/ccT9ho2J.s:1057   .debug_str:0000000000000208 .LASF9
     /tmp/ccT9ho2J.s:1045   .debug_str:0000000000000198 .LASF6
     /tmp/ccT9ho2J.s:1021   .debug_str:0000000000000000 .LASF7
     /tmp/ccT9ho2J.s:1063   .debug_str:0000000000000226 .LASF8
     /tmp/ccT9ho2J.s:1085   .debug_str:000000000000030a .LASF10
     /tmp/ccT9ho2J.s:1095   .debug_str:0000000000000340 .LASF11
     /tmp/ccT9ho2J.s:1035   .debug_str:000000000000009c .LASF12
     /tmp/ccT9ho2J.s:1093   .debug_str:0000000000000334 .LASF13
     /tmp/ccT9ho2J.s:1065   .debug_str:000000000000023d .LASF14
     /tmp/ccT9ho2J.s:1073   .debug_str:0000000000000295 .LASF15
     /tmp/ccT9ho2J.s:1079   .debug_str:00000000000002d3 .LASF16
     /tmp/ccT9ho2J.s:1083   .debug_str:00000000000002f3 .LASF17
     /tmp/ccT9ho2J.s:1069   .debug_str:000000000000025e .LASF18
     /tmp/ccT9ho2J.s:1033   .debug_str:000000000000008d .LASF19
     /tmp/ccT9ho2J.s:1053   .debug_str:00000000000001e5 .LASF20
     /tmp/ccT9ho2J.s:1097   .debug_str:0000000000000348 .LASF21
     /tmp/ccT9ho2J.s:1099   .debug_str:0000000000000355 .LASF22
     /tmp/ccT9ho2J.s:1027   .debug_str:000000000000005e .LASF23
     /tmp/ccT9ho2J.s:1031   .debug_str:000000000000007f .LASF24
     /tmp/ccT9ho2J.s:1075   .debug_str:00000000000002a9 .LASF25
     /tmp/ccT9ho2J.s:1091   .debug_str:0000000000000323 .LASF26
     /tmp/ccT9ho2J.s:1029   .debug_str:000000000000006d .LASF27
     /tmp/ccT9ho2J.s:1077   .debug_str:00000000000002b5 .LASF28
     /tmp/ccT9ho2J.s:1067   .debug_str:0000000000000249 .LASF29
     /tmp/ccT9ho2J.s:272    .text.exmc_norsram_disable:0000000000000000 .LFB6
     /tmp/ccT9ho2J.s:289    .text.exmc_norsram_disable:0000000000000010 .LFE6
GAS LISTING /tmp/ccT9ho2J.s 			page 13


     /tmp/ccT9ho2J.s:893    .debug_loc:0000000000000000 .LLST4
     /tmp/ccT9ho2J.s:1051   .debug_str:00000000000001d1 .LASF30
     /tmp/ccT9ho2J.s:248    .text.exmc_norsram_enable:0000000000000000 .LFB5
     /tmp/ccT9ho2J.s:265    .text.exmc_norsram_enable:0000000000000012 .LFE5
     /tmp/ccT9ho2J.s:913    .debug_loc:0000000000000032 .LLST3
     /tmp/ccT9ho2J.s:1071   .debug_str:0000000000000283 .LASF31
     /tmp/ccT9ho2J.s:109    .text.exmc_norsram_init:0000000000000000 .LFB4
     /tmp/ccT9ho2J.s:241    .text.exmc_norsram_init:00000000000000a8 .LFE4
     /tmp/ccT9ho2J.s:1055   .debug_str:00000000000001ef .LASF32
     /tmp/ccT9ho2J.s:1059   .debug_str:0000000000000213 .LASF33
     /tmp/ccT9ho2J.s:933    .debug_loc:0000000000000064 .LLST1
     /tmp/ccT9ho2J.s:1089   .debug_str:000000000000031c .LASF34
     /tmp/ccT9ho2J.s:958    .debug_loc:00000000000000a5 .LLST2
     /tmp/ccT9ho2J.s:1023   .debug_str:000000000000000e .LASF35
     /tmp/ccT9ho2J.s:49     .text.exmc_norsram_struct_para_init:0000000000000000 .LFB3
     /tmp/ccT9ho2J.s:102    .text.exmc_norsram_struct_para_init:000000000000002e .LFE3
     /tmp/ccT9ho2J.s:1047   .debug_str:00000000000001aa .LASF39
     /tmp/ccT9ho2J.s:14     .text.exmc_norsram_deinit:0000000000000000 .LFB2
     /tmp/ccT9ho2J.s:42     .text.exmc_norsram_deinit:0000000000000022 .LFE2
     /tmp/ccT9ho2J.s:970    .debug_loc:00000000000000c4 .LLST0
     /tmp/ccT9ho2J.s:275    .text.exmc_norsram_disable:0000000000000000 .LVL14
     /tmp/ccT9ho2J.s:280    .text.exmc_norsram_disable:0000000000000006 .LVL15
     /tmp/ccT9ho2J.s:282    .text.exmc_norsram_disable:0000000000000008 .LVL16
     /tmp/ccT9ho2J.s:251    .text.exmc_norsram_enable:0000000000000000 .LVL11
     /tmp/ccT9ho2J.s:256    .text.exmc_norsram_enable:0000000000000006 .LVL12
     /tmp/ccT9ho2J.s:258    .text.exmc_norsram_enable:0000000000000008 .LVL13
     /tmp/ccT9ho2J.s:112    .text.exmc_norsram_init:0000000000000000 .LVL3
     /tmp/ccT9ho2J.s:168    .text.exmc_norsram_init:0000000000000050 .LVL4
     /tmp/ccT9ho2J.s:204    .text.exmc_norsram_init:0000000000000082 .LVL5
     /tmp/ccT9ho2J.s:212    .text.exmc_norsram_init:000000000000008a .LVL6
     /tmp/ccT9ho2J.s:230    .text.exmc_norsram_init:000000000000009a .LVL9
     /tmp/ccT9ho2J.s:237    .text.exmc_norsram_init:00000000000000a6 .LVL10
     /tmp/ccT9ho2J.s:216    .text.exmc_norsram_init:000000000000008c .LVL7
     /tmp/ccT9ho2J.s:18     .text.exmc_norsram_deinit:0000000000000000 .LVL0
     /tmp/ccT9ho2J.s:33     .text.exmc_norsram_deinit:0000000000000016 .LVL1
     /tmp/ccT9ho2J.s:298    .debug_info:0000000000000000 .Ldebug_info0

NO UNDEFINED SYMBOLS
