Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul  5 14:10:17 2019
| Host         : DED30838 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file async_fifo_control_sets_placed.rpt
| Design       : async_fifo
| Device       : xc7vx485t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |              50 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------+------------------+------------------+----------------+
|   Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+-------------------------+------------------+------------------+----------------+
|  wclk_IBUF_BUFG | rd_pointer_d[4]_i_1_n_0 | wrst             |                8 |             24 |
|  rclk_IBUF_BUFG | fifo_ram/E[0]           | rrst             |                6 |             26 |
|  rclk_IBUF_BUFG | fifo_ram/E[0]           |                  |                8 |             32 |
|  wclk_IBUF_BUFG | fifo_ram/wr_sig         |                  |                6 |             48 |
+-----------------+-------------------------+------------------+------------------+----------------+


