

================================================================
== Vivado HLS Report for 'compute_layer_0_0_0_1'
================================================================
* Date:           Wed Aug 12 00:44:57 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hls4ml_hcal
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

 <State 1> : 2.24ns
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_V_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_V_offset)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V_offset_cast_c = zext i9 %data_V_offset_read to i14"
ST_1 : Operation 15 [1/1] (2.24ns)   --->   "%tmp_13 = mul i14 11, %data_V_offset_cast_c"   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i14 %tmp_13 to i13"

 <State 2> : 3.14ns
ST_2 : Operation 17 [1/1] (1.36ns)   --->   "%tmp_16 = add i13 1, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i13 %tmp_16 to i64"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%tmp_17 = add i13 2, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i13 %tmp_17 to i64"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_V1_addr_1 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_V1_addr_2 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_V2_addr_1 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_V2_addr_2 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_V3_addr_1 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_V3_addr_2 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_V4_addr_1 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%data_V4_addr_2 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_V5_addr_1 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%data_V5_addr_2 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_V6_addr_1 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%data_V6_addr_2 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%data_V7_addr_1 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%data_V7_addr_2 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_V8_addr_1 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%data_V8_addr_2 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_V9_addr_1 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_V9_addr_2 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_V10_addr_1 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%data_V10_addr_2 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%data_V11_addr_1 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_V11_addr_2 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%data_V12_addr_1 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%data_V12_addr_2 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_V13_addr_1 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data_V13_addr_2 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%data_V14_addr_1 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%data_V14_addr_2 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%data_V15_addr_1 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%data_V15_addr_2 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%data_V16_addr_1 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%data_V16_addr_2 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_V17_addr_1 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%data_V17_addr_2 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_V18_addr_1 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_V18_addr_2 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%data_V19_addr_1 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%data_V19_addr_2 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%data_V20_addr_1 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%data_V20_addr_2 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%data_V21_addr_1 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%data_V21_addr_2 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%data_V22_addr_1 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%data_V22_addr_2 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%data_V23_addr_1 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%data_V23_addr_2 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%data_V24_addr_1 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%data_V24_addr_2 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%data_V25_addr_1 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%data_V25_addr_2 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%data_V26_addr_1 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%data_V26_addr_2 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%data_V27_addr_1 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%data_V27_addr_2 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%data_V28_addr_1 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%data_V28_addr_2 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%data_V29_addr_1 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_17_cast"
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%data_V29_addr_2 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_18_cast"
ST_2 : Operation 81 [2/2] (1.77ns)   --->   "%data_V_load_1 = load i32* %data_V_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 82 [2/2] (1.77ns)   --->   "%data_V1_load_1 = load i32* %data_V1_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 83 [2/2] (1.77ns)   --->   "%data_V2_load_1 = load i32* %data_V2_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 84 [2/2] (1.77ns)   --->   "%data_V3_load_1 = load i32* %data_V3_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 85 [2/2] (1.77ns)   --->   "%data_V4_load_1 = load i32* %data_V4_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 86 [2/2] (1.77ns)   --->   "%data_V5_load_1 = load i32* %data_V5_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 87 [2/2] (1.77ns)   --->   "%data_V6_load_1 = load i32* %data_V6_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 88 [2/2] (1.77ns)   --->   "%data_V7_load_1 = load i32* %data_V7_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 89 [2/2] (1.77ns)   --->   "%data_V8_load_1 = load i32* %data_V8_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 90 [2/2] (1.77ns)   --->   "%data_V9_load_1 = load i32* %data_V9_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 91 [2/2] (1.77ns)   --->   "%data_V10_load_1 = load i32* %data_V10_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 92 [2/2] (1.77ns)   --->   "%data_V11_load_1 = load i32* %data_V11_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 93 [2/2] (1.77ns)   --->   "%data_V12_load_1 = load i32* %data_V12_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 94 [2/2] (1.77ns)   --->   "%data_V13_load_1 = load i32* %data_V13_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 95 [2/2] (1.77ns)   --->   "%data_V14_load_1 = load i32* %data_V14_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 96 [2/2] (1.77ns)   --->   "%data_V15_load_1 = load i32* %data_V15_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 97 [2/2] (1.77ns)   --->   "%data_V16_load_1 = load i32* %data_V16_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 98 [2/2] (1.77ns)   --->   "%data_V17_load_1 = load i32* %data_V17_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 99 [2/2] (1.77ns)   --->   "%data_V18_load_1 = load i32* %data_V18_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 100 [2/2] (1.77ns)   --->   "%data_V19_load_1 = load i32* %data_V19_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 101 [2/2] (1.77ns)   --->   "%data_V20_load_1 = load i32* %data_V20_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 102 [2/2] (1.77ns)   --->   "%data_V21_load_1 = load i32* %data_V21_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 103 [2/2] (1.77ns)   --->   "%data_V22_load_1 = load i32* %data_V22_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 104 [2/2] (1.77ns)   --->   "%data_V23_load_1 = load i32* %data_V23_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 105 [2/2] (1.77ns)   --->   "%data_V24_load_1 = load i32* %data_V24_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 106 [2/2] (1.77ns)   --->   "%data_V25_load_1 = load i32* %data_V25_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 107 [2/2] (1.77ns)   --->   "%data_V26_load_1 = load i32* %data_V26_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 108 [2/2] (1.77ns)   --->   "%data_V27_load_1 = load i32* %data_V27_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 109 [2/2] (1.77ns)   --->   "%data_V28_load_1 = load i32* %data_V28_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 110 [2/2] (1.77ns)   --->   "%data_V29_load_1 = load i32* %data_V29_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 111 [2/2] (1.77ns)   --->   "%data_V_load_2 = load i32* %data_V_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 112 [2/2] (1.77ns)   --->   "%data_V1_load_2 = load i32* %data_V1_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 113 [2/2] (1.77ns)   --->   "%data_V2_load_2 = load i32* %data_V2_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 114 [2/2] (1.77ns)   --->   "%data_V3_load_2 = load i32* %data_V3_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 115 [2/2] (1.77ns)   --->   "%data_V4_load_2 = load i32* %data_V4_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 116 [2/2] (1.77ns)   --->   "%data_V5_load_2 = load i32* %data_V5_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 117 [2/2] (1.77ns)   --->   "%data_V6_load_2 = load i32* %data_V6_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 118 [2/2] (1.77ns)   --->   "%data_V7_load_2 = load i32* %data_V7_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 119 [2/2] (1.77ns)   --->   "%data_V8_load_2 = load i32* %data_V8_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 120 [2/2] (1.77ns)   --->   "%data_V9_load_2 = load i32* %data_V9_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 121 [2/2] (1.77ns)   --->   "%data_V10_load_2 = load i32* %data_V10_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 122 [2/2] (1.77ns)   --->   "%data_V11_load_2 = load i32* %data_V11_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 123 [2/2] (1.77ns)   --->   "%data_V12_load_2 = load i32* %data_V12_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 124 [2/2] (1.77ns)   --->   "%data_V13_load_2 = load i32* %data_V13_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 125 [2/2] (1.77ns)   --->   "%data_V14_load_2 = load i32* %data_V14_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 126 [2/2] (1.77ns)   --->   "%data_V15_load_2 = load i32* %data_V15_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 127 [2/2] (1.77ns)   --->   "%data_V16_load_2 = load i32* %data_V16_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 128 [2/2] (1.77ns)   --->   "%data_V17_load_2 = load i32* %data_V17_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 129 [2/2] (1.77ns)   --->   "%data_V18_load_2 = load i32* %data_V18_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 130 [2/2] (1.77ns)   --->   "%data_V19_load_2 = load i32* %data_V19_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 131 [2/2] (1.77ns)   --->   "%data_V20_load_2 = load i32* %data_V20_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 132 [2/2] (1.77ns)   --->   "%data_V21_load_2 = load i32* %data_V21_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 133 [2/2] (1.77ns)   --->   "%data_V22_load_2 = load i32* %data_V22_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 134 [2/2] (1.77ns)   --->   "%data_V23_load_2 = load i32* %data_V23_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 135 [2/2] (1.77ns)   --->   "%data_V24_load_2 = load i32* %data_V24_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 136 [2/2] (1.77ns)   --->   "%data_V25_load_2 = load i32* %data_V25_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 137 [2/2] (1.77ns)   --->   "%data_V26_load_2 = load i32* %data_V26_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 138 [2/2] (1.77ns)   --->   "%data_V27_load_2 = load i32* %data_V27_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 139 [2/2] (1.77ns)   --->   "%data_V28_load_2 = load i32* %data_V28_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_2 : Operation 140 [2/2] (1.77ns)   --->   "%data_V29_load_2 = load i32* %data_V29_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>

 <State 3> : 3.14ns
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%data_V_offset1_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_V_offset1)"
ST_3 : Operation 142 [1/1] (1.36ns)   --->   "%tmp_18 = add i13 3, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i13 %tmp_18 to i64"
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%data_V_addr_3 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 145 [1/1] (1.36ns)   --->   "%tmp_19 = add i13 4, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i13 %tmp_19 to i64"
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%data_V_addr_4 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%data_V1_addr_3 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%data_V1_addr_4 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%data_V2_addr_3 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%data_V2_addr_4 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%data_V3_addr_3 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%data_V3_addr_4 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%data_V4_addr_3 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%data_V4_addr_4 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%data_V5_addr_3 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%data_V5_addr_4 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%data_V6_addr_3 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%data_V6_addr_4 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%data_V7_addr_3 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%data_V7_addr_4 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%data_V8_addr_3 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%data_V8_addr_4 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%data_V9_addr_3 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%data_V9_addr_4 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%data_V10_addr_3 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%data_V10_addr_4 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%data_V11_addr_3 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%data_V11_addr_4 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%data_V12_addr_3 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%data_V12_addr_4 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%data_V13_addr_3 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%data_V13_addr_4 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%data_V14_addr_3 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%data_V14_addr_4 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%data_V15_addr_3 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%data_V15_addr_4 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%data_V16_addr_3 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%data_V16_addr_4 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%data_V17_addr_3 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%data_V17_addr_4 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%data_V18_addr_3 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%data_V18_addr_4 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%data_V19_addr_3 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%data_V19_addr_4 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%data_V20_addr_3 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%data_V20_addr_4 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%data_V21_addr_3 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%data_V21_addr_4 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%data_V22_addr_3 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%data_V22_addr_4 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%data_V23_addr_3 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%data_V23_addr_4 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%data_V24_addr_3 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%data_V24_addr_4 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%data_V25_addr_3 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%data_V25_addr_4 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%data_V26_addr_3 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%data_V26_addr_4 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%data_V27_addr_3 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%data_V27_addr_4 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%data_V28_addr_3 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%data_V28_addr_4 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%data_V29_addr_3 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_19_cast"
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%data_V29_addr_4 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_20_cast"
ST_3 : Operation 206 [1/2] (1.77ns)   --->   "%data_V_load_1 = load i32* %data_V_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 207 [1/2] (1.77ns)   --->   "%data_V1_load_1 = load i32* %data_V1_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 208 [1/2] (1.77ns)   --->   "%data_V2_load_1 = load i32* %data_V2_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 209 [1/2] (1.77ns)   --->   "%data_V3_load_1 = load i32* %data_V3_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 210 [1/2] (1.77ns)   --->   "%data_V4_load_1 = load i32* %data_V4_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 211 [1/2] (1.77ns)   --->   "%data_V5_load_1 = load i32* %data_V5_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 212 [1/2] (1.77ns)   --->   "%data_V6_load_1 = load i32* %data_V6_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 213 [1/2] (1.77ns)   --->   "%data_V7_load_1 = load i32* %data_V7_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 214 [1/2] (1.77ns)   --->   "%data_V8_load_1 = load i32* %data_V8_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 215 [1/2] (1.77ns)   --->   "%data_V9_load_1 = load i32* %data_V9_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 216 [1/2] (1.77ns)   --->   "%data_V10_load_1 = load i32* %data_V10_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 217 [1/2] (1.77ns)   --->   "%data_V11_load_1 = load i32* %data_V11_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 218 [1/2] (1.77ns)   --->   "%data_V12_load_1 = load i32* %data_V12_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 219 [1/2] (1.77ns)   --->   "%data_V13_load_1 = load i32* %data_V13_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 220 [1/2] (1.77ns)   --->   "%data_V14_load_1 = load i32* %data_V14_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 221 [1/2] (1.77ns)   --->   "%data_V15_load_1 = load i32* %data_V15_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 222 [1/2] (1.77ns)   --->   "%data_V16_load_1 = load i32* %data_V16_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 223 [1/2] (1.77ns)   --->   "%data_V17_load_1 = load i32* %data_V17_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 224 [1/2] (1.77ns)   --->   "%data_V18_load_1 = load i32* %data_V18_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 225 [1/2] (1.77ns)   --->   "%data_V19_load_1 = load i32* %data_V19_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 226 [1/2] (1.77ns)   --->   "%data_V20_load_1 = load i32* %data_V20_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 227 [1/2] (1.77ns)   --->   "%data_V21_load_1 = load i32* %data_V21_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 228 [1/2] (1.77ns)   --->   "%data_V22_load_1 = load i32* %data_V22_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 229 [1/2] (1.77ns)   --->   "%data_V23_load_1 = load i32* %data_V23_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 230 [1/2] (1.77ns)   --->   "%data_V24_load_1 = load i32* %data_V24_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 231 [1/2] (1.77ns)   --->   "%data_V25_load_1 = load i32* %data_V25_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 232 [1/2] (1.77ns)   --->   "%data_V26_load_1 = load i32* %data_V26_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 233 [1/2] (1.77ns)   --->   "%data_V27_load_1 = load i32* %data_V27_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 234 [1/2] (1.77ns)   --->   "%data_V28_load_1 = load i32* %data_V28_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 235 [1/2] (1.77ns)   --->   "%data_V29_load_1 = load i32* %data_V29_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 236 [1/1] (0.95ns)   --->   "%tmp_36 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_1, i32 %data_V1_load_1, i32 %data_V2_load_1, i32 %data_V3_load_1, i32 %data_V4_load_1, i32 %data_V5_load_1, i32 %data_V6_load_1, i32 %data_V7_load_1, i32 %data_V8_load_1, i32 %data_V9_load_1, i32 %data_V10_load_1, i32 %data_V11_load_1, i32 %data_V12_load_1, i32 %data_V13_load_1, i32 %data_V14_load_1, i32 %data_V15_load_1, i32 %data_V16_load_1, i32 %data_V17_load_1, i32 %data_V18_load_1, i32 %data_V19_load_1, i32 %data_V20_load_1, i32 %data_V21_load_1, i32 %data_V22_load_1, i32 %data_V23_load_1, i32 %data_V24_load_1, i32 %data_V25_load_1, i32 %data_V26_load_1, i32 %data_V27_load_1, i32 %data_V28_load_1, i32 %data_V29_load_1, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/2] (1.77ns)   --->   "%data_V_load_2 = load i32* %data_V_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 238 [1/2] (1.77ns)   --->   "%data_V1_load_2 = load i32* %data_V1_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 239 [1/2] (1.77ns)   --->   "%data_V2_load_2 = load i32* %data_V2_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 240 [1/2] (1.77ns)   --->   "%data_V3_load_2 = load i32* %data_V3_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 241 [1/2] (1.77ns)   --->   "%data_V4_load_2 = load i32* %data_V4_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 242 [1/2] (1.77ns)   --->   "%data_V5_load_2 = load i32* %data_V5_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 243 [1/2] (1.77ns)   --->   "%data_V6_load_2 = load i32* %data_V6_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 244 [1/2] (1.77ns)   --->   "%data_V7_load_2 = load i32* %data_V7_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 245 [1/2] (1.77ns)   --->   "%data_V8_load_2 = load i32* %data_V8_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 246 [1/2] (1.77ns)   --->   "%data_V9_load_2 = load i32* %data_V9_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 247 [1/2] (1.77ns)   --->   "%data_V10_load_2 = load i32* %data_V10_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 248 [1/2] (1.77ns)   --->   "%data_V11_load_2 = load i32* %data_V11_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 249 [1/2] (1.77ns)   --->   "%data_V12_load_2 = load i32* %data_V12_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 250 [1/2] (1.77ns)   --->   "%data_V13_load_2 = load i32* %data_V13_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 251 [1/2] (1.77ns)   --->   "%data_V14_load_2 = load i32* %data_V14_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 252 [1/2] (1.77ns)   --->   "%data_V15_load_2 = load i32* %data_V15_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 253 [1/2] (1.77ns)   --->   "%data_V16_load_2 = load i32* %data_V16_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 254 [1/2] (1.77ns)   --->   "%data_V17_load_2 = load i32* %data_V17_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 255 [1/2] (1.77ns)   --->   "%data_V18_load_2 = load i32* %data_V18_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 256 [1/2] (1.77ns)   --->   "%data_V19_load_2 = load i32* %data_V19_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 257 [1/2] (1.77ns)   --->   "%data_V20_load_2 = load i32* %data_V20_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 258 [1/2] (1.77ns)   --->   "%data_V21_load_2 = load i32* %data_V21_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 259 [1/2] (1.77ns)   --->   "%data_V22_load_2 = load i32* %data_V22_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 260 [1/2] (1.77ns)   --->   "%data_V23_load_2 = load i32* %data_V23_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 261 [1/2] (1.77ns)   --->   "%data_V24_load_2 = load i32* %data_V24_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 262 [1/2] (1.77ns)   --->   "%data_V25_load_2 = load i32* %data_V25_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 263 [1/2] (1.77ns)   --->   "%data_V26_load_2 = load i32* %data_V26_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 264 [1/2] (1.77ns)   --->   "%data_V27_load_2 = load i32* %data_V27_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 265 [1/2] (1.77ns)   --->   "%data_V28_load_2 = load i32* %data_V28_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 266 [1/2] (1.77ns)   --->   "%data_V29_load_2 = load i32* %data_V29_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 267 [1/1] (0.95ns)   --->   "%tmp_48 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_2, i32 %data_V1_load_2, i32 %data_V2_load_2, i32 %data_V3_load_2, i32 %data_V4_load_2, i32 %data_V5_load_2, i32 %data_V6_load_2, i32 %data_V7_load_2, i32 %data_V8_load_2, i32 %data_V9_load_2, i32 %data_V10_load_2, i32 %data_V11_load_2, i32 %data_V12_load_2, i32 %data_V13_load_2, i32 %data_V14_load_2, i32 %data_V15_load_2, i32 %data_V16_load_2, i32 %data_V17_load_2, i32 %data_V18_load_2, i32 %data_V19_load_2, i32 %data_V20_load_2, i32 %data_V21_load_2, i32 %data_V22_load_2, i32 %data_V23_load_2, i32 %data_V24_load_2, i32 %data_V25_load_2, i32 %data_V26_load_2, i32 %data_V27_load_2, i32 %data_V28_load_2, i32 %data_V29_load_2, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [2/2] (1.77ns)   --->   "%data_V_load_3 = load i32* %data_V_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 269 [2/2] (1.77ns)   --->   "%data_V1_load_3 = load i32* %data_V1_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 270 [2/2] (1.77ns)   --->   "%data_V2_load_3 = load i32* %data_V2_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 271 [2/2] (1.77ns)   --->   "%data_V3_load_3 = load i32* %data_V3_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 272 [2/2] (1.77ns)   --->   "%data_V4_load_3 = load i32* %data_V4_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 273 [2/2] (1.77ns)   --->   "%data_V5_load_3 = load i32* %data_V5_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 274 [2/2] (1.77ns)   --->   "%data_V6_load_3 = load i32* %data_V6_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 275 [2/2] (1.77ns)   --->   "%data_V7_load_3 = load i32* %data_V7_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 276 [2/2] (1.77ns)   --->   "%data_V8_load_3 = load i32* %data_V8_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 277 [2/2] (1.77ns)   --->   "%data_V9_load_3 = load i32* %data_V9_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 278 [2/2] (1.77ns)   --->   "%data_V10_load_3 = load i32* %data_V10_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 279 [2/2] (1.77ns)   --->   "%data_V11_load_3 = load i32* %data_V11_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 280 [2/2] (1.77ns)   --->   "%data_V12_load_3 = load i32* %data_V12_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 281 [2/2] (1.77ns)   --->   "%data_V13_load_3 = load i32* %data_V13_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 282 [2/2] (1.77ns)   --->   "%data_V14_load_3 = load i32* %data_V14_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 283 [2/2] (1.77ns)   --->   "%data_V15_load_3 = load i32* %data_V15_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 284 [2/2] (1.77ns)   --->   "%data_V16_load_3 = load i32* %data_V16_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 285 [2/2] (1.77ns)   --->   "%data_V17_load_3 = load i32* %data_V17_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 286 [2/2] (1.77ns)   --->   "%data_V18_load_3 = load i32* %data_V18_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 287 [2/2] (1.77ns)   --->   "%data_V19_load_3 = load i32* %data_V19_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 288 [2/2] (1.77ns)   --->   "%data_V20_load_3 = load i32* %data_V20_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 289 [2/2] (1.77ns)   --->   "%data_V21_load_3 = load i32* %data_V21_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 290 [2/2] (1.77ns)   --->   "%data_V22_load_3 = load i32* %data_V22_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 291 [2/2] (1.77ns)   --->   "%data_V23_load_3 = load i32* %data_V23_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 292 [2/2] (1.77ns)   --->   "%data_V24_load_3 = load i32* %data_V24_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 293 [2/2] (1.77ns)   --->   "%data_V25_load_3 = load i32* %data_V25_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 294 [2/2] (1.77ns)   --->   "%data_V26_load_3 = load i32* %data_V26_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 295 [2/2] (1.77ns)   --->   "%data_V27_load_3 = load i32* %data_V27_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 296 [2/2] (1.77ns)   --->   "%data_V28_load_3 = load i32* %data_V28_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 297 [2/2] (1.77ns)   --->   "%data_V29_load_3 = load i32* %data_V29_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 298 [2/2] (1.77ns)   --->   "%data_V_load_4 = load i32* %data_V_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 299 [2/2] (1.77ns)   --->   "%data_V1_load_4 = load i32* %data_V1_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 300 [2/2] (1.77ns)   --->   "%data_V2_load_4 = load i32* %data_V2_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 301 [2/2] (1.77ns)   --->   "%data_V3_load_4 = load i32* %data_V3_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 302 [2/2] (1.77ns)   --->   "%data_V4_load_4 = load i32* %data_V4_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 303 [2/2] (1.77ns)   --->   "%data_V5_load_4 = load i32* %data_V5_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 304 [2/2] (1.77ns)   --->   "%data_V6_load_4 = load i32* %data_V6_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 305 [2/2] (1.77ns)   --->   "%data_V7_load_4 = load i32* %data_V7_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 306 [2/2] (1.77ns)   --->   "%data_V8_load_4 = load i32* %data_V8_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 307 [2/2] (1.77ns)   --->   "%data_V9_load_4 = load i32* %data_V9_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 308 [2/2] (1.77ns)   --->   "%data_V10_load_4 = load i32* %data_V10_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 309 [2/2] (1.77ns)   --->   "%data_V11_load_4 = load i32* %data_V11_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 310 [2/2] (1.77ns)   --->   "%data_V12_load_4 = load i32* %data_V12_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 311 [2/2] (1.77ns)   --->   "%data_V13_load_4 = load i32* %data_V13_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 312 [2/2] (1.77ns)   --->   "%data_V14_load_4 = load i32* %data_V14_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 313 [2/2] (1.77ns)   --->   "%data_V15_load_4 = load i32* %data_V15_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 314 [2/2] (1.77ns)   --->   "%data_V16_load_4 = load i32* %data_V16_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 315 [2/2] (1.77ns)   --->   "%data_V17_load_4 = load i32* %data_V17_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 316 [2/2] (1.77ns)   --->   "%data_V18_load_4 = load i32* %data_V18_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 317 [2/2] (1.77ns)   --->   "%data_V19_load_4 = load i32* %data_V19_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 318 [2/2] (1.77ns)   --->   "%data_V20_load_4 = load i32* %data_V20_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 319 [2/2] (1.77ns)   --->   "%data_V21_load_4 = load i32* %data_V21_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 320 [2/2] (1.77ns)   --->   "%data_V22_load_4 = load i32* %data_V22_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 321 [2/2] (1.77ns)   --->   "%data_V23_load_4 = load i32* %data_V23_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 322 [2/2] (1.77ns)   --->   "%data_V24_load_4 = load i32* %data_V24_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 323 [2/2] (1.77ns)   --->   "%data_V25_load_4 = load i32* %data_V25_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 324 [2/2] (1.77ns)   --->   "%data_V26_load_4 = load i32* %data_V26_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 325 [2/2] (1.77ns)   --->   "%data_V27_load_4 = load i32* %data_V27_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 326 [2/2] (1.77ns)   --->   "%data_V28_load_4 = load i32* %data_V28_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_3 : Operation 327 [2/2] (1.77ns)   --->   "%data_V29_load_4 = load i32* %data_V29_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>

 <State 4> : 3.33ns
ST_4 : Operation 328 [1/1] (1.36ns)   --->   "%tmp_20 = add i13 5, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i13 %tmp_20 to i64"
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%data_V_addr_5 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 331 [1/1] (1.36ns)   --->   "%tmp_21 = add i13 6, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i13 %tmp_21 to i64"
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%data_V_addr_6 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%data_V1_addr_5 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%data_V1_addr_6 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%data_V2_addr_5 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%data_V2_addr_6 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%data_V3_addr_5 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%data_V3_addr_6 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%data_V4_addr_5 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%data_V4_addr_6 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%data_V5_addr_5 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%data_V5_addr_6 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%data_V6_addr_5 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%data_V6_addr_6 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%data_V7_addr_5 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%data_V7_addr_6 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%data_V8_addr_5 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%data_V8_addr_6 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%data_V9_addr_5 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%data_V9_addr_6 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%data_V10_addr_5 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%data_V10_addr_6 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%data_V11_addr_5 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%data_V11_addr_6 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%data_V12_addr_5 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%data_V12_addr_6 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%data_V13_addr_5 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%data_V13_addr_6 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%data_V14_addr_5 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%data_V14_addr_6 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%data_V15_addr_5 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%data_V15_addr_6 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%data_V16_addr_5 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%data_V16_addr_6 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%data_V17_addr_5 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%data_V17_addr_6 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%data_V18_addr_5 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%data_V18_addr_6 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%data_V19_addr_5 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%data_V19_addr_6 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%data_V20_addr_5 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%data_V20_addr_6 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%data_V21_addr_5 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%data_V21_addr_6 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%data_V22_addr_5 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%data_V22_addr_6 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%data_V23_addr_5 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%data_V23_addr_6 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%data_V24_addr_5 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%data_V24_addr_6 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%data_V25_addr_5 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%data_V25_addr_6 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%data_V26_addr_5 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%data_V26_addr_6 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%data_V27_addr_5 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%data_V27_addr_6 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%data_V28_addr_5 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%data_V28_addr_6 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%data_V29_addr_5 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_21_cast"
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%data_V29_addr_6 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_22_cast"
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%OP1_V_1_cast3 = sext i32 %tmp_36 to i49" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%OP1_V_1_cast4 = sext i32 %tmp_36 to i46" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%OP1_V_1_cast5 = sext i32 %tmp_36 to i47" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%OP1_V_1_cast6 = sext i32 %tmp_36 to i45" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%OP1_V_1_cast7 = sext i32 %tmp_36 to i50" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%OP1_V_1_cast8 = sext i32 %tmp_36 to i48" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i32 %tmp_36 to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 399 [3/3] (3.33ns)   --->   "%p_Val2_1 = mul i44 2518, %OP1_V_1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [3/3] (3.33ns)   --->   "%p_Val2_1_1 = mul i48 42507, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [3/3] (3.33ns)   --->   "%p_Val2_1_2 = mul i44 -1996, %OP1_V_1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [3/3] (3.33ns)   --->   "%p_Val2_1_3 = mul i50 -163225, %OP1_V_1_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [3/3] (3.33ns)   --->   "%p_Val2_1_4 = mul i45 -6936, %OP1_V_1_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [3/3] (3.33ns)   --->   "%p_Val2_1_5 = mul i47 17312, %OP1_V_1_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [3/3] (3.33ns)   --->   "%p_Val2_1_6 = mul i47 -23258, %OP1_V_1_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [3/3] (3.33ns)   --->   "%p_Val2_1_7 = mul i46 9931, %OP1_V_1_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [3/3] (3.33ns)   --->   "%p_Val2_1_8 = mul i45 4463, %OP1_V_1_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [3/3] (3.33ns)   --->   "%p_Val2_1_9 = mul i46 8358, %OP1_V_1_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [3/3] (3.33ns)   --->   "%p_Val2_1_s = mul i49 -119027, %OP1_V_1_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [3/3] (3.33ns)   --->   "%p_Val2_1_10 = mul i44 1761, %OP1_V_1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [3/3] (3.33ns)   --->   "%p_Val2_1_11 = mul i48 53350, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [3/3] (3.33ns)   --->   "%p_Val2_1_12 = mul i48 44017, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [3/3] (3.33ns)   --->   "%p_Val2_1_13 = mul i48 49066, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%OP1_V_2_cast6 = sext i32 %tmp_48 to i48" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%OP1_V_2_cast7 = sext i32 %tmp_48 to i46" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %tmp_48 to i50" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 417 [3/3] (3.33ns)   --->   "%p_Val2_2 = mul i50 -666690, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [3/3] (3.33ns)   --->   "%p_Val2_2_1 = mul i50 -259238, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [3/3] (3.33ns)   --->   "%p_Val2_2_2 = mul i46 -9444, %OP1_V_2_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [3/3] (3.33ns)   --->   "%p_Val2_2_3 = mul i50 4418398, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [3/3] (3.33ns)   --->   "%p_Val2_2_4 = mul i50 359202, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [3/3] (3.33ns)   --->   "%p_Val2_2_5 = mul i48 46501, %OP1_V_2_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [3/3] (3.33ns)   --->   "%p_Val2_2_6 = mul i50 373238, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [3/3] (3.33ns)   --->   "%p_Val2_2_7 = mul i46 10016, %OP1_V_2_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [3/3] (3.33ns)   --->   "%p_Val2_2_8 = mul i50 205864, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [3/3] (3.33ns)   --->   "%p_Val2_2_9 = mul i50 232039, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [3/3] (3.33ns)   --->   "%p_Val2_2_s = mul i50 2523457, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [3/3] (3.33ns)   --->   "%p_Val2_2_10 = mul i50 -5433217, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [3/3] (3.33ns)   --->   "%p_Val2_2_11 = mul i50 -926562, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [3/3] (3.33ns)   --->   "%p_Val2_2_12 = mul i50 -187607, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [3/3] (3.33ns)   --->   "%p_Val2_2_13 = mul i50 -911667, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/2] (1.77ns)   --->   "%data_V_load_3 = load i32* %data_V_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 433 [1/2] (1.77ns)   --->   "%data_V1_load_3 = load i32* %data_V1_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 434 [1/2] (1.77ns)   --->   "%data_V2_load_3 = load i32* %data_V2_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 435 [1/2] (1.77ns)   --->   "%data_V3_load_3 = load i32* %data_V3_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 436 [1/2] (1.77ns)   --->   "%data_V4_load_3 = load i32* %data_V4_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 437 [1/2] (1.77ns)   --->   "%data_V5_load_3 = load i32* %data_V5_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 438 [1/2] (1.77ns)   --->   "%data_V6_load_3 = load i32* %data_V6_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 439 [1/2] (1.77ns)   --->   "%data_V7_load_3 = load i32* %data_V7_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 440 [1/2] (1.77ns)   --->   "%data_V8_load_3 = load i32* %data_V8_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 441 [1/2] (1.77ns)   --->   "%data_V9_load_3 = load i32* %data_V9_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 442 [1/2] (1.77ns)   --->   "%data_V10_load_3 = load i32* %data_V10_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 443 [1/2] (1.77ns)   --->   "%data_V11_load_3 = load i32* %data_V11_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 444 [1/2] (1.77ns)   --->   "%data_V12_load_3 = load i32* %data_V12_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 445 [1/2] (1.77ns)   --->   "%data_V13_load_3 = load i32* %data_V13_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 446 [1/2] (1.77ns)   --->   "%data_V14_load_3 = load i32* %data_V14_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 447 [1/2] (1.77ns)   --->   "%data_V15_load_3 = load i32* %data_V15_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 448 [1/2] (1.77ns)   --->   "%data_V16_load_3 = load i32* %data_V16_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 449 [1/2] (1.77ns)   --->   "%data_V17_load_3 = load i32* %data_V17_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 450 [1/2] (1.77ns)   --->   "%data_V18_load_3 = load i32* %data_V18_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 451 [1/2] (1.77ns)   --->   "%data_V19_load_3 = load i32* %data_V19_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 452 [1/2] (1.77ns)   --->   "%data_V20_load_3 = load i32* %data_V20_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 453 [1/2] (1.77ns)   --->   "%data_V21_load_3 = load i32* %data_V21_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 454 [1/2] (1.77ns)   --->   "%data_V22_load_3 = load i32* %data_V22_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 455 [1/2] (1.77ns)   --->   "%data_V23_load_3 = load i32* %data_V23_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 456 [1/2] (1.77ns)   --->   "%data_V24_load_3 = load i32* %data_V24_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 457 [1/2] (1.77ns)   --->   "%data_V25_load_3 = load i32* %data_V25_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 458 [1/2] (1.77ns)   --->   "%data_V26_load_3 = load i32* %data_V26_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 459 [1/2] (1.77ns)   --->   "%data_V27_load_3 = load i32* %data_V27_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 460 [1/2] (1.77ns)   --->   "%data_V28_load_3 = load i32* %data_V28_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 461 [1/2] (1.77ns)   --->   "%data_V29_load_3 = load i32* %data_V29_addr_3, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 462 [1/1] (0.95ns)   --->   "%tmp_52 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_3, i32 %data_V1_load_3, i32 %data_V2_load_3, i32 %data_V3_load_3, i32 %data_V4_load_3, i32 %data_V5_load_3, i32 %data_V6_load_3, i32 %data_V7_load_3, i32 %data_V8_load_3, i32 %data_V9_load_3, i32 %data_V10_load_3, i32 %data_V11_load_3, i32 %data_V12_load_3, i32 %data_V13_load_3, i32 %data_V14_load_3, i32 %data_V15_load_3, i32 %data_V16_load_3, i32 %data_V17_load_3, i32 %data_V18_load_3, i32 %data_V19_load_3, i32 %data_V20_load_3, i32 %data_V21_load_3, i32 %data_V22_load_3, i32 %data_V23_load_3, i32 %data_V24_load_3, i32 %data_V25_load_3, i32 %data_V26_load_3, i32 %data_V27_load_3, i32 %data_V28_load_3, i32 %data_V29_load_3, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/2] (1.77ns)   --->   "%data_V_load_4 = load i32* %data_V_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 464 [1/2] (1.77ns)   --->   "%data_V1_load_4 = load i32* %data_V1_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 465 [1/2] (1.77ns)   --->   "%data_V2_load_4 = load i32* %data_V2_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 466 [1/2] (1.77ns)   --->   "%data_V3_load_4 = load i32* %data_V3_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 467 [1/2] (1.77ns)   --->   "%data_V4_load_4 = load i32* %data_V4_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 468 [1/2] (1.77ns)   --->   "%data_V5_load_4 = load i32* %data_V5_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 469 [1/2] (1.77ns)   --->   "%data_V6_load_4 = load i32* %data_V6_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 470 [1/2] (1.77ns)   --->   "%data_V7_load_4 = load i32* %data_V7_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 471 [1/2] (1.77ns)   --->   "%data_V8_load_4 = load i32* %data_V8_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 472 [1/2] (1.77ns)   --->   "%data_V9_load_4 = load i32* %data_V9_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 473 [1/2] (1.77ns)   --->   "%data_V10_load_4 = load i32* %data_V10_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 474 [1/2] (1.77ns)   --->   "%data_V11_load_4 = load i32* %data_V11_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 475 [1/2] (1.77ns)   --->   "%data_V12_load_4 = load i32* %data_V12_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 476 [1/2] (1.77ns)   --->   "%data_V13_load_4 = load i32* %data_V13_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 477 [1/2] (1.77ns)   --->   "%data_V14_load_4 = load i32* %data_V14_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 478 [1/2] (1.77ns)   --->   "%data_V15_load_4 = load i32* %data_V15_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 479 [1/2] (1.77ns)   --->   "%data_V16_load_4 = load i32* %data_V16_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 480 [1/2] (1.77ns)   --->   "%data_V17_load_4 = load i32* %data_V17_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 481 [1/2] (1.77ns)   --->   "%data_V18_load_4 = load i32* %data_V18_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 482 [1/2] (1.77ns)   --->   "%data_V19_load_4 = load i32* %data_V19_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 483 [1/2] (1.77ns)   --->   "%data_V20_load_4 = load i32* %data_V20_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 484 [1/2] (1.77ns)   --->   "%data_V21_load_4 = load i32* %data_V21_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 485 [1/2] (1.77ns)   --->   "%data_V22_load_4 = load i32* %data_V22_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 486 [1/2] (1.77ns)   --->   "%data_V23_load_4 = load i32* %data_V23_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 487 [1/2] (1.77ns)   --->   "%data_V24_load_4 = load i32* %data_V24_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 488 [1/2] (1.77ns)   --->   "%data_V25_load_4 = load i32* %data_V25_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 489 [1/2] (1.77ns)   --->   "%data_V26_load_4 = load i32* %data_V26_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 490 [1/2] (1.77ns)   --->   "%data_V27_load_4 = load i32* %data_V27_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 491 [1/2] (1.77ns)   --->   "%data_V28_load_4 = load i32* %data_V28_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 492 [1/2] (1.77ns)   --->   "%data_V29_load_4 = load i32* %data_V29_addr_4, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 493 [1/1] (0.95ns)   --->   "%tmp_68 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_4, i32 %data_V1_load_4, i32 %data_V2_load_4, i32 %data_V3_load_4, i32 %data_V4_load_4, i32 %data_V5_load_4, i32 %data_V6_load_4, i32 %data_V7_load_4, i32 %data_V8_load_4, i32 %data_V9_load_4, i32 %data_V10_load_4, i32 %data_V11_load_4, i32 %data_V12_load_4, i32 %data_V13_load_4, i32 %data_V14_load_4, i32 %data_V15_load_4, i32 %data_V16_load_4, i32 %data_V17_load_4, i32 %data_V18_load_4, i32 %data_V19_load_4, i32 %data_V20_load_4, i32 %data_V21_load_4, i32 %data_V22_load_4, i32 %data_V23_load_4, i32 %data_V24_load_4, i32 %data_V25_load_4, i32 %data_V26_load_4, i32 %data_V27_load_4, i32 %data_V28_load_4, i32 %data_V29_load_4, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [2/2] (1.77ns)   --->   "%data_V_load_5 = load i32* %data_V_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 495 [2/2] (1.77ns)   --->   "%data_V1_load_5 = load i32* %data_V1_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 496 [2/2] (1.77ns)   --->   "%data_V2_load_5 = load i32* %data_V2_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 497 [2/2] (1.77ns)   --->   "%data_V3_load_5 = load i32* %data_V3_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 498 [2/2] (1.77ns)   --->   "%data_V4_load_5 = load i32* %data_V4_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 499 [2/2] (1.77ns)   --->   "%data_V5_load_5 = load i32* %data_V5_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 500 [2/2] (1.77ns)   --->   "%data_V6_load_5 = load i32* %data_V6_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 501 [2/2] (1.77ns)   --->   "%data_V7_load_5 = load i32* %data_V7_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 502 [2/2] (1.77ns)   --->   "%data_V8_load_5 = load i32* %data_V8_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 503 [2/2] (1.77ns)   --->   "%data_V9_load_5 = load i32* %data_V9_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 504 [2/2] (1.77ns)   --->   "%data_V10_load_5 = load i32* %data_V10_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 505 [2/2] (1.77ns)   --->   "%data_V11_load_5 = load i32* %data_V11_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 506 [2/2] (1.77ns)   --->   "%data_V12_load_5 = load i32* %data_V12_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 507 [2/2] (1.77ns)   --->   "%data_V13_load_5 = load i32* %data_V13_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 508 [2/2] (1.77ns)   --->   "%data_V14_load_5 = load i32* %data_V14_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 509 [2/2] (1.77ns)   --->   "%data_V15_load_5 = load i32* %data_V15_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 510 [2/2] (1.77ns)   --->   "%data_V16_load_5 = load i32* %data_V16_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 511 [2/2] (1.77ns)   --->   "%data_V17_load_5 = load i32* %data_V17_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 512 [2/2] (1.77ns)   --->   "%data_V18_load_5 = load i32* %data_V18_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 513 [2/2] (1.77ns)   --->   "%data_V19_load_5 = load i32* %data_V19_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 514 [2/2] (1.77ns)   --->   "%data_V20_load_5 = load i32* %data_V20_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 515 [2/2] (1.77ns)   --->   "%data_V21_load_5 = load i32* %data_V21_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 516 [2/2] (1.77ns)   --->   "%data_V22_load_5 = load i32* %data_V22_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 517 [2/2] (1.77ns)   --->   "%data_V23_load_5 = load i32* %data_V23_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 518 [2/2] (1.77ns)   --->   "%data_V24_load_5 = load i32* %data_V24_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 519 [2/2] (1.77ns)   --->   "%data_V25_load_5 = load i32* %data_V25_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 520 [2/2] (1.77ns)   --->   "%data_V26_load_5 = load i32* %data_V26_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 521 [2/2] (1.77ns)   --->   "%data_V27_load_5 = load i32* %data_V27_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 522 [2/2] (1.77ns)   --->   "%data_V28_load_5 = load i32* %data_V28_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 523 [2/2] (1.77ns)   --->   "%data_V29_load_5 = load i32* %data_V29_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 524 [2/2] (1.77ns)   --->   "%data_V_load_6 = load i32* %data_V_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 525 [2/2] (1.77ns)   --->   "%data_V1_load_6 = load i32* %data_V1_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 526 [2/2] (1.77ns)   --->   "%data_V2_load_6 = load i32* %data_V2_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 527 [2/2] (1.77ns)   --->   "%data_V3_load_6 = load i32* %data_V3_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 528 [2/2] (1.77ns)   --->   "%data_V4_load_6 = load i32* %data_V4_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 529 [2/2] (1.77ns)   --->   "%data_V5_load_6 = load i32* %data_V5_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 530 [2/2] (1.77ns)   --->   "%data_V6_load_6 = load i32* %data_V6_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 531 [2/2] (1.77ns)   --->   "%data_V7_load_6 = load i32* %data_V7_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 532 [2/2] (1.77ns)   --->   "%data_V8_load_6 = load i32* %data_V8_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 533 [2/2] (1.77ns)   --->   "%data_V9_load_6 = load i32* %data_V9_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 534 [2/2] (1.77ns)   --->   "%data_V10_load_6 = load i32* %data_V10_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 535 [2/2] (1.77ns)   --->   "%data_V11_load_6 = load i32* %data_V11_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 536 [2/2] (1.77ns)   --->   "%data_V12_load_6 = load i32* %data_V12_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 537 [2/2] (1.77ns)   --->   "%data_V13_load_6 = load i32* %data_V13_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 538 [2/2] (1.77ns)   --->   "%data_V14_load_6 = load i32* %data_V14_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 539 [2/2] (1.77ns)   --->   "%data_V15_load_6 = load i32* %data_V15_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 540 [2/2] (1.77ns)   --->   "%data_V16_load_6 = load i32* %data_V16_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 541 [2/2] (1.77ns)   --->   "%data_V17_load_6 = load i32* %data_V17_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 542 [2/2] (1.77ns)   --->   "%data_V18_load_6 = load i32* %data_V18_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 543 [2/2] (1.77ns)   --->   "%data_V19_load_6 = load i32* %data_V19_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 544 [2/2] (1.77ns)   --->   "%data_V20_load_6 = load i32* %data_V20_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 545 [2/2] (1.77ns)   --->   "%data_V21_load_6 = load i32* %data_V21_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 546 [2/2] (1.77ns)   --->   "%data_V22_load_6 = load i32* %data_V22_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 547 [2/2] (1.77ns)   --->   "%data_V23_load_6 = load i32* %data_V23_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 548 [2/2] (1.77ns)   --->   "%data_V24_load_6 = load i32* %data_V24_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 549 [2/2] (1.77ns)   --->   "%data_V25_load_6 = load i32* %data_V25_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 550 [2/2] (1.77ns)   --->   "%data_V26_load_6 = load i32* %data_V26_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 551 [2/2] (1.77ns)   --->   "%data_V27_load_6 = load i32* %data_V27_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 552 [2/2] (1.77ns)   --->   "%data_V28_load_6 = load i32* %data_V28_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_4 : Operation 553 [2/2] (1.77ns)   --->   "%data_V29_load_6 = load i32* %data_V29_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>

 <State 5> : 3.33ns
ST_5 : Operation 554 [1/1] (1.36ns)   --->   "%tmp_22 = add i13 7, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i13 %tmp_22 to i64"
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%data_V_addr_7 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 557 [1/1] (1.36ns)   --->   "%tmp_23 = add i13 8, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i13 %tmp_23 to i64"
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%data_V_addr_8 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%data_V1_addr_7 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 561 [1/1] (0.00ns)   --->   "%data_V1_addr_8 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%data_V2_addr_7 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%data_V2_addr_8 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%data_V3_addr_7 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%data_V3_addr_8 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%data_V4_addr_7 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "%data_V4_addr_8 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%data_V5_addr_7 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%data_V5_addr_8 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%data_V6_addr_7 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 571 [1/1] (0.00ns)   --->   "%data_V6_addr_8 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%data_V7_addr_7 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%data_V7_addr_8 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%data_V8_addr_7 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%data_V8_addr_8 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%data_V9_addr_7 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%data_V9_addr_8 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%data_V10_addr_7 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%data_V10_addr_8 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%data_V11_addr_7 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 581 [1/1] (0.00ns)   --->   "%data_V11_addr_8 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%data_V12_addr_7 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%data_V12_addr_8 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%data_V13_addr_7 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%data_V13_addr_8 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%data_V14_addr_7 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%data_V14_addr_8 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%data_V15_addr_7 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%data_V15_addr_8 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%data_V16_addr_7 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%data_V16_addr_8 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%data_V17_addr_7 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%data_V17_addr_8 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%data_V18_addr_7 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%data_V18_addr_8 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "%data_V19_addr_7 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%data_V19_addr_8 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%data_V20_addr_7 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%data_V20_addr_8 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%data_V21_addr_7 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 601 [1/1] (0.00ns)   --->   "%data_V21_addr_8 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%data_V22_addr_7 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "%data_V22_addr_8 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%data_V23_addr_7 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%data_V23_addr_8 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "%data_V24_addr_7 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "%data_V24_addr_8 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 608 [1/1] (0.00ns)   --->   "%data_V25_addr_7 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%data_V25_addr_8 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%data_V26_addr_7 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "%data_V26_addr_8 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 612 [1/1] (0.00ns)   --->   "%data_V27_addr_7 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%data_V27_addr_8 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%data_V28_addr_7 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "%data_V28_addr_8 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 616 [1/1] (0.00ns)   --->   "%data_V29_addr_7 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_23_cast"
ST_5 : Operation 617 [1/1] (0.00ns)   --->   "%data_V29_addr_8 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_24_cast"
ST_5 : Operation 618 [2/3] (3.33ns)   --->   "%p_Val2_1 = mul i44 2518, %OP1_V_1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 619 [2/3] (3.33ns)   --->   "%p_Val2_1_1 = mul i48 42507, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 620 [2/3] (3.33ns)   --->   "%p_Val2_1_2 = mul i44 -1996, %OP1_V_1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 621 [2/3] (3.33ns)   --->   "%p_Val2_1_3 = mul i50 -163225, %OP1_V_1_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 622 [2/3] (3.33ns)   --->   "%p_Val2_1_4 = mul i45 -6936, %OP1_V_1_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 623 [2/3] (3.33ns)   --->   "%p_Val2_1_5 = mul i47 17312, %OP1_V_1_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 624 [2/3] (3.33ns)   --->   "%p_Val2_1_6 = mul i47 -23258, %OP1_V_1_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 625 [2/3] (3.33ns)   --->   "%p_Val2_1_7 = mul i46 9931, %OP1_V_1_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 626 [2/3] (3.33ns)   --->   "%p_Val2_1_8 = mul i45 4463, %OP1_V_1_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 627 [2/3] (3.33ns)   --->   "%p_Val2_1_9 = mul i46 8358, %OP1_V_1_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 628 [2/3] (3.33ns)   --->   "%p_Val2_1_s = mul i49 -119027, %OP1_V_1_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 629 [2/3] (3.33ns)   --->   "%p_Val2_1_10 = mul i44 1761, %OP1_V_1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 630 [2/3] (3.33ns)   --->   "%p_Val2_1_11 = mul i48 53350, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 631 [2/3] (3.33ns)   --->   "%p_Val2_1_12 = mul i48 44017, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 632 [2/3] (3.33ns)   --->   "%p_Val2_1_13 = mul i48 49066, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 633 [2/3] (3.33ns)   --->   "%p_Val2_2 = mul i50 -666690, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 634 [2/3] (3.33ns)   --->   "%p_Val2_2_1 = mul i50 -259238, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 635 [2/3] (3.33ns)   --->   "%p_Val2_2_2 = mul i46 -9444, %OP1_V_2_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 636 [2/3] (3.33ns)   --->   "%p_Val2_2_3 = mul i50 4418398, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [2/3] (3.33ns)   --->   "%p_Val2_2_4 = mul i50 359202, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 638 [2/3] (3.33ns)   --->   "%p_Val2_2_5 = mul i48 46501, %OP1_V_2_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 639 [2/3] (3.33ns)   --->   "%p_Val2_2_6 = mul i50 373238, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 640 [2/3] (3.33ns)   --->   "%p_Val2_2_7 = mul i46 10016, %OP1_V_2_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [2/3] (3.33ns)   --->   "%p_Val2_2_8 = mul i50 205864, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 642 [2/3] (3.33ns)   --->   "%p_Val2_2_9 = mul i50 232039, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 643 [2/3] (3.33ns)   --->   "%p_Val2_2_s = mul i50 2523457, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 644 [2/3] (3.33ns)   --->   "%p_Val2_2_10 = mul i50 -5433217, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 645 [2/3] (3.33ns)   --->   "%p_Val2_2_11 = mul i50 -926562, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 646 [2/3] (3.33ns)   --->   "%p_Val2_2_12 = mul i50 -187607, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 647 [2/3] (3.33ns)   --->   "%p_Val2_2_13 = mul i50 -911667, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%OP1_V_3_cast5 = sext i32 %tmp_52 to i39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%OP1_V_3_cast6 = sext i32 %tmp_52 to i42" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%OP1_V_3_cast7 = sext i32 %tmp_52 to i45" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "%OP1_V_3_cast8 = sext i32 %tmp_52 to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%OP1_V_3_cast9 = sext i32 %tmp_52 to i40" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %tmp_52 to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 654 [3/3] (3.33ns)   --->   "%p_Val2_3 = mul i44 -3215, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 655 [3/3] (3.33ns)   --->   "%p_Val2_3_1 = mul i44 1045, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 656 [3/3] (3.33ns)   --->   "%p_Val2_3_2 = mul i40 95, %OP1_V_3_cast9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 657 [3/3] (3.33ns)   --->   "%p_Val2_3_3 = mul i43 634, %OP1_V_3_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 658 [3/3] (3.33ns)   --->   "%p_Val2_3_4 = mul i44 -3606, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 659 [3/3] (3.33ns)   --->   "%p_Val2_3_5 = mul i45 5360, %OP1_V_3_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 660 [3/3] (3.33ns)   --->   "%p_Val2_3_6 = mul i44 2850, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 661 [3/3] (3.33ns)   --->   "%p_Val2_3_7 = mul i44 -2920, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 662 [3/3] (3.33ns)   --->   "%p_Val2_3_8 = mul i44 -2253, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 663 [3/3] (3.33ns)   --->   "%p_Val2_3_9 = mul i44 3470, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 664 [3/3] (3.33ns)   --->   "%p_Val2_3_s = mul i44 1331, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 665 [3/3] (3.33ns)   --->   "%p_Val2_3_10 = mul i45 4971, %OP1_V_3_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 666 [3/3] (3.33ns)   --->   "%p_Val2_3_11 = mul i42 -354, %OP1_V_3_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 667 [3/3] (3.33ns)   --->   "%p_Val2_3_12 = mul i44 -1371, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 668 [3/3] (3.33ns)   --->   "%p_Val2_3_13 = mul i39 -61, %OP1_V_3_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%OP1_V_4_cast5 = sext i32 %tmp_68 to i41" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "%OP1_V_4_cast6 = sext i32 %tmp_68 to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "%OP1_V_4_cast7 = sext i32 %tmp_68 to i42" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i32 %tmp_68 to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 673 [3/3] (3.33ns)   --->   "%p_Val2_4 = mul i43 -644, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 674 [3/3] (3.33ns)   --->   "%p_Val2_4_1 = mul i42 271, %OP1_V_4_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 675 [3/3] (3.33ns)   --->   "%p_Val2_4_2 = mul i44 -1284, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 676 [3/3] (3.33ns)   --->   "%p_Val2_4_3 = mul i44 -3043, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 677 [3/3] (3.33ns)   --->   "%p_Val2_4_4 = mul i43 -748, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 678 [3/3] (3.33ns)   --->   "%p_Val2_4_5 = mul i42 297, %OP1_V_4_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 679 [3/3] (3.33ns)   --->   "%p_Val2_4_6 = mul i44 -2144, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 680 [3/3] (3.33ns)   --->   "%p_Val2_4_7 = mul i43 812, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 681 [3/3] (3.33ns)   --->   "%p_Val2_4_8 = mul i44 1853, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 682 [3/3] (3.33ns)   --->   "%p_Val2_4_9 = mul i44 1312, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 683 [3/3] (3.33ns)   --->   "%p_Val2_4_s = mul i44 -1912, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 684 [3/3] (3.33ns)   --->   "%p_Val2_4_10 = mul i44 -2420, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 685 [3/3] (3.33ns)   --->   "%p_Val2_4_11 = mul i41 213, %OP1_V_4_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 686 [3/3] (3.33ns)   --->   "%p_Val2_4_12 = mul i44 -2959, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 687 [3/3] (3.33ns)   --->   "%p_Val2_4_13 = mul i43 -872, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 688 [1/2] (1.77ns)   --->   "%data_V_load_5 = load i32* %data_V_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 689 [1/2] (1.77ns)   --->   "%data_V1_load_5 = load i32* %data_V1_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 690 [1/2] (1.77ns)   --->   "%data_V2_load_5 = load i32* %data_V2_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 691 [1/2] (1.77ns)   --->   "%data_V3_load_5 = load i32* %data_V3_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 692 [1/2] (1.77ns)   --->   "%data_V4_load_5 = load i32* %data_V4_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 693 [1/2] (1.77ns)   --->   "%data_V5_load_5 = load i32* %data_V5_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 694 [1/2] (1.77ns)   --->   "%data_V6_load_5 = load i32* %data_V6_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 695 [1/2] (1.77ns)   --->   "%data_V7_load_5 = load i32* %data_V7_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 696 [1/2] (1.77ns)   --->   "%data_V8_load_5 = load i32* %data_V8_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 697 [1/2] (1.77ns)   --->   "%data_V9_load_5 = load i32* %data_V9_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 698 [1/2] (1.77ns)   --->   "%data_V10_load_5 = load i32* %data_V10_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 699 [1/2] (1.77ns)   --->   "%data_V11_load_5 = load i32* %data_V11_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 700 [1/2] (1.77ns)   --->   "%data_V12_load_5 = load i32* %data_V12_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 701 [1/2] (1.77ns)   --->   "%data_V13_load_5 = load i32* %data_V13_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 702 [1/2] (1.77ns)   --->   "%data_V14_load_5 = load i32* %data_V14_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 703 [1/2] (1.77ns)   --->   "%data_V15_load_5 = load i32* %data_V15_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 704 [1/2] (1.77ns)   --->   "%data_V16_load_5 = load i32* %data_V16_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 705 [1/2] (1.77ns)   --->   "%data_V17_load_5 = load i32* %data_V17_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 706 [1/2] (1.77ns)   --->   "%data_V18_load_5 = load i32* %data_V18_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 707 [1/2] (1.77ns)   --->   "%data_V19_load_5 = load i32* %data_V19_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 708 [1/2] (1.77ns)   --->   "%data_V20_load_5 = load i32* %data_V20_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 709 [1/2] (1.77ns)   --->   "%data_V21_load_5 = load i32* %data_V21_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 710 [1/2] (1.77ns)   --->   "%data_V22_load_5 = load i32* %data_V22_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 711 [1/2] (1.77ns)   --->   "%data_V23_load_5 = load i32* %data_V23_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 712 [1/2] (1.77ns)   --->   "%data_V24_load_5 = load i32* %data_V24_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 713 [1/2] (1.77ns)   --->   "%data_V25_load_5 = load i32* %data_V25_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 714 [1/2] (1.77ns)   --->   "%data_V26_load_5 = load i32* %data_V26_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 715 [1/2] (1.77ns)   --->   "%data_V27_load_5 = load i32* %data_V27_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 716 [1/2] (1.77ns)   --->   "%data_V28_load_5 = load i32* %data_V28_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 717 [1/2] (1.77ns)   --->   "%data_V29_load_5 = load i32* %data_V29_addr_5, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 718 [1/1] (0.95ns)   --->   "%tmp_84 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_5, i32 %data_V1_load_5, i32 %data_V2_load_5, i32 %data_V3_load_5, i32 %data_V4_load_5, i32 %data_V5_load_5, i32 %data_V6_load_5, i32 %data_V7_load_5, i32 %data_V8_load_5, i32 %data_V9_load_5, i32 %data_V10_load_5, i32 %data_V11_load_5, i32 %data_V12_load_5, i32 %data_V13_load_5, i32 %data_V14_load_5, i32 %data_V15_load_5, i32 %data_V16_load_5, i32 %data_V17_load_5, i32 %data_V18_load_5, i32 %data_V19_load_5, i32 %data_V20_load_5, i32 %data_V21_load_5, i32 %data_V22_load_5, i32 %data_V23_load_5, i32 %data_V24_load_5, i32 %data_V25_load_5, i32 %data_V26_load_5, i32 %data_V27_load_5, i32 %data_V28_load_5, i32 %data_V29_load_5, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/2] (1.77ns)   --->   "%data_V_load_6 = load i32* %data_V_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 720 [1/2] (1.77ns)   --->   "%data_V1_load_6 = load i32* %data_V1_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 721 [1/2] (1.77ns)   --->   "%data_V2_load_6 = load i32* %data_V2_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 722 [1/2] (1.77ns)   --->   "%data_V3_load_6 = load i32* %data_V3_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 723 [1/2] (1.77ns)   --->   "%data_V4_load_6 = load i32* %data_V4_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 724 [1/2] (1.77ns)   --->   "%data_V5_load_6 = load i32* %data_V5_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 725 [1/2] (1.77ns)   --->   "%data_V6_load_6 = load i32* %data_V6_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 726 [1/2] (1.77ns)   --->   "%data_V7_load_6 = load i32* %data_V7_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 727 [1/2] (1.77ns)   --->   "%data_V8_load_6 = load i32* %data_V8_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 728 [1/2] (1.77ns)   --->   "%data_V9_load_6 = load i32* %data_V9_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 729 [1/2] (1.77ns)   --->   "%data_V10_load_6 = load i32* %data_V10_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 730 [1/2] (1.77ns)   --->   "%data_V11_load_6 = load i32* %data_V11_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 731 [1/2] (1.77ns)   --->   "%data_V12_load_6 = load i32* %data_V12_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 732 [1/2] (1.77ns)   --->   "%data_V13_load_6 = load i32* %data_V13_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 733 [1/2] (1.77ns)   --->   "%data_V14_load_6 = load i32* %data_V14_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 734 [1/2] (1.77ns)   --->   "%data_V15_load_6 = load i32* %data_V15_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 735 [1/2] (1.77ns)   --->   "%data_V16_load_6 = load i32* %data_V16_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 736 [1/2] (1.77ns)   --->   "%data_V17_load_6 = load i32* %data_V17_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 737 [1/2] (1.77ns)   --->   "%data_V18_load_6 = load i32* %data_V18_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 738 [1/2] (1.77ns)   --->   "%data_V19_load_6 = load i32* %data_V19_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 739 [1/2] (1.77ns)   --->   "%data_V20_load_6 = load i32* %data_V20_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 740 [1/2] (1.77ns)   --->   "%data_V21_load_6 = load i32* %data_V21_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 741 [1/2] (1.77ns)   --->   "%data_V22_load_6 = load i32* %data_V22_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 742 [1/2] (1.77ns)   --->   "%data_V23_load_6 = load i32* %data_V23_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 743 [1/2] (1.77ns)   --->   "%data_V24_load_6 = load i32* %data_V24_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 744 [1/2] (1.77ns)   --->   "%data_V25_load_6 = load i32* %data_V25_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 745 [1/2] (1.77ns)   --->   "%data_V26_load_6 = load i32* %data_V26_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 746 [1/2] (1.77ns)   --->   "%data_V27_load_6 = load i32* %data_V27_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 747 [1/2] (1.77ns)   --->   "%data_V28_load_6 = load i32* %data_V28_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 748 [1/2] (1.77ns)   --->   "%data_V29_load_6 = load i32* %data_V29_addr_6, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 749 [1/1] (0.95ns)   --->   "%tmp_100 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_6, i32 %data_V1_load_6, i32 %data_V2_load_6, i32 %data_V3_load_6, i32 %data_V4_load_6, i32 %data_V5_load_6, i32 %data_V6_load_6, i32 %data_V7_load_6, i32 %data_V8_load_6, i32 %data_V9_load_6, i32 %data_V10_load_6, i32 %data_V11_load_6, i32 %data_V12_load_6, i32 %data_V13_load_6, i32 %data_V14_load_6, i32 %data_V15_load_6, i32 %data_V16_load_6, i32 %data_V17_load_6, i32 %data_V18_load_6, i32 %data_V19_load_6, i32 %data_V20_load_6, i32 %data_V21_load_6, i32 %data_V22_load_6, i32 %data_V23_load_6, i32 %data_V24_load_6, i32 %data_V25_load_6, i32 %data_V26_load_6, i32 %data_V27_load_6, i32 %data_V28_load_6, i32 %data_V29_load_6, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_110 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %tmp_100, i32 17, i32 31)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 751 [2/2] (1.77ns)   --->   "%data_V_load_7 = load i32* %data_V_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 752 [2/2] (1.77ns)   --->   "%data_V1_load_7 = load i32* %data_V1_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 753 [2/2] (1.77ns)   --->   "%data_V2_load_7 = load i32* %data_V2_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 754 [2/2] (1.77ns)   --->   "%data_V3_load_7 = load i32* %data_V3_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 755 [2/2] (1.77ns)   --->   "%data_V4_load_7 = load i32* %data_V4_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 756 [2/2] (1.77ns)   --->   "%data_V5_load_7 = load i32* %data_V5_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 757 [2/2] (1.77ns)   --->   "%data_V6_load_7 = load i32* %data_V6_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 758 [2/2] (1.77ns)   --->   "%data_V7_load_7 = load i32* %data_V7_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 759 [2/2] (1.77ns)   --->   "%data_V8_load_7 = load i32* %data_V8_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 760 [2/2] (1.77ns)   --->   "%data_V9_load_7 = load i32* %data_V9_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 761 [2/2] (1.77ns)   --->   "%data_V10_load_7 = load i32* %data_V10_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 762 [2/2] (1.77ns)   --->   "%data_V11_load_7 = load i32* %data_V11_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 763 [2/2] (1.77ns)   --->   "%data_V12_load_7 = load i32* %data_V12_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 764 [2/2] (1.77ns)   --->   "%data_V13_load_7 = load i32* %data_V13_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 765 [2/2] (1.77ns)   --->   "%data_V14_load_7 = load i32* %data_V14_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 766 [2/2] (1.77ns)   --->   "%data_V15_load_7 = load i32* %data_V15_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 767 [2/2] (1.77ns)   --->   "%data_V16_load_7 = load i32* %data_V16_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 768 [2/2] (1.77ns)   --->   "%data_V17_load_7 = load i32* %data_V17_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 769 [2/2] (1.77ns)   --->   "%data_V18_load_7 = load i32* %data_V18_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 770 [2/2] (1.77ns)   --->   "%data_V19_load_7 = load i32* %data_V19_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 771 [2/2] (1.77ns)   --->   "%data_V20_load_7 = load i32* %data_V20_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 772 [2/2] (1.77ns)   --->   "%data_V21_load_7 = load i32* %data_V21_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 773 [2/2] (1.77ns)   --->   "%data_V22_load_7 = load i32* %data_V22_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 774 [2/2] (1.77ns)   --->   "%data_V23_load_7 = load i32* %data_V23_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 775 [2/2] (1.77ns)   --->   "%data_V24_load_7 = load i32* %data_V24_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 776 [2/2] (1.77ns)   --->   "%data_V25_load_7 = load i32* %data_V25_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 777 [2/2] (1.77ns)   --->   "%data_V26_load_7 = load i32* %data_V26_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 778 [2/2] (1.77ns)   --->   "%data_V27_load_7 = load i32* %data_V27_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 779 [2/2] (1.77ns)   --->   "%data_V28_load_7 = load i32* %data_V28_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 780 [2/2] (1.77ns)   --->   "%data_V29_load_7 = load i32* %data_V29_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 781 [2/2] (1.77ns)   --->   "%data_V_load_8 = load i32* %data_V_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 782 [2/2] (1.77ns)   --->   "%data_V1_load_8 = load i32* %data_V1_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 783 [2/2] (1.77ns)   --->   "%data_V2_load_8 = load i32* %data_V2_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 784 [2/2] (1.77ns)   --->   "%data_V3_load_8 = load i32* %data_V3_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 785 [2/2] (1.77ns)   --->   "%data_V4_load_8 = load i32* %data_V4_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 786 [2/2] (1.77ns)   --->   "%data_V5_load_8 = load i32* %data_V5_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 787 [2/2] (1.77ns)   --->   "%data_V6_load_8 = load i32* %data_V6_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 788 [2/2] (1.77ns)   --->   "%data_V7_load_8 = load i32* %data_V7_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 789 [2/2] (1.77ns)   --->   "%data_V8_load_8 = load i32* %data_V8_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 790 [2/2] (1.77ns)   --->   "%data_V9_load_8 = load i32* %data_V9_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 791 [2/2] (1.77ns)   --->   "%data_V10_load_8 = load i32* %data_V10_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 792 [2/2] (1.77ns)   --->   "%data_V11_load_8 = load i32* %data_V11_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 793 [2/2] (1.77ns)   --->   "%data_V12_load_8 = load i32* %data_V12_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 794 [2/2] (1.77ns)   --->   "%data_V13_load_8 = load i32* %data_V13_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 795 [2/2] (1.77ns)   --->   "%data_V14_load_8 = load i32* %data_V14_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 796 [2/2] (1.77ns)   --->   "%data_V15_load_8 = load i32* %data_V15_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 797 [2/2] (1.77ns)   --->   "%data_V16_load_8 = load i32* %data_V16_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 798 [2/2] (1.77ns)   --->   "%data_V17_load_8 = load i32* %data_V17_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 799 [2/2] (1.77ns)   --->   "%data_V18_load_8 = load i32* %data_V18_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 800 [2/2] (1.77ns)   --->   "%data_V19_load_8 = load i32* %data_V19_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 801 [2/2] (1.77ns)   --->   "%data_V20_load_8 = load i32* %data_V20_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 802 [2/2] (1.77ns)   --->   "%data_V21_load_8 = load i32* %data_V21_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 803 [2/2] (1.77ns)   --->   "%data_V22_load_8 = load i32* %data_V22_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 804 [2/2] (1.77ns)   --->   "%data_V23_load_8 = load i32* %data_V23_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 805 [2/2] (1.77ns)   --->   "%data_V24_load_8 = load i32* %data_V24_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 806 [2/2] (1.77ns)   --->   "%data_V25_load_8 = load i32* %data_V25_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 807 [2/2] (1.77ns)   --->   "%data_V26_load_8 = load i32* %data_V26_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 808 [2/2] (1.77ns)   --->   "%data_V27_load_8 = load i32* %data_V27_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 809 [2/2] (1.77ns)   --->   "%data_V28_load_8 = load i32* %data_V28_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_5 : Operation 810 [2/2] (1.77ns)   --->   "%data_V29_load_8 = load i32* %data_V29_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>

 <State 6> : 3.33ns
ST_6 : Operation 811 [1/1] (1.36ns)   --->   "%tmp_24 = add i13 9, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i13 %tmp_24 to i64"
ST_6 : Operation 813 [1/1] (0.00ns)   --->   "%data_V_addr_9 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 814 [1/1] (1.36ns)   --->   "%tmp_25 = add i13 10, %tmp_6"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i13 %tmp_25 to i64"
ST_6 : Operation 816 [1/1] (0.00ns)   --->   "%data_V_addr_10 = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 817 [1/1] (0.00ns)   --->   "%data_V1_addr_9 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 818 [1/1] (0.00ns)   --->   "%data_V1_addr_10 = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 819 [1/1] (0.00ns)   --->   "%data_V2_addr_9 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 820 [1/1] (0.00ns)   --->   "%data_V2_addr_10 = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 821 [1/1] (0.00ns)   --->   "%data_V3_addr_9 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 822 [1/1] (0.00ns)   --->   "%data_V3_addr_10 = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 823 [1/1] (0.00ns)   --->   "%data_V4_addr_9 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 824 [1/1] (0.00ns)   --->   "%data_V4_addr_10 = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 825 [1/1] (0.00ns)   --->   "%data_V5_addr_9 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 826 [1/1] (0.00ns)   --->   "%data_V5_addr_10 = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 827 [1/1] (0.00ns)   --->   "%data_V6_addr_9 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 828 [1/1] (0.00ns)   --->   "%data_V6_addr_10 = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 829 [1/1] (0.00ns)   --->   "%data_V7_addr_9 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 830 [1/1] (0.00ns)   --->   "%data_V7_addr_10 = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 831 [1/1] (0.00ns)   --->   "%data_V8_addr_9 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%data_V8_addr_10 = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 833 [1/1] (0.00ns)   --->   "%data_V9_addr_9 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 834 [1/1] (0.00ns)   --->   "%data_V9_addr_10 = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 835 [1/1] (0.00ns)   --->   "%data_V10_addr_9 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 836 [1/1] (0.00ns)   --->   "%data_V10_addr_10 = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 837 [1/1] (0.00ns)   --->   "%data_V11_addr_9 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 838 [1/1] (0.00ns)   --->   "%data_V11_addr_10 = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 839 [1/1] (0.00ns)   --->   "%data_V12_addr_9 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 840 [1/1] (0.00ns)   --->   "%data_V12_addr_10 = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 841 [1/1] (0.00ns)   --->   "%data_V13_addr_9 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 842 [1/1] (0.00ns)   --->   "%data_V13_addr_10 = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 843 [1/1] (0.00ns)   --->   "%data_V14_addr_9 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 844 [1/1] (0.00ns)   --->   "%data_V14_addr_10 = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 845 [1/1] (0.00ns)   --->   "%data_V15_addr_9 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 846 [1/1] (0.00ns)   --->   "%data_V15_addr_10 = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 847 [1/1] (0.00ns)   --->   "%data_V16_addr_9 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 848 [1/1] (0.00ns)   --->   "%data_V16_addr_10 = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 849 [1/1] (0.00ns)   --->   "%data_V17_addr_9 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 850 [1/1] (0.00ns)   --->   "%data_V17_addr_10 = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 851 [1/1] (0.00ns)   --->   "%data_V18_addr_9 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 852 [1/1] (0.00ns)   --->   "%data_V18_addr_10 = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 853 [1/1] (0.00ns)   --->   "%data_V19_addr_9 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 854 [1/1] (0.00ns)   --->   "%data_V19_addr_10 = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 855 [1/1] (0.00ns)   --->   "%data_V20_addr_9 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 856 [1/1] (0.00ns)   --->   "%data_V20_addr_10 = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 857 [1/1] (0.00ns)   --->   "%data_V21_addr_9 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 858 [1/1] (0.00ns)   --->   "%data_V21_addr_10 = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 859 [1/1] (0.00ns)   --->   "%data_V22_addr_9 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 860 [1/1] (0.00ns)   --->   "%data_V22_addr_10 = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 861 [1/1] (0.00ns)   --->   "%data_V23_addr_9 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 862 [1/1] (0.00ns)   --->   "%data_V23_addr_10 = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 863 [1/1] (0.00ns)   --->   "%data_V24_addr_9 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 864 [1/1] (0.00ns)   --->   "%data_V24_addr_10 = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 865 [1/1] (0.00ns)   --->   "%data_V25_addr_9 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 866 [1/1] (0.00ns)   --->   "%data_V25_addr_10 = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 867 [1/1] (0.00ns)   --->   "%data_V26_addr_9 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 868 [1/1] (0.00ns)   --->   "%data_V26_addr_10 = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 869 [1/1] (0.00ns)   --->   "%data_V27_addr_9 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 870 [1/1] (0.00ns)   --->   "%data_V27_addr_10 = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 871 [1/1] (0.00ns)   --->   "%data_V28_addr_9 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 872 [1/1] (0.00ns)   --->   "%data_V28_addr_10 = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 873 [1/1] (0.00ns)   --->   "%data_V29_addr_9 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_25_cast"
ST_6 : Operation 874 [1/1] (0.00ns)   --->   "%data_V29_addr_10 = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_26_cast"
ST_6 : Operation 875 [1/3] (3.33ns)   --->   "%p_Val2_1 = mul i44 2518, %OP1_V_1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_37 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_1, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 877 [1/3] (3.33ns)   --->   "%p_Val2_1_1 = mul i48 42507, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_38 = call i30 @_ssdm_op_PartSelect.i30.i48.i32.i32(i48 %p_Val2_1_1, i32 18, i32 47)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 879 [1/3] (3.33ns)   --->   "%p_Val2_1_2 = mul i44 -1996, %OP1_V_1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_10 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_1_2, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 881 [1/3] (3.33ns)   --->   "%p_Val2_1_3 = mul i50 -163225, %OP1_V_1_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 882 [1/1] (0.00ns)   --->   "%mult_1_3_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_1_3, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 883 [1/3] (3.33ns)   --->   "%p_Val2_1_4 = mul i45 -6936, %OP1_V_1_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_39 = call i27 @_ssdm_op_PartSelect.i27.i45.i32.i32(i45 %p_Val2_1_4, i32 18, i32 44)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 885 [1/3] (3.33ns)   --->   "%p_Val2_1_5 = mul i47 17312, %OP1_V_1_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_11 = call i29 @_ssdm_op_PartSelect.i29.i47.i32.i32(i47 %p_Val2_1_5, i32 18, i32 46)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 887 [1/3] (3.33ns)   --->   "%p_Val2_1_6 = mul i47 -23258, %OP1_V_1_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_40 = call i29 @_ssdm_op_PartSelect.i29.i47.i32.i32(i47 %p_Val2_1_6, i32 18, i32 46)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 889 [1/3] (3.33ns)   --->   "%p_Val2_1_7 = mul i46 9931, %OP1_V_1_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_12 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_1_7, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 891 [1/3] (3.33ns)   --->   "%p_Val2_1_8 = mul i45 4463, %OP1_V_1_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_41 = call i27 @_ssdm_op_PartSelect.i27.i45.i32.i32(i45 %p_Val2_1_8, i32 18, i32 44)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 893 [1/3] (3.33ns)   --->   "%p_Val2_1_9 = mul i46 8358, %OP1_V_1_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_42 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_1_9, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 895 [1/3] (3.33ns)   --->   "%p_Val2_1_s = mul i49 -119027, %OP1_V_1_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_43 = call i31 @_ssdm_op_PartSelect.i31.i49.i32.i32(i49 %p_Val2_1_s, i32 18, i32 48)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 897 [1/3] (3.33ns)   --->   "%p_Val2_1_10 = mul i44 1761, %OP1_V_1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_44 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_1_10, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 899 [1/3] (3.33ns)   --->   "%p_Val2_1_11 = mul i48 53350, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_45 = call i30 @_ssdm_op_PartSelect.i30.i48.i32.i32(i48 %p_Val2_1_11, i32 18, i32 47)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 901 [1/3] (3.33ns)   --->   "%p_Val2_1_12 = mul i48 44017, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_46 = call i30 @_ssdm_op_PartSelect.i30.i48.i32.i32(i48 %p_Val2_1_12, i32 18, i32 47)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 903 [1/3] (3.33ns)   --->   "%p_Val2_1_13 = mul i48 49066, %OP1_V_1_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_47 = call i30 @_ssdm_op_PartSelect.i30.i48.i32.i32(i48 %p_Val2_1_13, i32 18, i32 47)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 905 [1/3] (3.33ns)   --->   "%p_Val2_2 = mul i50 -666690, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 906 [1/1] (0.00ns)   --->   "%mult_2_0_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 907 [1/3] (3.33ns)   --->   "%p_Val2_2_1 = mul i50 -259238, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 908 [1/1] (0.00ns)   --->   "%mult_2_1_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_1, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 909 [1/3] (3.33ns)   --->   "%p_Val2_2_2 = mul i46 -9444, %OP1_V_2_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_49 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_2_2, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 911 [1/3] (3.33ns)   --->   "%p_Val2_2_3 = mul i50 4418398, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 912 [1/1] (0.00ns)   --->   "%mult_2_3_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_3, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 913 [1/3] (3.33ns)   --->   "%p_Val2_2_4 = mul i50 359202, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 914 [1/1] (0.00ns)   --->   "%mult_2_4_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_4, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 915 [1/3] (3.33ns)   --->   "%p_Val2_2_5 = mul i48 46501, %OP1_V_2_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_50 = call i30 @_ssdm_op_PartSelect.i30.i48.i32.i32(i48 %p_Val2_2_5, i32 18, i32 47)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 917 [1/3] (3.33ns)   --->   "%p_Val2_2_6 = mul i50 373238, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 918 [1/1] (0.00ns)   --->   "%mult_2_6_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_6, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 919 [1/3] (3.33ns)   --->   "%p_Val2_2_7 = mul i46 10016, %OP1_V_2_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_51 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_2_7, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 921 [1/3] (3.33ns)   --->   "%p_Val2_2_8 = mul i50 205864, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 922 [1/1] (0.00ns)   --->   "%mult_2_8_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_8, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 923 [1/3] (3.33ns)   --->   "%p_Val2_2_9 = mul i50 232039, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 924 [1/1] (0.00ns)   --->   "%mult_2_9_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_9, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 925 [1/3] (3.33ns)   --->   "%p_Val2_2_s = mul i50 2523457, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 926 [1/1] (0.00ns)   --->   "%mult_2_10_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_s, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 927 [1/3] (3.33ns)   --->   "%p_Val2_2_10 = mul i50 -5433217, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 928 [1/1] (0.00ns)   --->   "%mult_2_11_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_10, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 929 [1/3] (3.33ns)   --->   "%p_Val2_2_11 = mul i50 -926562, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 930 [1/1] (0.00ns)   --->   "%mult_2_12_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_11, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 931 [1/3] (3.33ns)   --->   "%p_Val2_2_12 = mul i50 -187607, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 932 [1/1] (0.00ns)   --->   "%mult_2_13_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_12, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 933 [1/3] (3.33ns)   --->   "%p_Val2_2_13 = mul i50 -911667, %OP1_V_2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 934 [1/1] (0.00ns)   --->   "%mult_2_14_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %p_Val2_2_13, i32 18, i32 49)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 935 [2/3] (3.33ns)   --->   "%p_Val2_3 = mul i44 -3215, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 936 [2/3] (3.33ns)   --->   "%p_Val2_3_1 = mul i44 1045, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 937 [2/3] (3.33ns)   --->   "%p_Val2_3_2 = mul i40 95, %OP1_V_3_cast9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 938 [2/3] (3.33ns)   --->   "%p_Val2_3_3 = mul i43 634, %OP1_V_3_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 939 [2/3] (3.33ns)   --->   "%p_Val2_3_4 = mul i44 -3606, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 940 [2/3] (3.33ns)   --->   "%p_Val2_3_5 = mul i45 5360, %OP1_V_3_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 941 [2/3] (3.33ns)   --->   "%p_Val2_3_6 = mul i44 2850, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 942 [2/3] (3.33ns)   --->   "%p_Val2_3_7 = mul i44 -2920, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 943 [2/3] (3.33ns)   --->   "%p_Val2_3_8 = mul i44 -2253, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 944 [2/3] (3.33ns)   --->   "%p_Val2_3_9 = mul i44 3470, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 945 [2/3] (3.33ns)   --->   "%p_Val2_3_s = mul i44 1331, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 946 [2/3] (3.33ns)   --->   "%p_Val2_3_10 = mul i45 4971, %OP1_V_3_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 947 [2/3] (3.33ns)   --->   "%p_Val2_3_11 = mul i42 -354, %OP1_V_3_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 948 [2/3] (3.33ns)   --->   "%p_Val2_3_12 = mul i44 -1371, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 949 [2/3] (3.33ns)   --->   "%p_Val2_3_13 = mul i39 -61, %OP1_V_3_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 950 [2/3] (3.33ns)   --->   "%p_Val2_4 = mul i43 -644, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 951 [2/3] (3.33ns)   --->   "%p_Val2_4_1 = mul i42 271, %OP1_V_4_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 952 [2/3] (3.33ns)   --->   "%p_Val2_4_2 = mul i44 -1284, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 953 [2/3] (3.33ns)   --->   "%p_Val2_4_3 = mul i44 -3043, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 954 [2/3] (3.33ns)   --->   "%p_Val2_4_4 = mul i43 -748, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 955 [2/3] (3.33ns)   --->   "%p_Val2_4_5 = mul i42 297, %OP1_V_4_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 956 [2/3] (3.33ns)   --->   "%p_Val2_4_6 = mul i44 -2144, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 957 [2/3] (3.33ns)   --->   "%p_Val2_4_7 = mul i43 812, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 958 [2/3] (3.33ns)   --->   "%p_Val2_4_8 = mul i44 1853, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 959 [2/3] (3.33ns)   --->   "%p_Val2_4_9 = mul i44 1312, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 960 [2/3] (3.33ns)   --->   "%p_Val2_4_s = mul i44 -1912, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 961 [2/3] (3.33ns)   --->   "%p_Val2_4_10 = mul i44 -2420, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 962 [2/3] (3.33ns)   --->   "%p_Val2_4_11 = mul i41 213, %OP1_V_4_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 963 [2/3] (3.33ns)   --->   "%p_Val2_4_12 = mul i44 -2959, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 964 [2/3] (3.33ns)   --->   "%p_Val2_4_13 = mul i43 -872, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 965 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %tmp_84 to i47" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 966 [1/1] (0.00ns)   --->   "%OP1_V_5_cast2 = sext i32 %tmp_84 to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 967 [1/1] (0.00ns)   --->   "%OP1_V_5_cast3 = sext i32 %tmp_84 to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 968 [1/1] (0.00ns)   --->   "%OP1_V_5_cast4 = sext i32 %tmp_84 to i42" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 969 [3/3] (3.33ns)   --->   "%p_Val2_5 = mul i42 304, %OP1_V_5_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 970 [3/3] (3.33ns)   --->   "%p_Val2_5_1 = mul i44 2130, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 971 [3/3] (3.33ns)   --->   "%p_Val2_5_2 = mul i43 917, %OP1_V_5_cast2" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 972 [3/3] (3.33ns)   --->   "%p_Val2_5_3 = mul i44 -2396, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 973 [3/3] (3.33ns)   --->   "%p_Val2_5_4 = mul i44 1522, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 974 [3/3] (3.33ns)   --->   "%p_Val2_5_5 = mul i44 -1374, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 975 [3/3] (3.33ns)   --->   "%p_Val2_5_6 = mul i43 784, %OP1_V_5_cast2" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 976 [3/3] (3.33ns)   --->   "%p_Val2_5_7 = mul i44 -2260, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 977 [3/3] (3.33ns)   --->   "%p_Val2_5_8 = mul i42 431, %OP1_V_5_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 978 [3/3] (3.33ns)   --->   "%p_Val2_5_9 = mul i44 -1550, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 979 [1/1] (0.00ns)   --->   "%p_shl5 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %tmp_84, i7 0)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 980 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i39 %p_shl5 to i40" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 981 [1/1] (0.00ns)   --->   "%p_shl6 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %tmp_84, i5 0)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 982 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i37 %p_shl6 to i40" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 983 [1/1] (1.55ns)   --->   "%p_Val2_5_s = sub i40 %p_shl5_cast, %p_shl6_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_95 = call i22 @_ssdm_op_PartSelect.i22.i40.i32.i32(i40 %p_Val2_5_s, i32 18, i32 39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 985 [3/3] (3.33ns)   --->   "%p_Val2_5_10 = mul i47 26190, %OP1_V_5_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 986 [3/3] (3.33ns)   --->   "%p_Val2_5_11 = mul i42 454, %OP1_V_5_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 987 [3/3] (3.33ns)   --->   "%p_Val2_5_12 = mul i44 1147, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 988 [3/3] (3.33ns)   --->   "%p_Val2_5_13 = mul i44 1136, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 989 [1/1] (0.00ns)   --->   "%OP1_V_6_cast4 = sext i32 %tmp_100 to i39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 990 [1/1] (0.00ns)   --->   "%OP1_V_6_cast5 = sext i32 %tmp_100 to i48" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 991 [1/1] (0.00ns)   --->   "%OP1_V_6_cast6 = sext i32 %tmp_100 to i41" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 992 [1/1] (0.00ns)   --->   "%OP1_V_6_cast7 = sext i32 %tmp_100 to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 993 [1/1] (0.00ns)   --->   "%OP1_V_6_cast8 = sext i32 %tmp_100 to i37" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 994 [1/1] (0.00ns)   --->   "%OP1_V_6_cast9 = sext i32 %tmp_100 to i42" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 995 [1/1] (0.00ns)   --->   "%OP1_V_6_cast1 = sext i32 %tmp_100 to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 996 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = sext i32 %tmp_100 to i40" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 997 [3/3] (3.33ns)   --->   "%p_Val2_6 = mul i40 -101, %OP1_V_6_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 998 [3/3] (3.33ns)   --->   "%p_Val2_6_1 = mul i43 706, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 999 [3/3] (3.33ns)   --->   "%p_Val2_6_2 = mul i42 -267, %OP1_V_6_cast9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1000 [3/3] (3.33ns)   --->   "%p_Val2_6_3 = mul i40 69, %OP1_V_6_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1001 [3/3] (3.33ns)   --->   "%p_Val2_6_4 = mul i43 785, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1002 [3/3] (3.33ns)   --->   "%p_Val2_6_5 = mul i37 11, %OP1_V_6_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1003 [3/3] (3.33ns)   --->   "%p_Val2_6_6 = mul i44 1083, %OP1_V_6_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1004 [3/3] (3.33ns)   --->   "%p_Val2_6_7 = mul i43 -759, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1005 [1/1] (0.00ns)   --->   "%p_shl3 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_100, i8 0)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 1006 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i40 %p_shl3 to i41" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 1007 [1/1] (0.00ns)   --->   "%p_shl4 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %tmp_100, i1 false)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 1008 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i33 %p_shl4 to i41" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 1009 [1/1] (1.56ns)   --->   "%p_Val2_6_8 = sub i41 %p_shl4_cast, %p_shl3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_109 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_6_8, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_6 : Operation 1011 [3/3] (3.33ns)   --->   "%p_Val2_6_s = mul i41 171, %OP1_V_6_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1012 [3/3] (3.33ns)   --->   "%p_Val2_6_9 = mul i48 -44903, %OP1_V_6_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1013 [3/3] (3.33ns)   --->   "%p_Val2_6_10 = mul i39 -57, %OP1_V_6_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1014 [3/3] (3.33ns)   --->   "%p_Val2_6_11 = mul i42 -306, %OP1_V_6_cast9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [3/3] (3.33ns)   --->   "%p_Val2_6_12 = mul i43 -517, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1016 [1/2] (1.77ns)   --->   "%data_V_load_7 = load i32* %data_V_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1017 [1/2] (1.77ns)   --->   "%data_V1_load_7 = load i32* %data_V1_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1018 [1/2] (1.77ns)   --->   "%data_V2_load_7 = load i32* %data_V2_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1019 [1/2] (1.77ns)   --->   "%data_V3_load_7 = load i32* %data_V3_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1020 [1/2] (1.77ns)   --->   "%data_V4_load_7 = load i32* %data_V4_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1021 [1/2] (1.77ns)   --->   "%data_V5_load_7 = load i32* %data_V5_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1022 [1/2] (1.77ns)   --->   "%data_V6_load_7 = load i32* %data_V6_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1023 [1/2] (1.77ns)   --->   "%data_V7_load_7 = load i32* %data_V7_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1024 [1/2] (1.77ns)   --->   "%data_V8_load_7 = load i32* %data_V8_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1025 [1/2] (1.77ns)   --->   "%data_V9_load_7 = load i32* %data_V9_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1026 [1/2] (1.77ns)   --->   "%data_V10_load_7 = load i32* %data_V10_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1027 [1/2] (1.77ns)   --->   "%data_V11_load_7 = load i32* %data_V11_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1028 [1/2] (1.77ns)   --->   "%data_V12_load_7 = load i32* %data_V12_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1029 [1/2] (1.77ns)   --->   "%data_V13_load_7 = load i32* %data_V13_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1030 [1/2] (1.77ns)   --->   "%data_V14_load_7 = load i32* %data_V14_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1031 [1/2] (1.77ns)   --->   "%data_V15_load_7 = load i32* %data_V15_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1032 [1/2] (1.77ns)   --->   "%data_V16_load_7 = load i32* %data_V16_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1033 [1/2] (1.77ns)   --->   "%data_V17_load_7 = load i32* %data_V17_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1034 [1/2] (1.77ns)   --->   "%data_V18_load_7 = load i32* %data_V18_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1035 [1/2] (1.77ns)   --->   "%data_V19_load_7 = load i32* %data_V19_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1036 [1/2] (1.77ns)   --->   "%data_V20_load_7 = load i32* %data_V20_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1037 [1/2] (1.77ns)   --->   "%data_V21_load_7 = load i32* %data_V21_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1038 [1/2] (1.77ns)   --->   "%data_V22_load_7 = load i32* %data_V22_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1039 [1/2] (1.77ns)   --->   "%data_V23_load_7 = load i32* %data_V23_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1040 [1/2] (1.77ns)   --->   "%data_V24_load_7 = load i32* %data_V24_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1041 [1/2] (1.77ns)   --->   "%data_V25_load_7 = load i32* %data_V25_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1042 [1/2] (1.77ns)   --->   "%data_V26_load_7 = load i32* %data_V26_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1043 [1/2] (1.77ns)   --->   "%data_V27_load_7 = load i32* %data_V27_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1044 [1/2] (1.77ns)   --->   "%data_V28_load_7 = load i32* %data_V28_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1045 [1/2] (1.77ns)   --->   "%data_V29_load_7 = load i32* %data_V29_addr_7, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1046 [1/1] (0.95ns)   --->   "%tmp_116 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_7, i32 %data_V1_load_7, i32 %data_V2_load_7, i32 %data_V3_load_7, i32 %data_V4_load_7, i32 %data_V5_load_7, i32 %data_V6_load_7, i32 %data_V7_load_7, i32 %data_V8_load_7, i32 %data_V9_load_7, i32 %data_V10_load_7, i32 %data_V11_load_7, i32 %data_V12_load_7, i32 %data_V13_load_7, i32 %data_V14_load_7, i32 %data_V15_load_7, i32 %data_V16_load_7, i32 %data_V17_load_7, i32 %data_V18_load_7, i32 %data_V19_load_7, i32 %data_V20_load_7, i32 %data_V21_load_7, i32 %data_V22_load_7, i32 %data_V23_load_7, i32 %data_V24_load_7, i32 %data_V25_load_7, i32 %data_V26_load_7, i32 %data_V27_load_7, i32 %data_V28_load_7, i32 %data_V29_load_7, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1047 [1/2] (1.77ns)   --->   "%data_V_load_8 = load i32* %data_V_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1048 [1/2] (1.77ns)   --->   "%data_V1_load_8 = load i32* %data_V1_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1049 [1/2] (1.77ns)   --->   "%data_V2_load_8 = load i32* %data_V2_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1050 [1/2] (1.77ns)   --->   "%data_V3_load_8 = load i32* %data_V3_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1051 [1/2] (1.77ns)   --->   "%data_V4_load_8 = load i32* %data_V4_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1052 [1/2] (1.77ns)   --->   "%data_V5_load_8 = load i32* %data_V5_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1053 [1/2] (1.77ns)   --->   "%data_V6_load_8 = load i32* %data_V6_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1054 [1/2] (1.77ns)   --->   "%data_V7_load_8 = load i32* %data_V7_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1055 [1/2] (1.77ns)   --->   "%data_V8_load_8 = load i32* %data_V8_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1056 [1/2] (1.77ns)   --->   "%data_V9_load_8 = load i32* %data_V9_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1057 [1/2] (1.77ns)   --->   "%data_V10_load_8 = load i32* %data_V10_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1058 [1/2] (1.77ns)   --->   "%data_V11_load_8 = load i32* %data_V11_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1059 [1/2] (1.77ns)   --->   "%data_V12_load_8 = load i32* %data_V12_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1060 [1/2] (1.77ns)   --->   "%data_V13_load_8 = load i32* %data_V13_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1061 [1/2] (1.77ns)   --->   "%data_V14_load_8 = load i32* %data_V14_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1062 [1/2] (1.77ns)   --->   "%data_V15_load_8 = load i32* %data_V15_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1063 [1/2] (1.77ns)   --->   "%data_V16_load_8 = load i32* %data_V16_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1064 [1/2] (1.77ns)   --->   "%data_V17_load_8 = load i32* %data_V17_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1065 [1/2] (1.77ns)   --->   "%data_V18_load_8 = load i32* %data_V18_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1066 [1/2] (1.77ns)   --->   "%data_V19_load_8 = load i32* %data_V19_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1067 [1/2] (1.77ns)   --->   "%data_V20_load_8 = load i32* %data_V20_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1068 [1/2] (1.77ns)   --->   "%data_V21_load_8 = load i32* %data_V21_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1069 [1/2] (1.77ns)   --->   "%data_V22_load_8 = load i32* %data_V22_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1070 [1/2] (1.77ns)   --->   "%data_V23_load_8 = load i32* %data_V23_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1071 [1/2] (1.77ns)   --->   "%data_V24_load_8 = load i32* %data_V24_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1072 [1/2] (1.77ns)   --->   "%data_V25_load_8 = load i32* %data_V25_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1073 [1/2] (1.77ns)   --->   "%data_V26_load_8 = load i32* %data_V26_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1074 [1/2] (1.77ns)   --->   "%data_V27_load_8 = load i32* %data_V27_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1075 [1/2] (1.77ns)   --->   "%data_V28_load_8 = load i32* %data_V28_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1076 [1/2] (1.77ns)   --->   "%data_V29_load_8 = load i32* %data_V29_addr_8, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1077 [1/1] (0.95ns)   --->   "%tmp_132 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_8, i32 %data_V1_load_8, i32 %data_V2_load_8, i32 %data_V3_load_8, i32 %data_V4_load_8, i32 %data_V5_load_8, i32 %data_V6_load_8, i32 %data_V7_load_8, i32 %data_V8_load_8, i32 %data_V9_load_8, i32 %data_V10_load_8, i32 %data_V11_load_8, i32 %data_V12_load_8, i32 %data_V13_load_8, i32 %data_V14_load_8, i32 %data_V15_load_8, i32 %data_V16_load_8, i32 %data_V17_load_8, i32 %data_V18_load_8, i32 %data_V19_load_8, i32 %data_V20_load_8, i32 %data_V21_load_8, i32 %data_V22_load_8, i32 %data_V23_load_8, i32 %data_V24_load_8, i32 %data_V25_load_8, i32 %data_V26_load_8, i32 %data_V27_load_8, i32 %data_V28_load_8, i32 %data_V29_load_8, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1078 [2/2] (1.77ns)   --->   "%data_V_load_9 = load i32* %data_V_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1079 [2/2] (1.77ns)   --->   "%data_V1_load_9 = load i32* %data_V1_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1080 [2/2] (1.77ns)   --->   "%data_V2_load_9 = load i32* %data_V2_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1081 [2/2] (1.77ns)   --->   "%data_V3_load_9 = load i32* %data_V3_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1082 [2/2] (1.77ns)   --->   "%data_V4_load_9 = load i32* %data_V4_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1083 [2/2] (1.77ns)   --->   "%data_V5_load_9 = load i32* %data_V5_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1084 [2/2] (1.77ns)   --->   "%data_V6_load_9 = load i32* %data_V6_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1085 [2/2] (1.77ns)   --->   "%data_V7_load_9 = load i32* %data_V7_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1086 [2/2] (1.77ns)   --->   "%data_V8_load_9 = load i32* %data_V8_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1087 [2/2] (1.77ns)   --->   "%data_V9_load_9 = load i32* %data_V9_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1088 [2/2] (1.77ns)   --->   "%data_V10_load_9 = load i32* %data_V10_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1089 [2/2] (1.77ns)   --->   "%data_V11_load_9 = load i32* %data_V11_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1090 [2/2] (1.77ns)   --->   "%data_V12_load_9 = load i32* %data_V12_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1091 [2/2] (1.77ns)   --->   "%data_V13_load_9 = load i32* %data_V13_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1092 [2/2] (1.77ns)   --->   "%data_V14_load_9 = load i32* %data_V14_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1093 [2/2] (1.77ns)   --->   "%data_V15_load_9 = load i32* %data_V15_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1094 [2/2] (1.77ns)   --->   "%data_V16_load_9 = load i32* %data_V16_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1095 [2/2] (1.77ns)   --->   "%data_V17_load_9 = load i32* %data_V17_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1096 [2/2] (1.77ns)   --->   "%data_V18_load_9 = load i32* %data_V18_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1097 [2/2] (1.77ns)   --->   "%data_V19_load_9 = load i32* %data_V19_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1098 [2/2] (1.77ns)   --->   "%data_V20_load_9 = load i32* %data_V20_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1099 [2/2] (1.77ns)   --->   "%data_V21_load_9 = load i32* %data_V21_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1100 [2/2] (1.77ns)   --->   "%data_V22_load_9 = load i32* %data_V22_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1101 [2/2] (1.77ns)   --->   "%data_V23_load_9 = load i32* %data_V23_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1102 [2/2] (1.77ns)   --->   "%data_V24_load_9 = load i32* %data_V24_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1103 [2/2] (1.77ns)   --->   "%data_V25_load_9 = load i32* %data_V25_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1104 [2/2] (1.77ns)   --->   "%data_V26_load_9 = load i32* %data_V26_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1105 [2/2] (1.77ns)   --->   "%data_V27_load_9 = load i32* %data_V27_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1106 [2/2] (1.77ns)   --->   "%data_V28_load_9 = load i32* %data_V28_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1107 [2/2] (1.77ns)   --->   "%data_V29_load_9 = load i32* %data_V29_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1108 [2/2] (1.77ns)   --->   "%data_V_load_10 = load i32* %data_V_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1109 [2/2] (1.77ns)   --->   "%data_V1_load_10 = load i32* %data_V1_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1110 [2/2] (1.77ns)   --->   "%data_V2_load_10 = load i32* %data_V2_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1111 [2/2] (1.77ns)   --->   "%data_V3_load_10 = load i32* %data_V3_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1112 [2/2] (1.77ns)   --->   "%data_V4_load_10 = load i32* %data_V4_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1113 [2/2] (1.77ns)   --->   "%data_V5_load_10 = load i32* %data_V5_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1114 [2/2] (1.77ns)   --->   "%data_V6_load_10 = load i32* %data_V6_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1115 [2/2] (1.77ns)   --->   "%data_V7_load_10 = load i32* %data_V7_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1116 [2/2] (1.77ns)   --->   "%data_V8_load_10 = load i32* %data_V8_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1117 [2/2] (1.77ns)   --->   "%data_V9_load_10 = load i32* %data_V9_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1118 [2/2] (1.77ns)   --->   "%data_V10_load_10 = load i32* %data_V10_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1119 [2/2] (1.77ns)   --->   "%data_V11_load_10 = load i32* %data_V11_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1120 [2/2] (1.77ns)   --->   "%data_V12_load_10 = load i32* %data_V12_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1121 [2/2] (1.77ns)   --->   "%data_V13_load_10 = load i32* %data_V13_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1122 [2/2] (1.77ns)   --->   "%data_V14_load_10 = load i32* %data_V14_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1123 [2/2] (1.77ns)   --->   "%data_V15_load_10 = load i32* %data_V15_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1124 [2/2] (1.77ns)   --->   "%data_V16_load_10 = load i32* %data_V16_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1125 [2/2] (1.77ns)   --->   "%data_V17_load_10 = load i32* %data_V17_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1126 [2/2] (1.77ns)   --->   "%data_V18_load_10 = load i32* %data_V18_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1127 [2/2] (1.77ns)   --->   "%data_V19_load_10 = load i32* %data_V19_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1128 [2/2] (1.77ns)   --->   "%data_V20_load_10 = load i32* %data_V20_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1129 [2/2] (1.77ns)   --->   "%data_V21_load_10 = load i32* %data_V21_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1130 [2/2] (1.77ns)   --->   "%data_V22_load_10 = load i32* %data_V22_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1131 [2/2] (1.77ns)   --->   "%data_V23_load_10 = load i32* %data_V23_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1132 [2/2] (1.77ns)   --->   "%data_V24_load_10 = load i32* %data_V24_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1133 [2/2] (1.77ns)   --->   "%data_V25_load_10 = load i32* %data_V25_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1134 [2/2] (1.77ns)   --->   "%data_V26_load_10 = load i32* %data_V26_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1135 [2/2] (1.77ns)   --->   "%data_V27_load_10 = load i32* %data_V27_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1136 [2/2] (1.77ns)   --->   "%data_V28_load_10 = load i32* %data_V28_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_6 : Operation 1137 [2/2] (1.77ns)   --->   "%data_V29_load_10 = load i32* %data_V29_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>

 <State 7> : 3.33ns
ST_7 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i14 %tmp_13 to i64"
ST_7 : Operation 1139 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [5632 x i32]* %data_V, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1140 [1/1] (0.00ns)   --->   "%data_V1_addr = getelementptr [5632 x i32]* %data_V1, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1141 [1/1] (0.00ns)   --->   "%data_V2_addr = getelementptr [5632 x i32]* %data_V2, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1142 [1/1] (0.00ns)   --->   "%data_V3_addr = getelementptr [5632 x i32]* %data_V3, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1143 [1/1] (0.00ns)   --->   "%data_V4_addr = getelementptr [5632 x i32]* %data_V4, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1144 [1/1] (0.00ns)   --->   "%data_V5_addr = getelementptr [5632 x i32]* %data_V5, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1145 [1/1] (0.00ns)   --->   "%data_V6_addr = getelementptr [5632 x i32]* %data_V6, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1146 [1/1] (0.00ns)   --->   "%data_V7_addr = getelementptr [5632 x i32]* %data_V7, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1147 [1/1] (0.00ns)   --->   "%data_V8_addr = getelementptr [5632 x i32]* %data_V8, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1148 [1/1] (0.00ns)   --->   "%data_V9_addr = getelementptr [5632 x i32]* %data_V9, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1149 [1/1] (0.00ns)   --->   "%data_V10_addr = getelementptr [5632 x i32]* %data_V10, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1150 [1/1] (0.00ns)   --->   "%data_V11_addr = getelementptr [5632 x i32]* %data_V11, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1151 [1/1] (0.00ns)   --->   "%data_V12_addr = getelementptr [5632 x i32]* %data_V12, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1152 [1/1] (0.00ns)   --->   "%data_V13_addr = getelementptr [5632 x i32]* %data_V13, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1153 [1/1] (0.00ns)   --->   "%data_V14_addr = getelementptr [5632 x i32]* %data_V14, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1154 [1/1] (0.00ns)   --->   "%data_V15_addr = getelementptr [5632 x i32]* %data_V15, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1155 [1/1] (0.00ns)   --->   "%data_V16_addr = getelementptr [5632 x i32]* %data_V16, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1156 [1/1] (0.00ns)   --->   "%data_V17_addr = getelementptr [5632 x i32]* %data_V17, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1157 [1/1] (0.00ns)   --->   "%data_V18_addr = getelementptr [5632 x i32]* %data_V18, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1158 [1/1] (0.00ns)   --->   "%data_V19_addr = getelementptr [5632 x i32]* %data_V19, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1159 [1/1] (0.00ns)   --->   "%data_V20_addr = getelementptr [5632 x i32]* %data_V20, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1160 [1/1] (0.00ns)   --->   "%data_V21_addr = getelementptr [5632 x i32]* %data_V21, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1161 [1/1] (0.00ns)   --->   "%data_V22_addr = getelementptr [5632 x i32]* %data_V22, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1162 [1/1] (0.00ns)   --->   "%data_V23_addr = getelementptr [5632 x i32]* %data_V23, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1163 [1/1] (0.00ns)   --->   "%data_V24_addr = getelementptr [5632 x i32]* %data_V24, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1164 [1/1] (0.00ns)   --->   "%data_V25_addr = getelementptr [5632 x i32]* %data_V25, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1165 [1/1] (0.00ns)   --->   "%data_V26_addr = getelementptr [5632 x i32]* %data_V26, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1166 [1/1] (0.00ns)   --->   "%data_V27_addr = getelementptr [5632 x i32]* %data_V27, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1167 [1/1] (0.00ns)   --->   "%data_V28_addr = getelementptr [5632 x i32]* %data_V28, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1168 [1/1] (0.00ns)   --->   "%data_V29_addr = getelementptr [5632 x i32]* %data_V29, i64 0, i64 %tmp_16_cast"
ST_7 : Operation 1169 [2/2] (1.77ns)   --->   "%data_V_load = load i32* %data_V_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1170 [2/2] (1.77ns)   --->   "%data_V1_load = load i32* %data_V1_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1171 [2/2] (1.77ns)   --->   "%data_V2_load = load i32* %data_V2_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1172 [2/2] (1.77ns)   --->   "%data_V3_load = load i32* %data_V3_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1173 [2/2] (1.77ns)   --->   "%data_V4_load = load i32* %data_V4_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1174 [2/2] (1.77ns)   --->   "%data_V5_load = load i32* %data_V5_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1175 [2/2] (1.77ns)   --->   "%data_V6_load = load i32* %data_V6_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1176 [2/2] (1.77ns)   --->   "%data_V7_load = load i32* %data_V7_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1177 [2/2] (1.77ns)   --->   "%data_V8_load = load i32* %data_V8_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1178 [2/2] (1.77ns)   --->   "%data_V9_load = load i32* %data_V9_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1179 [2/2] (1.77ns)   --->   "%data_V10_load = load i32* %data_V10_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1180 [2/2] (1.77ns)   --->   "%data_V11_load = load i32* %data_V11_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1181 [2/2] (1.77ns)   --->   "%data_V12_load = load i32* %data_V12_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1182 [2/2] (1.77ns)   --->   "%data_V13_load = load i32* %data_V13_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1183 [2/2] (1.77ns)   --->   "%data_V14_load = load i32* %data_V14_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1184 [2/2] (1.77ns)   --->   "%data_V15_load = load i32* %data_V15_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1185 [2/2] (1.77ns)   --->   "%data_V16_load = load i32* %data_V16_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1186 [2/2] (1.77ns)   --->   "%data_V17_load = load i32* %data_V17_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1187 [2/2] (1.77ns)   --->   "%data_V18_load = load i32* %data_V18_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1188 [2/2] (1.77ns)   --->   "%data_V19_load = load i32* %data_V19_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1189 [2/2] (1.77ns)   --->   "%data_V20_load = load i32* %data_V20_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1190 [2/2] (1.77ns)   --->   "%data_V21_load = load i32* %data_V21_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1191 [2/2] (1.77ns)   --->   "%data_V22_load = load i32* %data_V22_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1192 [2/2] (1.77ns)   --->   "%data_V23_load = load i32* %data_V23_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1193 [2/2] (1.77ns)   --->   "%data_V24_load = load i32* %data_V24_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1194 [2/2] (1.77ns)   --->   "%data_V25_load = load i32* %data_V25_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1195 [2/2] (1.77ns)   --->   "%data_V26_load = load i32* %data_V26_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1196 [2/2] (1.77ns)   --->   "%data_V27_load = load i32* %data_V27_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1197 [2/2] (1.77ns)   --->   "%data_V28_load = load i32* %data_V28_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1198 [2/2] (1.77ns)   --->   "%data_V29_load = load i32* %data_V29_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1199 [1/1] (0.00ns)   --->   "%mult_1_2_V_cast = sext i26 %tmp_10 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1200 [1/1] (0.00ns)   --->   "%mult_1_5_V_cast = sext i29 %tmp_11 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1201 [1/1] (0.00ns)   --->   "%mult_1_7_V_cast = sext i28 %tmp_12 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1202 [1/1] (0.00ns)   --->   "%mult_2_2_V_cast = sext i28 %tmp_49 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1203 [1/1] (0.00ns)   --->   "%mult_2_5_V_cast = sext i30 %tmp_50 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1204 [1/1] (0.00ns)   --->   "%mult_2_7_V_cast = sext i28 %tmp_51 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1205 [1/3] (3.33ns)   --->   "%p_Val2_3 = mul i44 -3215, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_53 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_3, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1207 [1/3] (3.33ns)   --->   "%p_Val2_3_1 = mul i44 1045, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_54 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_3_1, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1209 [1/3] (3.33ns)   --->   "%p_Val2_3_2 = mul i40 95, %OP1_V_3_cast9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_55 = call i22 @_ssdm_op_PartSelect.i22.i40.i32.i32(i40 %p_Val2_3_2, i32 18, i32 39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1211 [1/3] (3.33ns)   --->   "%p_Val2_3_3 = mul i43 634, %OP1_V_3_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_56 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_3_3, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1213 [1/3] (3.33ns)   --->   "%p_Val2_3_4 = mul i44 -3606, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_57 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_3_4, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1215 [1/3] (3.33ns)   --->   "%p_Val2_3_5 = mul i45 5360, %OP1_V_3_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_58 = call i27 @_ssdm_op_PartSelect.i27.i45.i32.i32(i45 %p_Val2_3_5, i32 18, i32 44)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1217 [1/3] (3.33ns)   --->   "%p_Val2_3_6 = mul i44 2850, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_59 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_3_6, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1219 [1/3] (3.33ns)   --->   "%p_Val2_3_7 = mul i44 -2920, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_60 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_3_7, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1221 [1/3] (3.33ns)   --->   "%p_Val2_3_8 = mul i44 -2253, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_61 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_3_8, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1223 [1/3] (3.33ns)   --->   "%p_Val2_3_9 = mul i44 3470, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_62 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_3_9, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1225 [1/3] (3.33ns)   --->   "%p_Val2_3_s = mul i44 1331, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_63 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_3_s, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1227 [1/3] (3.33ns)   --->   "%p_Val2_3_10 = mul i45 4971, %OP1_V_3_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_64 = call i27 @_ssdm_op_PartSelect.i27.i45.i32.i32(i45 %p_Val2_3_10, i32 18, i32 44)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1229 [1/3] (3.33ns)   --->   "%p_Val2_3_11 = mul i42 -354, %OP1_V_3_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_65 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_3_11, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1231 [1/3] (3.33ns)   --->   "%p_Val2_3_12 = mul i44 -1371, %OP1_V_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_66 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_3_12, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1233 [1/3] (3.33ns)   --->   "%p_Val2_3_13 = mul i39 -61, %OP1_V_3_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_67 = call i21 @_ssdm_op_PartSelect.i21.i39.i32.i32(i39 %p_Val2_3_13, i32 18, i32 38)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1235 [1/3] (3.33ns)   --->   "%p_Val2_4 = mul i43 -644, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_69 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_4, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1237 [1/3] (3.33ns)   --->   "%p_Val2_4_1 = mul i42 271, %OP1_V_4_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_70 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_4_1, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1239 [1/3] (3.33ns)   --->   "%p_Val2_4_2 = mul i44 -1284, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_71 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_4_2, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1241 [1/3] (3.33ns)   --->   "%p_Val2_4_3 = mul i44 -3043, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_72 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_4_3, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1243 [1/3] (3.33ns)   --->   "%p_Val2_4_4 = mul i43 -748, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_73 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_4_4, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1245 [1/3] (3.33ns)   --->   "%p_Val2_4_5 = mul i42 297, %OP1_V_4_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_74 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_4_5, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1247 [1/3] (3.33ns)   --->   "%p_Val2_4_6 = mul i44 -2144, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_75 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_4_6, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1249 [1/3] (3.33ns)   --->   "%p_Val2_4_7 = mul i43 812, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_76 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_4_7, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1251 [1/3] (3.33ns)   --->   "%p_Val2_4_8 = mul i44 1853, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_77 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_4_8, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1253 [1/3] (3.33ns)   --->   "%p_Val2_4_9 = mul i44 1312, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_78 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_4_9, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1255 [1/3] (3.33ns)   --->   "%p_Val2_4_s = mul i44 -1912, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_79 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_4_s, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1257 [1/3] (3.33ns)   --->   "%p_Val2_4_10 = mul i44 -2420, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_80 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_4_10, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1259 [1/3] (3.33ns)   --->   "%p_Val2_4_11 = mul i41 213, %OP1_V_4_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_81 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_4_11, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1261 [1/3] (3.33ns)   --->   "%p_Val2_4_12 = mul i44 -2959, %OP1_V_4_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_82 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_4_12, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1263 [1/3] (3.33ns)   --->   "%p_Val2_4_13 = mul i43 -872, %OP1_V_4_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_83 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_4_13, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1265 [2/3] (3.33ns)   --->   "%p_Val2_5 = mul i42 304, %OP1_V_5_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1266 [2/3] (3.33ns)   --->   "%p_Val2_5_1 = mul i44 2130, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1267 [2/3] (3.33ns)   --->   "%p_Val2_5_2 = mul i43 917, %OP1_V_5_cast2" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1268 [2/3] (3.33ns)   --->   "%p_Val2_5_3 = mul i44 -2396, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1269 [2/3] (3.33ns)   --->   "%p_Val2_5_4 = mul i44 1522, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1270 [2/3] (3.33ns)   --->   "%p_Val2_5_5 = mul i44 -1374, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1271 [2/3] (3.33ns)   --->   "%p_Val2_5_6 = mul i43 784, %OP1_V_5_cast2" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1272 [2/3] (3.33ns)   --->   "%p_Val2_5_7 = mul i44 -2260, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1273 [2/3] (3.33ns)   --->   "%p_Val2_5_8 = mul i42 431, %OP1_V_5_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1274 [2/3] (3.33ns)   --->   "%p_Val2_5_9 = mul i44 -1550, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1275 [2/3] (3.33ns)   --->   "%p_Val2_5_10 = mul i47 26190, %OP1_V_5_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1276 [2/3] (3.33ns)   --->   "%p_Val2_5_11 = mul i42 454, %OP1_V_5_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1277 [2/3] (3.33ns)   --->   "%p_Val2_5_12 = mul i44 1147, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1278 [2/3] (3.33ns)   --->   "%p_Val2_5_13 = mul i44 1136, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1279 [2/3] (3.33ns)   --->   "%p_Val2_6 = mul i40 -101, %OP1_V_6_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1280 [2/3] (3.33ns)   --->   "%p_Val2_6_1 = mul i43 706, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1281 [2/3] (3.33ns)   --->   "%p_Val2_6_2 = mul i42 -267, %OP1_V_6_cast9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1282 [2/3] (3.33ns)   --->   "%p_Val2_6_3 = mul i40 69, %OP1_V_6_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1283 [2/3] (3.33ns)   --->   "%p_Val2_6_4 = mul i43 785, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1284 [2/3] (3.33ns)   --->   "%p_Val2_6_5 = mul i37 11, %OP1_V_6_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1285 [2/3] (3.33ns)   --->   "%p_Val2_6_6 = mul i44 1083, %OP1_V_6_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1286 [2/3] (3.33ns)   --->   "%p_Val2_6_7 = mul i43 -759, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1287 [2/3] (3.33ns)   --->   "%p_Val2_6_s = mul i41 171, %OP1_V_6_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1288 [2/3] (3.33ns)   --->   "%p_Val2_6_9 = mul i48 -44903, %OP1_V_6_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1289 [2/3] (3.33ns)   --->   "%p_Val2_6_10 = mul i39 -57, %OP1_V_6_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1290 [2/3] (3.33ns)   --->   "%p_Val2_6_11 = mul i42 -306, %OP1_V_6_cast9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1291 [2/3] (3.33ns)   --->   "%p_Val2_6_12 = mul i43 -517, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1292 [1/1] (0.00ns)   --->   "%OP1_V_7_cast4 = sext i32 %tmp_116 to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1293 [1/1] (0.00ns)   --->   "%OP1_V_7_cast5 = sext i32 %tmp_116 to i40" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1294 [1/1] (0.00ns)   --->   "%OP1_V_7_cast6 = sext i32 %tmp_116 to i42" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1295 [1/1] (0.00ns)   --->   "%OP1_V_7_cast7 = sext i32 %tmp_116 to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1296 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %tmp_116 to i41" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1297 [3/3] (3.33ns)   --->   "%p_Val2_s_41 = mul i41 154, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1298 [3/3] (3.33ns)   --->   "%p_Val2_79_1 = mul i44 -1482, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1299 [3/3] (3.33ns)   --->   "%p_Val2_79_2 = mul i41 -169, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1300 [3/3] (3.33ns)   --->   "%p_Val2_79_3 = mul i42 -402, %OP1_V_7_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1301 [3/3] (3.33ns)   --->   "%p_Val2_79_4 = mul i42 -484, %OP1_V_7_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1302 [3/3] (3.33ns)   --->   "%p_Val2_79_5 = mul i41 -133, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1303 [3/3] (3.33ns)   --->   "%p_Val2_79_6 = mul i44 -1793, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1304 [3/3] (3.33ns)   --->   "%p_Val2_79_7 = mul i40 125, %OP1_V_7_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1305 [3/3] (3.33ns)   --->   "%p_Val2_79_8 = mul i41 228, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1306 [3/3] (3.33ns)   --->   "%p_Val2_79_9 = mul i42 -325, %OP1_V_7_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1307 [3/3] (3.33ns)   --->   "%p_Val2_79_s = mul i43 549, %OP1_V_7_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1308 [3/3] (3.33ns)   --->   "%p_Val2_79_10 = mul i44 2761, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1309 [3/3] (3.33ns)   --->   "%p_Val2_79_11 = mul i44 -1034, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1310 [3/3] (3.33ns)   --->   "%p_Val2_79_12 = mul i43 738, %OP1_V_7_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1311 [3/3] (3.33ns)   --->   "%p_Val2_79_13 = mul i43 529, %OP1_V_7_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1312 [1/1] (0.00ns)   --->   "%OP1_V_8_cast = sext i32 %tmp_132 to i42" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1313 [1/1] (0.00ns)   --->   "%OP1_V_8_cast3 = sext i32 %tmp_132 to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1314 [1/1] (0.00ns)   --->   "%OP1_V_8_cast5 = sext i32 %tmp_132 to i41" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1315 [1/1] (0.00ns)   --->   "%OP1_V_8_cast6 = sext i32 %tmp_132 to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1316 [3/3] (3.33ns)   --->   "%p_Val2_7 = mul i43 882, %OP1_V_8_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1317 [3/3] (3.33ns)   --->   "%p_Val2_811_1 = mul i41 231, %OP1_V_8_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1318 [3/3] (3.33ns)   --->   "%p_Val2_811_3 = mul i44 1497, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1319 [3/3] (3.33ns)   --->   "%p_Val2_811_4 = mul i44 -1660, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1320 [1/1] (0.00ns)   --->   "%p_shl2 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %tmp_132, i7 0)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1321 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i39 %p_shl2 to i40" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1322 [1/1] (1.55ns)   --->   "%p_Val2_811_5 = sub i40 0, %p_shl2_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_137 = call i22 @_ssdm_op_PartSelect.i22.i40.i32.i32(i40 %p_Val2_811_5, i32 18, i32 39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_7 : Operation 1324 [3/3] (3.33ns)   --->   "%p_Val2_811_6 = mul i43 -983, %OP1_V_8_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1325 [3/3] (3.33ns)   --->   "%p_Val2_811_7 = mul i44 1241, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1326 [3/3] (3.33ns)   --->   "%p_Val2_811_8 = mul i41 -234, %OP1_V_8_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1327 [3/3] (3.33ns)   --->   "%p_Val2_811_9 = mul i42 449, %OP1_V_8_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1328 [3/3] (3.33ns)   --->   "%p_Val2_811_s = mul i44 -2469, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1329 [3/3] (3.33ns)   --->   "%p_Val2_811_2 = mul i44 1263, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1330 [3/3] (3.33ns)   --->   "%p_Val2_811_10 = mul i44 2168, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1331 [3/3] (3.33ns)   --->   "%p_Val2_811_11 = mul i41 234, %OP1_V_8_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1332 [3/3] (3.33ns)   --->   "%p_Val2_811_12 = mul i44 1124, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1333 [1/2] (1.77ns)   --->   "%data_V_load_9 = load i32* %data_V_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1334 [1/2] (1.77ns)   --->   "%data_V1_load_9 = load i32* %data_V1_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1335 [1/2] (1.77ns)   --->   "%data_V2_load_9 = load i32* %data_V2_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1336 [1/2] (1.77ns)   --->   "%data_V3_load_9 = load i32* %data_V3_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1337 [1/2] (1.77ns)   --->   "%data_V4_load_9 = load i32* %data_V4_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1338 [1/2] (1.77ns)   --->   "%data_V5_load_9 = load i32* %data_V5_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1339 [1/2] (1.77ns)   --->   "%data_V6_load_9 = load i32* %data_V6_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1340 [1/2] (1.77ns)   --->   "%data_V7_load_9 = load i32* %data_V7_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1341 [1/2] (1.77ns)   --->   "%data_V8_load_9 = load i32* %data_V8_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1342 [1/2] (1.77ns)   --->   "%data_V9_load_9 = load i32* %data_V9_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1343 [1/2] (1.77ns)   --->   "%data_V10_load_9 = load i32* %data_V10_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1344 [1/2] (1.77ns)   --->   "%data_V11_load_9 = load i32* %data_V11_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1345 [1/2] (1.77ns)   --->   "%data_V12_load_9 = load i32* %data_V12_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1346 [1/2] (1.77ns)   --->   "%data_V13_load_9 = load i32* %data_V13_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1347 [1/2] (1.77ns)   --->   "%data_V14_load_9 = load i32* %data_V14_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1348 [1/2] (1.77ns)   --->   "%data_V15_load_9 = load i32* %data_V15_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1349 [1/2] (1.77ns)   --->   "%data_V16_load_9 = load i32* %data_V16_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1350 [1/2] (1.77ns)   --->   "%data_V17_load_9 = load i32* %data_V17_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1351 [1/2] (1.77ns)   --->   "%data_V18_load_9 = load i32* %data_V18_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1352 [1/2] (1.77ns)   --->   "%data_V19_load_9 = load i32* %data_V19_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1353 [1/2] (1.77ns)   --->   "%data_V20_load_9 = load i32* %data_V20_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1354 [1/2] (1.77ns)   --->   "%data_V21_load_9 = load i32* %data_V21_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1355 [1/2] (1.77ns)   --->   "%data_V22_load_9 = load i32* %data_V22_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1356 [1/2] (1.77ns)   --->   "%data_V23_load_9 = load i32* %data_V23_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1357 [1/2] (1.77ns)   --->   "%data_V24_load_9 = load i32* %data_V24_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1358 [1/2] (1.77ns)   --->   "%data_V25_load_9 = load i32* %data_V25_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1359 [1/2] (1.77ns)   --->   "%data_V26_load_9 = load i32* %data_V26_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1360 [1/2] (1.77ns)   --->   "%data_V27_load_9 = load i32* %data_V27_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1361 [1/2] (1.77ns)   --->   "%data_V28_load_9 = load i32* %data_V28_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1362 [1/2] (1.77ns)   --->   "%data_V29_load_9 = load i32* %data_V29_addr_9, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1363 [1/1] (0.95ns)   --->   "%tmp_147 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_9, i32 %data_V1_load_9, i32 %data_V2_load_9, i32 %data_V3_load_9, i32 %data_V4_load_9, i32 %data_V5_load_9, i32 %data_V6_load_9, i32 %data_V7_load_9, i32 %data_V8_load_9, i32 %data_V9_load_9, i32 %data_V10_load_9, i32 %data_V11_load_9, i32 %data_V12_load_9, i32 %data_V13_load_9, i32 %data_V14_load_9, i32 %data_V15_load_9, i32 %data_V16_load_9, i32 %data_V17_load_9, i32 %data_V18_load_9, i32 %data_V19_load_9, i32 %data_V20_load_9, i32 %data_V21_load_9, i32 %data_V22_load_9, i32 %data_V23_load_9, i32 %data_V24_load_9, i32 %data_V25_load_9, i32 %data_V26_load_9, i32 %data_V27_load_9, i32 %data_V28_load_9, i32 %data_V29_load_9, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1364 [1/2] (1.77ns)   --->   "%data_V_load_10 = load i32* %data_V_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1365 [1/2] (1.77ns)   --->   "%data_V1_load_10 = load i32* %data_V1_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1366 [1/2] (1.77ns)   --->   "%data_V2_load_10 = load i32* %data_V2_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1367 [1/2] (1.77ns)   --->   "%data_V3_load_10 = load i32* %data_V3_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1368 [1/2] (1.77ns)   --->   "%data_V4_load_10 = load i32* %data_V4_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1369 [1/2] (1.77ns)   --->   "%data_V5_load_10 = load i32* %data_V5_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1370 [1/2] (1.77ns)   --->   "%data_V6_load_10 = load i32* %data_V6_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1371 [1/2] (1.77ns)   --->   "%data_V7_load_10 = load i32* %data_V7_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1372 [1/2] (1.77ns)   --->   "%data_V8_load_10 = load i32* %data_V8_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1373 [1/2] (1.77ns)   --->   "%data_V9_load_10 = load i32* %data_V9_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1374 [1/2] (1.77ns)   --->   "%data_V10_load_10 = load i32* %data_V10_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1375 [1/2] (1.77ns)   --->   "%data_V11_load_10 = load i32* %data_V11_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1376 [1/2] (1.77ns)   --->   "%data_V12_load_10 = load i32* %data_V12_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1377 [1/2] (1.77ns)   --->   "%data_V13_load_10 = load i32* %data_V13_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1378 [1/2] (1.77ns)   --->   "%data_V14_load_10 = load i32* %data_V14_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1379 [1/2] (1.77ns)   --->   "%data_V15_load_10 = load i32* %data_V15_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1380 [1/2] (1.77ns)   --->   "%data_V16_load_10 = load i32* %data_V16_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1381 [1/2] (1.77ns)   --->   "%data_V17_load_10 = load i32* %data_V17_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1382 [1/2] (1.77ns)   --->   "%data_V18_load_10 = load i32* %data_V18_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1383 [1/2] (1.77ns)   --->   "%data_V19_load_10 = load i32* %data_V19_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1384 [1/2] (1.77ns)   --->   "%data_V20_load_10 = load i32* %data_V20_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1385 [1/2] (1.77ns)   --->   "%data_V21_load_10 = load i32* %data_V21_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1386 [1/2] (1.77ns)   --->   "%data_V22_load_10 = load i32* %data_V22_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1387 [1/2] (1.77ns)   --->   "%data_V23_load_10 = load i32* %data_V23_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1388 [1/2] (1.77ns)   --->   "%data_V24_load_10 = load i32* %data_V24_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1389 [1/2] (1.77ns)   --->   "%data_V25_load_10 = load i32* %data_V25_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1390 [1/2] (1.77ns)   --->   "%data_V26_load_10 = load i32* %data_V26_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1391 [1/2] (1.77ns)   --->   "%data_V27_load_10 = load i32* %data_V27_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1392 [1/2] (1.77ns)   --->   "%data_V28_load_10 = load i32* %data_V28_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1393 [1/2] (1.77ns)   --->   "%data_V29_load_10 = load i32* %data_V29_addr_10, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_7 : Operation 1394 [1/1] (0.95ns)   --->   "%tmp_163 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load_10, i32 %data_V1_load_10, i32 %data_V2_load_10, i32 %data_V3_load_10, i32 %data_V4_load_10, i32 %data_V5_load_10, i32 %data_V6_load_10, i32 %data_V7_load_10, i32 %data_V8_load_10, i32 %data_V9_load_10, i32 %data_V10_load_10, i32 %data_V11_load_10, i32 %data_V12_load_10, i32 %data_V13_load_10, i32 %data_V14_load_10, i32 %data_V15_load_10, i32 %data_V16_load_10, i32 %data_V17_load_10, i32 %data_V18_load_10, i32 %data_V19_load_10, i32 %data_V20_load_10, i32 %data_V21_load_10, i32 %data_V22_load_10, i32 %data_V23_load_10, i32 %data_V24_load_10, i32 %data_V25_load_10, i32 %data_V26_load_10, i32 %data_V27_load_10, i32 %data_V28_load_10, i32 %data_V29_load_10, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1395 [1/1] (1.46ns)   --->   "%tmp29 = add i29 %mult_2_2_V_cast, %mult_1_2_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1396 [1/1] (1.47ns)   --->   "%tmp59 = add i31 %mult_2_5_V_cast, %mult_1_5_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1397 [1/1] (1.46ns)   --->   "%tmp79 = add i29 %mult_2_7_V_cast, %mult_1_7_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.33ns
ST_8 : Operation 1398 [1/2] (1.77ns)   --->   "%data_V_load = load i32* %data_V_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1399 [1/2] (1.77ns)   --->   "%data_V1_load = load i32* %data_V1_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1400 [1/2] (1.77ns)   --->   "%data_V2_load = load i32* %data_V2_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1401 [1/2] (1.77ns)   --->   "%data_V3_load = load i32* %data_V3_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1402 [1/2] (1.77ns)   --->   "%data_V4_load = load i32* %data_V4_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1403 [1/2] (1.77ns)   --->   "%data_V5_load = load i32* %data_V5_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1404 [1/2] (1.77ns)   --->   "%data_V6_load = load i32* %data_V6_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1405 [1/2] (1.77ns)   --->   "%data_V7_load = load i32* %data_V7_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1406 [1/2] (1.77ns)   --->   "%data_V8_load = load i32* %data_V8_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1407 [1/2] (1.77ns)   --->   "%data_V9_load = load i32* %data_V9_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1408 [1/2] (1.77ns)   --->   "%data_V10_load = load i32* %data_V10_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1409 [1/2] (1.77ns)   --->   "%data_V11_load = load i32* %data_V11_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1410 [1/2] (1.77ns)   --->   "%data_V12_load = load i32* %data_V12_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1411 [1/2] (1.77ns)   --->   "%data_V13_load = load i32* %data_V13_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1412 [1/2] (1.77ns)   --->   "%data_V14_load = load i32* %data_V14_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1413 [1/2] (1.77ns)   --->   "%data_V15_load = load i32* %data_V15_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1414 [1/2] (1.77ns)   --->   "%data_V16_load = load i32* %data_V16_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1415 [1/2] (1.77ns)   --->   "%data_V17_load = load i32* %data_V17_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1416 [1/2] (1.77ns)   --->   "%data_V18_load = load i32* %data_V18_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1417 [1/2] (1.77ns)   --->   "%data_V19_load = load i32* %data_V19_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1418 [1/2] (1.77ns)   --->   "%data_V20_load = load i32* %data_V20_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1419 [1/2] (1.77ns)   --->   "%data_V21_load = load i32* %data_V21_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1420 [1/2] (1.77ns)   --->   "%data_V22_load = load i32* %data_V22_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1421 [1/2] (1.77ns)   --->   "%data_V23_load = load i32* %data_V23_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1422 [1/2] (1.77ns)   --->   "%data_V24_load = load i32* %data_V24_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1423 [1/2] (1.77ns)   --->   "%data_V25_load = load i32* %data_V25_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1424 [1/2] (1.77ns)   --->   "%data_V26_load = load i32* %data_V26_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1425 [1/2] (1.77ns)   --->   "%data_V27_load = load i32* %data_V27_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1426 [1/2] (1.77ns)   --->   "%data_V28_load = load i32* %data_V28_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1427 [1/2] (1.77ns)   --->   "%data_V29_load = load i32* %data_V29_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5632> <RAM>
ST_8 : Operation 1428 [1/1] (0.95ns)   --->   "%tmp_s = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %data_V_load, i32 %data_V1_load, i32 %data_V2_load, i32 %data_V3_load, i32 %data_V4_load, i32 %data_V5_load, i32 %data_V6_load, i32 %data_V7_load, i32 %data_V8_load, i32 %data_V9_load, i32 %data_V10_load, i32 %data_V11_load, i32 %data_V12_load, i32 %data_V13_load, i32 %data_V14_load, i32 %data_V15_load, i32 %data_V16_load, i32 %data_V17_load, i32 %data_V18_load, i32 %data_V19_load, i32 %data_V20_load, i32 %data_V21_load, i32 %data_V22_load, i32 %data_V23_load, i32 %data_V24_load, i32 %data_V25_load, i32 %data_V26_load, i32 %data_V27_load, i32 %data_V28_load, i32 %data_V29_load, i5 %data_V_offset1_read)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1429 [1/1] (0.00ns)   --->   "%mult_3_10_V_cast = sext i26 %tmp_63 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1430 [1/1] (0.00ns)   --->   "%mult_4_10_V_cast = sext i26 %tmp_79 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1431 [1/3] (3.33ns)   --->   "%p_Val2_5 = mul i42 304, %OP1_V_5_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_85 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_5, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1433 [1/3] (3.33ns)   --->   "%p_Val2_5_1 = mul i44 2130, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_86 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_5_1, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1435 [1/3] (3.33ns)   --->   "%p_Val2_5_2 = mul i43 917, %OP1_V_5_cast2" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1436 [1/1] (0.00ns)   --->   "%tmp_87 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_5_2, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1437 [1/3] (3.33ns)   --->   "%p_Val2_5_3 = mul i44 -2396, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_88 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_5_3, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1439 [1/3] (3.33ns)   --->   "%p_Val2_5_4 = mul i44 1522, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1440 [1/1] (0.00ns)   --->   "%tmp_89 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_5_4, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1441 [1/3] (3.33ns)   --->   "%p_Val2_5_5 = mul i44 -1374, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_90 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_5_5, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1443 [1/3] (3.33ns)   --->   "%p_Val2_5_6 = mul i43 784, %OP1_V_5_cast2" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_91 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_5_6, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1445 [1/3] (3.33ns)   --->   "%p_Val2_5_7 = mul i44 -2260, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_92 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_5_7, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1447 [1/3] (3.33ns)   --->   "%p_Val2_5_8 = mul i42 431, %OP1_V_5_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_93 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_5_8, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1449 [1/3] (3.33ns)   --->   "%p_Val2_5_9 = mul i44 -1550, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_94 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_5_9, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp_109_cast = sext i22 %tmp_95 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1452 [1/3] (3.33ns)   --->   "%p_Val2_5_10 = mul i47 26190, %OP1_V_5_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_96 = call i29 @_ssdm_op_PartSelect.i29.i47.i32.i32(i47 %p_Val2_5_10, i32 18, i32 46)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1454 [1/3] (3.33ns)   --->   "%p_Val2_5_11 = mul i42 454, %OP1_V_5_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_97 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_5_11, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1456 [1/3] (3.33ns)   --->   "%p_Val2_5_12 = mul i44 1147, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_98 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_5_12, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1458 [1/3] (3.33ns)   --->   "%p_Val2_5_13 = mul i44 1136, %OP1_V_5_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1459 [1/1] (0.00ns)   --->   "%tmp_99 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_5_13, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1460 [1/3] (3.33ns)   --->   "%p_Val2_6 = mul i40 -101, %OP1_V_6_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_101 = call i22 @_ssdm_op_PartSelect.i22.i40.i32.i32(i40 %p_Val2_6, i32 18, i32 39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1462 [1/3] (3.33ns)   --->   "%p_Val2_6_1 = mul i43 706, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_102 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_6_1, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1464 [1/3] (3.33ns)   --->   "%p_Val2_6_2 = mul i42 -267, %OP1_V_6_cast9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_103 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_6_2, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1466 [1/3] (3.33ns)   --->   "%p_Val2_6_3 = mul i40 69, %OP1_V_6_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_104 = call i22 @_ssdm_op_PartSelect.i22.i40.i32.i32(i40 %p_Val2_6_3, i32 18, i32 39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1468 [1/3] (3.33ns)   --->   "%p_Val2_6_4 = mul i43 785, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_105 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_6_4, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1470 [1/3] (3.33ns)   --->   "%p_Val2_6_5 = mul i37 11, %OP1_V_6_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_106 = call i19 @_ssdm_op_PartSelect.i19.i37.i32.i32(i37 %p_Val2_6_5, i32 18, i32 36)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1472 [1/3] (3.33ns)   --->   "%p_Val2_6_6 = mul i44 1083, %OP1_V_6_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_107 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_6_6, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1474 [1/3] (3.33ns)   --->   "%p_Val2_6_7 = mul i43 -759, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_108 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_6_7, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1476 [1/3] (3.33ns)   --->   "%p_Val2_6_s = mul i41 171, %OP1_V_6_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_111 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_6_s, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1478 [1/3] (3.33ns)   --->   "%p_Val2_6_9 = mul i48 -44903, %OP1_V_6_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_112 = call i30 @_ssdm_op_PartSelect.i30.i48.i32.i32(i48 %p_Val2_6_9, i32 18, i32 47)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1480 [1/3] (3.33ns)   --->   "%p_Val2_6_10 = mul i39 -57, %OP1_V_6_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_113 = call i21 @_ssdm_op_PartSelect.i21.i39.i32.i32(i39 %p_Val2_6_10, i32 18, i32 38)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1482 [1/3] (3.33ns)   --->   "%p_Val2_6_11 = mul i42 -306, %OP1_V_6_cast9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_114 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_6_11, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1484 [1/3] (3.33ns)   --->   "%p_Val2_6_12 = mul i43 -517, %OP1_V_6_cast1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_115 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_6_12, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1486 [2/3] (3.33ns)   --->   "%p_Val2_s_41 = mul i41 154, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1487 [2/3] (3.33ns)   --->   "%p_Val2_79_1 = mul i44 -1482, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1488 [2/3] (3.33ns)   --->   "%p_Val2_79_2 = mul i41 -169, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1489 [2/3] (3.33ns)   --->   "%p_Val2_79_3 = mul i42 -402, %OP1_V_7_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1490 [2/3] (3.33ns)   --->   "%p_Val2_79_4 = mul i42 -484, %OP1_V_7_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1491 [2/3] (3.33ns)   --->   "%p_Val2_79_5 = mul i41 -133, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1492 [2/3] (3.33ns)   --->   "%p_Val2_79_6 = mul i44 -1793, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1493 [2/3] (3.33ns)   --->   "%p_Val2_79_7 = mul i40 125, %OP1_V_7_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1494 [2/3] (3.33ns)   --->   "%p_Val2_79_8 = mul i41 228, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1495 [2/3] (3.33ns)   --->   "%p_Val2_79_9 = mul i42 -325, %OP1_V_7_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1496 [2/3] (3.33ns)   --->   "%p_Val2_79_s = mul i43 549, %OP1_V_7_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1497 [2/3] (3.33ns)   --->   "%p_Val2_79_10 = mul i44 2761, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1498 [2/3] (3.33ns)   --->   "%p_Val2_79_11 = mul i44 -1034, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1499 [2/3] (3.33ns)   --->   "%p_Val2_79_12 = mul i43 738, %OP1_V_7_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1500 [2/3] (3.33ns)   --->   "%p_Val2_79_13 = mul i43 529, %OP1_V_7_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1501 [2/3] (3.33ns)   --->   "%p_Val2_7 = mul i43 882, %OP1_V_8_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1502 [2/3] (3.33ns)   --->   "%p_Val2_811_1 = mul i41 231, %OP1_V_8_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1503 [2/3] (3.33ns)   --->   "%p_Val2_811_3 = mul i44 1497, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1504 [2/3] (3.33ns)   --->   "%p_Val2_811_4 = mul i44 -1660, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1505 [2/3] (3.33ns)   --->   "%p_Val2_811_6 = mul i43 -983, %OP1_V_8_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1506 [2/3] (3.33ns)   --->   "%p_Val2_811_7 = mul i44 1241, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1507 [2/3] (3.33ns)   --->   "%p_Val2_811_8 = mul i41 -234, %OP1_V_8_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1508 [2/3] (3.33ns)   --->   "%p_Val2_811_9 = mul i42 449, %OP1_V_8_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1509 [2/3] (3.33ns)   --->   "%p_Val2_811_s = mul i44 -2469, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1510 [2/3] (3.33ns)   --->   "%p_Val2_811_2 = mul i44 1263, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1511 [2/3] (3.33ns)   --->   "%p_Val2_811_10 = mul i44 2168, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1512 [2/3] (3.33ns)   --->   "%p_Val2_811_11 = mul i41 234, %OP1_V_8_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1513 [2/3] (3.33ns)   --->   "%p_Val2_811_12 = mul i44 1124, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1514 [1/1] (0.00ns)   --->   "%OP1_V_9_cast4 = sext i32 %tmp_147 to i45" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1515 [1/1] (0.00ns)   --->   "%OP1_V_9_cast5 = sext i32 %tmp_147 to i40" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1516 [1/1] (0.00ns)   --->   "%OP1_V_9_cast6 = sext i32 %tmp_147 to i42" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1517 [1/1] (0.00ns)   --->   "%OP1_V_9_cast7 = sext i32 %tmp_147 to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1518 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = sext i32 %tmp_147 to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1519 [3/3] (3.33ns)   --->   "%p_Val2_8 = mul i43 -746, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1520 [3/3] (3.33ns)   --->   "%p_Val2_912_1 = mul i43 -875, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1521 [3/3] (3.33ns)   --->   "%p_Val2_912_2 = mul i44 1475, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1522 [3/3] (3.33ns)   --->   "%p_Val2_912_3 = mul i43 -850, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1523 [3/3] (3.33ns)   --->   "%p_Val2_912_4 = mul i44 -1564, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1524 [3/3] (3.33ns)   --->   "%p_Val2_912_5 = mul i43 -568, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1525 [3/3] (3.33ns)   --->   "%p_Val2_912_6 = mul i42 -319, %OP1_V_9_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1526 [3/3] (3.33ns)   --->   "%p_Val2_912_7 = mul i43 -649, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1527 [3/3] (3.33ns)   --->   "%p_Val2_912_8 = mul i40 -118, %OP1_V_9_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1528 [3/3] (3.33ns)   --->   "%p_Val2_912_9 = mul i44 -1198, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1529 [3/3] (3.33ns)   --->   "%p_Val2_912_s = mul i44 2158, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1530 [3/3] (3.33ns)   --->   "%p_Val2_912_10 = mul i45 4521, %OP1_V_9_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1531 [3/3] (3.33ns)   --->   "%p_Val2_912_11 = mul i44 -1242, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1532 [3/3] (3.33ns)   --->   "%p_Val2_912_12 = mul i44 -1508, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1533 [3/3] (3.33ns)   --->   "%p_Val2_912_13 = mul i44 -1490, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1534 [1/1] (0.00ns)   --->   "%OP1_V_10_cast4 = sext i32 %tmp_163 to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1535 [1/1] (0.00ns)   --->   "%OP1_V_10_cast = sext i32 %tmp_163 to i42" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1536 [3/3] (3.33ns)   --->   "%p_Val2_9 = mul i44 2619, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1537 [3/3] (3.33ns)   --->   "%p_Val2_10_1 = mul i44 1579, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1538 [3/3] (3.33ns)   --->   "%p_Val2_10_2 = mul i44 -2352, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1539 [3/3] (3.33ns)   --->   "%p_Val2_10_3 = mul i44 1547, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1540 [3/3] (3.33ns)   --->   "%p_Val2_10_4 = mul i44 1637, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1541 [3/3] (3.33ns)   --->   "%p_Val2_10_5 = mul i44 -1749, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1542 [3/3] (3.33ns)   --->   "%p_Val2_10_6 = mul i42 321, %OP1_V_10_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1543 [3/3] (3.33ns)   --->   "%p_Val2_10_8 = mul i44 2888, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1544 [3/3] (3.33ns)   --->   "%p_Val2_10_9 = mul i44 1037, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1545 [3/3] (3.33ns)   --->   "%p_Val2_10_s = mul i44 -3911, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1546 [3/3] (3.33ns)   --->   "%p_Val2_10_7 = mul i42 -379, %OP1_V_10_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1547 [3/3] (3.33ns)   --->   "%p_Val2_10_10 = mul i44 3535, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1548 [3/3] (3.33ns)   --->   "%p_Val2_10_11 = mul i44 2976, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1549 [1/1] (0.00ns)   --->   "%p_shl = call i42 @_ssdm_op_BitConcatenate.i42.i32.i10(i32 %tmp_163, i10 0)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1550 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i42 %p_shl to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1551 [1/1] (0.00ns)   --->   "%p_shl1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_163, i2 0)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1552 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i34 %p_shl1 to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_8 : Operation 1553 [1/1] (1.57ns)   --->   "%p_Val2_10_12 = sub i43 %p_shl_cast, %p_shl1_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_177 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_10_12, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_8 : Operation 1555 [1/1] (1.46ns)   --->   "%tmp111 = add i27 %tmp_109_cast, %mult_4_10_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp111_cast = sext i27 %tmp111 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_8 : Operation 1557 [1/1] (1.46ns)   --->   "%tmp110 = add i28 %mult_3_10_V_cast, %tmp111_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.33ns
ST_9 : Operation 1558 [1/1] (0.00ns)   --->   "%OP1_V_cast4 = sext i32 %tmp_s to i43" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1559 [1/1] (0.00ns)   --->   "%OP1_V_cast5 = sext i32 %tmp_s to i47" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1560 [1/1] (0.00ns)   --->   "%OP1_V_cast6 = sext i32 %tmp_s to i45" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1561 [1/1] (0.00ns)   --->   "%OP1_V_cast7 = sext i32 %tmp_s to i44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1562 [1/1] (0.00ns)   --->   "%OP1_V_cast8 = sext i32 %tmp_s to i46" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1563 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %tmp_s to i48" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1564 [3/3] (3.33ns)   --->   "%p_Val2_s = mul i48 -37470, %OP1_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1565 [3/3] (3.33ns)   --->   "%p_Val2_0_1 = mul i46 10582, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1566 [3/3] (3.33ns)   --->   "%p_Val2_0_2 = mul i46 -13468, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1567 [3/3] (3.33ns)   --->   "%p_Val2_0_3 = mul i44 3126, %OP1_V_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1568 [3/3] (3.33ns)   --->   "%p_Val2_0_4 = mul i45 6626, %OP1_V_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1569 [3/3] (3.33ns)   --->   "%p_Val2_0_5 = mul i46 -10705, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1570 [3/3] (3.33ns)   --->   "%p_Val2_0_6 = mul i47 -16441, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1571 [3/3] (3.33ns)   --->   "%p_Val2_0_7 = mul i47 17793, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1572 [3/3] (3.33ns)   --->   "%p_Val2_0_8 = mul i47 -20159, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1573 [3/3] (3.33ns)   --->   "%p_Val2_0_9 = mul i47 17905, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1574 [3/3] (3.33ns)   --->   "%p_Val2_0_s = mul i45 4866, %OP1_V_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1575 [3/3] (3.33ns)   --->   "%p_Val2_0_10 = mul i46 10308, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1576 [3/3] (3.33ns)   --->   "%p_Val2_0_11 = mul i43 -731, %OP1_V_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1577 [3/3] (3.33ns)   --->   "%p_Val2_0_12 = mul i47 -23510, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1578 [3/3] (3.33ns)   --->   "%p_Val2_0_13 = mul i48 -40297, %OP1_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1579 [1/1] (0.00ns)   --->   "%mult_3_0_V_cast = sext i26 %tmp_53 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1580 [1/1] (0.00ns)   --->   "%mult_3_1_V_cast = sext i26 %tmp_54 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1581 [1/1] (0.00ns)   --->   "%mult_3_2_V_cast = sext i22 %tmp_55 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1582 [1/1] (0.00ns)   --->   "%mult_3_3_V_cast = sext i25 %tmp_56 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1583 [1/1] (0.00ns)   --->   "%mult_3_4_V_cast = sext i26 %tmp_57 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1584 [1/1] (0.00ns)   --->   "%mult_3_5_V_cast = sext i27 %tmp_58 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1585 [1/1] (0.00ns)   --->   "%mult_3_6_V_cast = sext i26 %tmp_59 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1586 [1/1] (0.00ns)   --->   "%mult_3_7_V_cast = sext i26 %tmp_60 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1587 [1/1] (0.00ns)   --->   "%mult_3_8_V_cast = sext i26 %tmp_61 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1588 [1/1] (0.00ns)   --->   "%mult_3_9_V_cast = sext i26 %tmp_62 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1589 [1/1] (0.00ns)   --->   "%mult_3_11_V_cast = sext i27 %tmp_64 to i30" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1590 [1/1] (0.00ns)   --->   "%mult_3_12_V_cast = sext i24 %tmp_65 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1591 [1/1] (0.00ns)   --->   "%mult_3_13_V_cast = sext i26 %tmp_66 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1592 [1/1] (0.00ns)   --->   "%mult_3_14_V_cast = sext i21 %tmp_67 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1593 [1/1] (0.00ns)   --->   "%mult_4_0_V_cast = sext i25 %tmp_69 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1594 [1/1] (0.00ns)   --->   "%mult_4_1_V_cast = sext i24 %tmp_70 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1595 [1/1] (0.00ns)   --->   "%mult_4_2_V_cast = sext i26 %tmp_71 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1596 [1/1] (0.00ns)   --->   "%mult_4_3_V_cast = sext i26 %tmp_72 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1597 [1/1] (0.00ns)   --->   "%mult_4_4_V_cast = sext i25 %tmp_73 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1598 [1/1] (0.00ns)   --->   "%mult_4_5_V_cast = sext i24 %tmp_74 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1599 [1/1] (0.00ns)   --->   "%mult_4_6_V_cast = sext i26 %tmp_75 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1600 [1/1] (0.00ns)   --->   "%mult_4_7_V_cast = sext i25 %tmp_76 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1601 [1/1] (0.00ns)   --->   "%mult_4_8_V_cast = sext i26 %tmp_77 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1602 [1/1] (0.00ns)   --->   "%mult_4_9_V_cast = sext i26 %tmp_78 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1603 [1/1] (0.00ns)   --->   "%mult_4_11_V_cast = sext i26 %tmp_80 to i30" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1604 [1/1] (0.00ns)   --->   "%mult_4_12_V_cast = sext i23 %tmp_81 to i25" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1605 [1/1] (0.00ns)   --->   "%mult_4_13_V_cast = sext i26 %tmp_82 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1606 [1/1] (0.00ns)   --->   "%mult_4_14_V_cast = sext i25 %tmp_83 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1607 [1/1] (0.00ns)   --->   "%mult_5_0_V_cast = sext i24 %tmp_85 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1608 [1/1] (0.00ns)   --->   "%mult_5_1_V_cast = sext i26 %tmp_86 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1609 [1/1] (0.00ns)   --->   "%mult_5_2_V_cast = sext i25 %tmp_87 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1610 [1/1] (0.00ns)   --->   "%mult_5_3_V_cast = sext i26 %tmp_88 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_97_cast = sext i26 %tmp_89 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_99_cast = sext i26 %tmp_90 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_101_cast = sext i25 %tmp_91 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_103_cast = sext i26 %tmp_92 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1615 [1/1] (0.00ns)   --->   "%tmp_105_cast = sext i24 %tmp_93 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_107_cast = sext i26 %tmp_94 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1617 [1/1] (0.00ns)   --->   "%tmp_111_cast = sext i29 %tmp_96 to i30" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp_113_cast = sext i24 %tmp_97 to i25" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1619 [1/1] (0.00ns)   --->   "%tmp_115_cast = sext i26 %tmp_98 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_117_cast = sext i26 %tmp_99 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1621 [1/3] (3.33ns)   --->   "%p_Val2_s_41 = mul i41 154, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_117 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_s_41, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1623 [1/3] (3.33ns)   --->   "%p_Val2_79_1 = mul i44 -1482, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1624 [1/1] (0.00ns)   --->   "%tmp_118 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_79_1, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1625 [1/3] (3.33ns)   --->   "%p_Val2_79_2 = mul i41 -169, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_119 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_79_2, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1627 [1/3] (3.33ns)   --->   "%p_Val2_79_3 = mul i42 -402, %OP1_V_7_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1628 [1/1] (0.00ns)   --->   "%tmp_120 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_79_3, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1629 [1/3] (3.33ns)   --->   "%p_Val2_79_4 = mul i42 -484, %OP1_V_7_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_121 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_79_4, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1631 [1/3] (3.33ns)   --->   "%p_Val2_79_5 = mul i41 -133, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp_122 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_79_5, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1633 [1/3] (3.33ns)   --->   "%p_Val2_79_6 = mul i44 -1793, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_123 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_79_6, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1635 [1/3] (3.33ns)   --->   "%p_Val2_79_7 = mul i40 125, %OP1_V_7_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_124 = call i22 @_ssdm_op_PartSelect.i22.i40.i32.i32(i40 %p_Val2_79_7, i32 18, i32 39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1637 [1/3] (3.33ns)   --->   "%p_Val2_79_8 = mul i41 228, %OP1_V_7_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1638 [1/1] (0.00ns)   --->   "%tmp_125 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_79_8, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1639 [1/3] (3.33ns)   --->   "%p_Val2_79_9 = mul i42 -325, %OP1_V_7_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_126 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_79_9, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1641 [1/3] (3.33ns)   --->   "%p_Val2_79_s = mul i43 549, %OP1_V_7_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_127 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_79_s, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1643 [1/3] (3.33ns)   --->   "%p_Val2_79_10 = mul i44 2761, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_128 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_79_10, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1645 [1/3] (3.33ns)   --->   "%p_Val2_79_11 = mul i44 -1034, %OP1_V_7_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_129 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_79_11, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1647 [1/3] (3.33ns)   --->   "%p_Val2_79_12 = mul i43 738, %OP1_V_7_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_130 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_79_12, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1649 [1/3] (3.33ns)   --->   "%p_Val2_79_13 = mul i43 529, %OP1_V_7_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_131 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_79_13, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1651 [1/3] (3.33ns)   --->   "%p_Val2_7 = mul i43 882, %OP1_V_8_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_133 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_7, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1653 [1/3] (3.33ns)   --->   "%p_Val2_811_1 = mul i41 231, %OP1_V_8_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp_134 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_811_1, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1655 [1/3] (3.33ns)   --->   "%p_Val2_811_3 = mul i44 1497, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_135 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_811_3, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1657 [1/3] (3.33ns)   --->   "%p_Val2_811_4 = mul i44 -1660, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_136 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_811_4, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1659 [1/3] (3.33ns)   --->   "%p_Val2_811_6 = mul i43 -983, %OP1_V_8_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_138 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_811_6, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1661 [1/3] (3.33ns)   --->   "%p_Val2_811_7 = mul i44 1241, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp_139 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_811_7, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1663 [1/3] (3.33ns)   --->   "%p_Val2_811_8 = mul i41 -234, %OP1_V_8_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_140 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_811_8, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1665 [1/3] (3.33ns)   --->   "%p_Val2_811_9 = mul i42 449, %OP1_V_8_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_141 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_811_9, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1667 [1/3] (3.33ns)   --->   "%p_Val2_811_s = mul i44 -2469, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_142 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_811_s, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1669 [1/3] (3.33ns)   --->   "%p_Val2_811_2 = mul i44 1263, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_143 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_811_2, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1671 [1/3] (3.33ns)   --->   "%p_Val2_811_10 = mul i44 2168, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1672 [1/1] (0.00ns)   --->   "%tmp_144 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_811_10, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1673 [1/3] (3.33ns)   --->   "%p_Val2_811_11 = mul i41 234, %OP1_V_8_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_145 = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %p_Val2_811_11, i32 18, i32 40)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1675 [1/3] (3.33ns)   --->   "%p_Val2_811_12 = mul i44 1124, %OP1_V_8_cast3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp_146 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_811_12, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_9 : Operation 1677 [2/3] (3.33ns)   --->   "%p_Val2_8 = mul i43 -746, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1678 [2/3] (3.33ns)   --->   "%p_Val2_912_1 = mul i43 -875, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1679 [2/3] (3.33ns)   --->   "%p_Val2_912_2 = mul i44 1475, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1680 [2/3] (3.33ns)   --->   "%p_Val2_912_3 = mul i43 -850, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1681 [2/3] (3.33ns)   --->   "%p_Val2_912_4 = mul i44 -1564, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1682 [2/3] (3.33ns)   --->   "%p_Val2_912_5 = mul i43 -568, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1683 [2/3] (3.33ns)   --->   "%p_Val2_912_6 = mul i42 -319, %OP1_V_9_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1684 [2/3] (3.33ns)   --->   "%p_Val2_912_7 = mul i43 -649, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1685 [2/3] (3.33ns)   --->   "%p_Val2_912_8 = mul i40 -118, %OP1_V_9_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1686 [2/3] (3.33ns)   --->   "%p_Val2_912_9 = mul i44 -1198, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1687 [2/3] (3.33ns)   --->   "%p_Val2_912_s = mul i44 2158, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1688 [2/3] (3.33ns)   --->   "%p_Val2_912_10 = mul i45 4521, %OP1_V_9_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1689 [2/3] (3.33ns)   --->   "%p_Val2_912_11 = mul i44 -1242, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1690 [2/3] (3.33ns)   --->   "%p_Val2_912_12 = mul i44 -1508, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1691 [2/3] (3.33ns)   --->   "%p_Val2_912_13 = mul i44 -1490, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1692 [2/3] (3.33ns)   --->   "%p_Val2_9 = mul i44 2619, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1693 [2/3] (3.33ns)   --->   "%p_Val2_10_1 = mul i44 1579, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1694 [2/3] (3.33ns)   --->   "%p_Val2_10_2 = mul i44 -2352, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1695 [2/3] (3.33ns)   --->   "%p_Val2_10_3 = mul i44 1547, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1696 [2/3] (3.33ns)   --->   "%p_Val2_10_4 = mul i44 1637, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1697 [2/3] (3.33ns)   --->   "%p_Val2_10_5 = mul i44 -1749, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1698 [2/3] (3.33ns)   --->   "%p_Val2_10_6 = mul i42 321, %OP1_V_10_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1699 [2/3] (3.33ns)   --->   "%p_Val2_10_8 = mul i44 2888, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1700 [2/3] (3.33ns)   --->   "%p_Val2_10_9 = mul i44 1037, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1701 [2/3] (3.33ns)   --->   "%p_Val2_10_s = mul i44 -3911, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1702 [2/3] (3.33ns)   --->   "%p_Val2_10_7 = mul i42 -379, %OP1_V_10_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1703 [2/3] (3.33ns)   --->   "%p_Val2_10_10 = mul i44 3535, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1704 [2/3] (3.33ns)   --->   "%p_Val2_10_11 = mul i44 2976, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1705 [1/1] (1.45ns)   --->   "%tmp11 = add i26 %mult_5_0_V_cast, %mult_4_0_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i26 %tmp11 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1707 [1/1] (1.46ns)   --->   "%tmp10 = add i27 %mult_3_0_V_cast, %tmp11_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1708 [1/1] (1.46ns)   --->   "%tmp21 = add i27 %mult_5_1_V_cast, %mult_4_1_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp21_cast = sext i27 %tmp21 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1710 [1/1] (1.46ns)   --->   "%tmp20 = add i28 %mult_3_1_V_cast, %tmp21_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp31 = add i27 %mult_5_2_V_cast, %mult_4_2_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1712 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp30 = add i27 %mult_3_2_V_cast, %tmp31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1713 [1/1] (1.46ns)   --->   "%tmp41 = add i27 %mult_5_3_V_cast, %mult_4_3_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp41_cast = sext i27 %tmp41 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1715 [1/1] (1.46ns)   --->   "%tmp40 = add i28 %mult_3_3_V_cast, %tmp41_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1716 [1/1] (1.46ns)   --->   "%tmp51 = add i27 %tmp_97_cast, %mult_4_4_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp51_cast = sext i27 %tmp51 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1718 [1/1] (1.46ns)   --->   "%tmp50 = add i28 %mult_3_4_V_cast, %tmp51_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1719 [1/1] (1.46ns)   --->   "%tmp61 = add i27 %tmp_99_cast, %mult_4_5_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp61_cast = sext i27 %tmp61 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1721 [1/1] (1.46ns)   --->   "%tmp60 = add i28 %mult_3_5_V_cast, %tmp61_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1722 [1/1] (1.46ns)   --->   "%tmp71 = add i27 %tmp_101_cast, %mult_4_6_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp71_cast = sext i27 %tmp71 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1724 [1/1] (1.46ns)   --->   "%tmp70 = add i28 %mult_3_6_V_cast, %tmp71_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1725 [1/1] (1.46ns)   --->   "%tmp81 = add i27 %tmp_103_cast, %mult_4_7_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp81_cast = sext i27 %tmp81 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1727 [1/1] (1.46ns)   --->   "%tmp80 = add i28 %mult_3_7_V_cast, %tmp81_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1728 [1/1] (1.46ns)   --->   "%tmp91 = add i27 %tmp_105_cast, %mult_4_8_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1729 [1/1] (0.00ns)   --->   "%tmp91_cast = sext i27 %tmp91 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1730 [1/1] (1.46ns)   --->   "%tmp90 = add i28 %mult_3_8_V_cast, %tmp91_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1731 [1/1] (1.46ns)   --->   "%tmp101 = add i27 %tmp_107_cast, %mult_4_9_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1732 [1/1] (0.00ns)   --->   "%tmp101_cast = sext i27 %tmp101 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1733 [1/1] (1.46ns)   --->   "%tmp100 = add i28 %mult_3_9_V_cast, %tmp101_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp121 = add i30 %tmp_111_cast, %mult_4_11_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1735 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%tmp120 = add i30 %mult_3_11_V_cast, %tmp121" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1736 [1/1] (1.45ns)   --->   "%tmp131 = add i25 %tmp_113_cast, %mult_4_12_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp131_cast = sext i25 %tmp131 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1738 [1/1] (1.45ns)   --->   "%tmp130 = add i26 %mult_3_12_V_cast, %tmp131_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1739 [1/1] (1.46ns)   --->   "%tmp141 = add i27 %tmp_115_cast, %mult_4_13_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp141_cast = sext i27 %tmp141 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_9 : Operation 1741 [1/1] (1.46ns)   --->   "%tmp140 = add i28 %mult_3_13_V_cast, %tmp141_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp151 = add i27 %tmp_117_cast, %mult_4_14_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1743 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp150 = add i27 %mult_3_14_V_cast, %tmp151" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 10> : 3.33ns
ST_10 : Operation 1744 [2/3] (3.33ns)   --->   "%p_Val2_s = mul i48 -37470, %OP1_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1745 [2/3] (3.33ns)   --->   "%p_Val2_0_1 = mul i46 10582, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1746 [2/3] (3.33ns)   --->   "%p_Val2_0_2 = mul i46 -13468, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1747 [2/3] (3.33ns)   --->   "%p_Val2_0_3 = mul i44 3126, %OP1_V_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1748 [2/3] (3.33ns)   --->   "%p_Val2_0_4 = mul i45 6626, %OP1_V_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1749 [2/3] (3.33ns)   --->   "%p_Val2_0_5 = mul i46 -10705, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1750 [2/3] (3.33ns)   --->   "%p_Val2_0_6 = mul i47 -16441, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1751 [2/3] (3.33ns)   --->   "%p_Val2_0_7 = mul i47 17793, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1752 [2/3] (3.33ns)   --->   "%p_Val2_0_8 = mul i47 -20159, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1753 [2/3] (3.33ns)   --->   "%p_Val2_0_9 = mul i47 17905, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1754 [2/3] (3.33ns)   --->   "%p_Val2_0_s = mul i45 4866, %OP1_V_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1755 [2/3] (3.33ns)   --->   "%p_Val2_0_10 = mul i46 10308, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1756 [2/3] (3.33ns)   --->   "%p_Val2_0_11 = mul i43 -731, %OP1_V_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1757 [2/3] (3.33ns)   --->   "%p_Val2_0_12 = mul i47 -23510, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1758 [2/3] (3.33ns)   --->   "%p_Val2_0_13 = mul i48 -40297, %OP1_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_120_cast = sext i22 %tmp_101 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_122_cast = sext i25 %tmp_102 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1761 [1/1] (0.00ns)   --->   "%tmp_124_cast = sext i24 %tmp_103 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_126_cast = sext i22 %tmp_104 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_128_cast = sext i25 %tmp_105 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_130_cast = sext i19 %tmp_106 to i24" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_134_cast = sext i25 %tmp_108 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_136_cast = sext i23 %tmp_109 to i25" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1767 [1/1] (0.00ns)   --->   "%tmp_25_6_9_cast = sext i15 %tmp_110 to i17" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp_139_cast = sext i23 %tmp_111 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_143_cast = sext i21 %tmp_113 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_145_cast = sext i24 %tmp_114 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1771 [1/1] (0.00ns)   --->   "%tmp_147_cast = sext i25 %tmp_115 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1772 [1/1] (0.00ns)   --->   "%tmp_150_cast = sext i23 %tmp_117 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_152_cast = sext i26 %tmp_118 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp_154_cast = sext i23 %tmp_119 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1775 [1/1] (0.00ns)   --->   "%tmp_156_cast = sext i24 %tmp_120 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_158_cast = sext i24 %tmp_121 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1777 [1/1] (0.00ns)   --->   "%tmp_160_cast = sext i23 %tmp_122 to i24" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_162_cast = sext i26 %tmp_123 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_164_cast = sext i22 %tmp_124 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_166_cast = sext i23 %tmp_125 to i24" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_170_cast = sext i25 %tmp_127 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_172_cast = sext i26 %tmp_128 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_174_cast = sext i26 %tmp_129 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_176_cast = sext i25 %tmp_130 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1785 [1/1] (0.00ns)   --->   "%tmp_178_cast = sext i25 %tmp_131 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_181_cast = sext i25 %tmp_133 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_183_cast = sext i23 %tmp_134 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_185_cast = sext i26 %tmp_135 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1789 [1/1] (0.00ns)   --->   "%tmp_187_cast = sext i26 %tmp_136 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_189_cast = sext i22 %tmp_137 to i24" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_191_cast = sext i25 %tmp_138 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_193_cast = sext i26 %tmp_139 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1793 [1/1] (0.00ns)   --->   "%tmp_195_cast = sext i23 %tmp_140 to i24" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1794 [1/1] (0.00ns)   --->   "%tmp_199_cast = sext i26 %tmp_142 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1795 [1/1] (0.00ns)   --->   "%tmp_201_cast = sext i26 %tmp_143 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_203_cast = sext i26 %tmp_144 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_205_cast = sext i23 %tmp_145 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_207_cast = sext i26 %tmp_146 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1799 [1/3] (3.33ns)   --->   "%p_Val2_8 = mul i43 -746, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1800 [1/1] (0.00ns)   --->   "%tmp_148 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_8, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1801 [1/3] (3.33ns)   --->   "%p_Val2_912_1 = mul i43 -875, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1802 [1/1] (0.00ns)   --->   "%tmp_149 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_912_1, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1803 [1/3] (3.33ns)   --->   "%p_Val2_912_2 = mul i44 1475, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_150 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_912_2, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1805 [1/3] (3.33ns)   --->   "%p_Val2_912_3 = mul i43 -850, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1806 [1/1] (0.00ns)   --->   "%tmp_151 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_912_3, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1807 [1/3] (3.33ns)   --->   "%p_Val2_912_4 = mul i44 -1564, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_152 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_912_4, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1809 [1/3] (3.33ns)   --->   "%p_Val2_912_5 = mul i43 -568, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_153 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_912_5, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1811 [1/3] (3.33ns)   --->   "%p_Val2_912_6 = mul i42 -319, %OP1_V_9_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_154 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_912_6, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1813 [1/3] (3.33ns)   --->   "%p_Val2_912_7 = mul i43 -649, %OP1_V_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_155 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_912_7, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1815 [1/3] (3.33ns)   --->   "%p_Val2_912_8 = mul i40 -118, %OP1_V_9_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_156 = call i22 @_ssdm_op_PartSelect.i22.i40.i32.i32(i40 %p_Val2_912_8, i32 18, i32 39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1817 [1/3] (3.33ns)   --->   "%p_Val2_912_9 = mul i44 -1198, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_157 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_912_9, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1819 [1/3] (3.33ns)   --->   "%p_Val2_912_s = mul i44 2158, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1820 [1/1] (0.00ns)   --->   "%tmp_158 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_912_s, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1821 [1/3] (3.33ns)   --->   "%p_Val2_912_10 = mul i45 4521, %OP1_V_9_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_159 = call i27 @_ssdm_op_PartSelect.i27.i45.i32.i32(i45 %p_Val2_912_10, i32 18, i32 44)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1823 [1/3] (3.33ns)   --->   "%p_Val2_912_11 = mul i44 -1242, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_160 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_912_11, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1825 [1/3] (3.33ns)   --->   "%p_Val2_912_12 = mul i44 -1508, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_161 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_912_12, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1827 [1/3] (3.33ns)   --->   "%p_Val2_912_13 = mul i44 -1490, %OP1_V_9_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1828 [1/1] (0.00ns)   --->   "%tmp_162 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_912_13, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1829 [1/3] (3.33ns)   --->   "%p_Val2_9 = mul i44 2619, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_164 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_9, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1831 [1/3] (3.33ns)   --->   "%p_Val2_10_1 = mul i44 1579, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1832 [1/1] (0.00ns)   --->   "%tmp_165 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_1, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1833 [1/3] (3.33ns)   --->   "%p_Val2_10_2 = mul i44 -2352, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_166 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_2, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1835 [1/3] (3.33ns)   --->   "%p_Val2_10_3 = mul i44 1547, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_167 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_3, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1837 [1/3] (3.33ns)   --->   "%p_Val2_10_4 = mul i44 1637, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1838 [1/1] (0.00ns)   --->   "%tmp_168 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_4, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1839 [1/3] (3.33ns)   --->   "%p_Val2_10_5 = mul i44 -1749, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_169 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_5, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1841 [1/3] (3.33ns)   --->   "%p_Val2_10_6 = mul i42 321, %OP1_V_10_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_170 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_10_6, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1843 [1/3] (3.33ns)   --->   "%p_Val2_10_8 = mul i44 2888, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_171 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_8, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1845 [1/3] (3.33ns)   --->   "%p_Val2_10_9 = mul i44 1037, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_172 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_9, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1847 [1/3] (3.33ns)   --->   "%p_Val2_10_s = mul i44 -3911, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1848 [1/1] (0.00ns)   --->   "%tmp_173 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_s, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1849 [1/3] (3.33ns)   --->   "%p_Val2_10_7 = mul i42 -379, %OP1_V_10_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_174 = call i24 @_ssdm_op_PartSelect.i24.i42.i32.i32(i42 %p_Val2_10_7, i32 18, i32 41)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1851 [1/3] (3.33ns)   --->   "%p_Val2_10_10 = mul i44 3535, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_175 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_10, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1853 [1/3] (3.33ns)   --->   "%p_Val2_10_11 = mul i44 2976, %OP1_V_10_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_176 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_10_11, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_10 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_267_cast = sext i25 %tmp_177 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_10 : Operation 1856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i26 %tmp_181_cast, %tmp_150_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1857 [1/1] (1.04ns) (root node of TernaryAdder)   --->   "%tmp13 = add i26 %tmp_120_cast, %tmp14" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i27 %tmp_183_cast, %tmp_152_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1859 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp23 = add i27 %tmp_122_cast, %tmp24" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i26 %tmp_181_cast, %tmp_154_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1861 [1/1] (1.04ns) (root node of TernaryAdder)   --->   "%tmp33 = add i26 %tmp_124_cast, %tmp34" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp44 = add i27 %tmp_185_cast, %tmp_156_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1863 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp43 = add i27 %tmp_126_cast, %tmp44" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp54 = add i27 %tmp_187_cast, %tmp_158_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1865 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp53 = add i27 %tmp_128_cast, %tmp54" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp64 = add i24 %tmp_189_cast, %tmp_160_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1867 [1/1] (1.03ns) (root node of TernaryAdder)   --->   "%tmp63 = add i24 %tmp_130_cast, %tmp64" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1868 [1/1] (1.46ns)   --->   "%tmp74 = add i27 %tmp_191_cast, %tmp_162_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp84 = add i27 %tmp_193_cast, %tmp_164_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1870 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp83 = add i27 %tmp_134_cast, %tmp84" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1871 [1/1] (1.44ns)   --->   "%tmp94 = add i24 %tmp_195_cast, %tmp_166_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp94_cast = sext i24 %tmp94 to i25" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_10 : Operation 1873 [1/1] (1.45ns)   --->   "%tmp93 = add i25 %tmp_136_cast, %tmp94_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1874 [1/1] (1.42ns)   --->   "%tmp106 = add i17 -41170, %tmp_25_6_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp114 = add i27 %tmp_199_cast, %tmp_170_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1876 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp113 = add i27 %tmp_139_cast, %tmp114" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1877 [1/1] (1.46ns)   --->   "%tmp124 = add i27 %tmp_201_cast, %tmp_172_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1878 [1/1] (1.46ns)   --->   "%tmp134 = add i27 %tmp_203_cast, %tmp_174_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp134_cast = sext i27 %tmp134 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_10 : Operation 1880 [1/1] (1.46ns)   --->   "%tmp133 = add i28 %tmp_143_cast, %tmp134_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp144 = add i26 %tmp_205_cast, %tmp_176_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1882 [1/1] (1.04ns) (root node of TernaryAdder)   --->   "%tmp143 = add i26 %tmp_145_cast, %tmp144" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp154 = add i27 %tmp_207_cast, %tmp_178_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1884 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp153 = add i27 %tmp_147_cast, %tmp154" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1885 [1/1] (1.45ns)   --->   "%tmp156 = add i26 184404, %tmp_267_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.33ns
ST_11 : Operation 1886 [1/3] (3.33ns)   --->   "%p_Val2_s = mul i48 -37470, %OP1_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_14 = call i30 @_ssdm_op_PartSelect.i30.i48.i32.i32(i48 %p_Val2_s, i32 18, i32 47)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1888 [1/3] (3.33ns)   --->   "%p_Val2_0_1 = mul i46 10582, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_15 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_0_1, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1890 [1/3] (3.33ns)   --->   "%p_Val2_0_2 = mul i46 -13468, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1891 [1/1] (0.00ns)   --->   "%tmp_7 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_0_2, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1892 [1/3] (3.33ns)   --->   "%p_Val2_0_3 = mul i44 3126, %OP1_V_cast7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_26 = call i26 @_ssdm_op_PartSelect.i26.i44.i32.i32(i44 %p_Val2_0_3, i32 18, i32 43)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1894 [1/3] (3.33ns)   --->   "%p_Val2_0_4 = mul i45 6626, %OP1_V_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_27 = call i27 @_ssdm_op_PartSelect.i27.i45.i32.i32(i45 %p_Val2_0_4, i32 18, i32 44)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1896 [1/3] (3.33ns)   --->   "%p_Val2_0_5 = mul i46 -10705, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_8 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_0_5, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1898 [1/3] (3.33ns)   --->   "%p_Val2_0_6 = mul i47 -16441, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_28 = call i29 @_ssdm_op_PartSelect.i29.i47.i32.i32(i47 %p_Val2_0_6, i32 18, i32 46)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1900 [1/3] (3.33ns)   --->   "%p_Val2_0_7 = mul i47 17793, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_9 = call i29 @_ssdm_op_PartSelect.i29.i47.i32.i32(i47 %p_Val2_0_7, i32 18, i32 46)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1902 [1/3] (3.33ns)   --->   "%p_Val2_0_8 = mul i47 -20159, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1903 [1/1] (0.00ns)   --->   "%tmp_29 = call i29 @_ssdm_op_PartSelect.i29.i47.i32.i32(i47 %p_Val2_0_8, i32 18, i32 46)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1904 [1/3] (3.33ns)   --->   "%p_Val2_0_9 = mul i47 17905, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_30 = call i29 @_ssdm_op_PartSelect.i29.i47.i32.i32(i47 %p_Val2_0_9, i32 18, i32 46)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1906 [1/3] (3.33ns)   --->   "%p_Val2_0_s = mul i45 4866, %OP1_V_cast6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_31 = call i27 @_ssdm_op_PartSelect.i27.i45.i32.i32(i45 %p_Val2_0_s, i32 18, i32 44)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1908 [1/3] (3.33ns)   --->   "%p_Val2_0_10 = mul i46 10308, %OP1_V_cast8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp_32 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_0_10, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1910 [1/3] (3.33ns)   --->   "%p_Val2_0_11 = mul i43 -731, %OP1_V_cast4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_33 = call i25 @_ssdm_op_PartSelect.i25.i43.i32.i32(i43 %p_Val2_0_11, i32 18, i32 42)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1912 [1/3] (3.33ns)   --->   "%p_Val2_0_12 = mul i47 -23510, %OP1_V_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_34 = call i29 @_ssdm_op_PartSelect.i29.i47.i32.i32(i47 %p_Val2_0_12, i32 18, i32 46)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1914 [1/3] (3.33ns)   --->   "%p_Val2_0_13 = mul i48 -40297, %OP1_V_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_35 = call i30 @_ssdm_op_PartSelect.i30.i48.i32.i32(i48 %p_Val2_0_13, i32 18, i32 47)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1916 [1/1] (0.00ns)   --->   "%tmp_168_cast = sext i24 %tmp_126 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_197_cast = sext i24 %tmp_141 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1918 [1/1] (0.00ns)   --->   "%tmp_210_cast = sext i25 %tmp_148 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_212_cast = sext i25 %tmp_149 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_214_cast = sext i26 %tmp_150 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp_216_cast = sext i25 %tmp_151 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_218_cast = sext i26 %tmp_152 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1923 [1/1] (0.00ns)   --->   "%tmp_220_cast = sext i25 %tmp_153 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_222_cast = sext i24 %tmp_154 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_224_cast = sext i25 %tmp_155 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_226_cast = sext i22 %tmp_156 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1927 [1/1] (0.00ns)   --->   "%tmp_228_cast = sext i26 %tmp_157 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_230_cast = sext i26 %tmp_158 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1929 [1/1] (0.00ns)   --->   "%tmp_232_cast = sext i27 %tmp_159 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_234_cast = sext i26 %tmp_160 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1931 [1/1] (0.00ns)   --->   "%tmp_236_cast = sext i26 %tmp_161 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_238_cast = sext i26 %tmp_162 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_241_cast = sext i26 %tmp_164 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_243_cast = sext i26 %tmp_165 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_245_cast = sext i26 %tmp_166 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_247_cast = sext i26 %tmp_167 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1937 [1/1] (0.00ns)   --->   "%tmp_249_cast = sext i26 %tmp_168 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_251_cast = sext i26 %tmp_169 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1939 [1/1] (0.00ns)   --->   "%tmp_253_cast = sext i24 %tmp_170 to i25" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp_255_cast = sext i26 %tmp_171 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1941 [1/1] (0.00ns)   --->   "%tmp_257_cast = sext i26 %tmp_172 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_259_cast = sext i26 %tmp_173 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_261_cast = sext i24 %tmp_174 to i25" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1944 [1/1] (0.00ns)   --->   "%tmp_263_cast = sext i26 %tmp_175 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_265_cast = sext i26 %tmp_176 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_11 : Operation 1946 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i26 %tmp13 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i27 56091, %tmp_241_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1948 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp15 = add i27 %tmp_210_cast, %tmp16" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp15_cast = sext i27 %tmp15 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1950 [1/1] (1.46ns)   --->   "%tmp12 = add i28 %tmp13_cast, %tmp15_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1951 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i27 %tmp23 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp26 = add i27 68078, %tmp_243_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1953 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp25 = add i27 %tmp_212_cast, %tmp26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp25_cast = sext i27 %tmp25 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1955 [1/1] (1.46ns)   --->   "%tmp22 = add i28 %tmp23_cast, %tmp25_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp33_cast = sext i26 %tmp33 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1957 [1/1] (1.46ns)   --->   "%tmp36 = add i27 64448, %tmp_245_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1958 [1/1] (0.00ns)   --->   "%tmp36_cast = sext i27 %tmp36 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i28 %tmp_214_cast, %tmp36_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1960 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp32 = add i28 %tmp33_cast, %tmp35" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1961 [1/1] (0.00ns)   --->   "%tmp43_cast = sext i27 %tmp43 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i27 -509786, %tmp_247_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1963 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp45 = add i27 %tmp_216_cast, %tmp46" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1964 [1/1] (0.00ns)   --->   "%tmp45_cast = sext i27 %tmp45 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1965 [1/1] (1.46ns)   --->   "%tmp42 = add i28 %tmp43_cast, %tmp45_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp53_cast = sext i27 %tmp53 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1967 [1/1] (1.46ns)   --->   "%tmp56 = add i27 2141, %tmp_249_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp56_cast = sext i27 %tmp56 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp55 = add i28 %tmp_218_cast, %tmp56_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1970 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp52 = add i28 %tmp53_cast, %tmp55" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1971 [1/1] (0.00ns)   --->   "%tmp63_cast = sext i24 %tmp63 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1972 [1/1] (1.46ns)   --->   "%tmp66 = add i27 28776, %tmp_251_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp65 = add i27 %tmp_220_cast, %tmp66" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1974 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp62 = add i27 %tmp63_cast, %tmp65" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1975 [1/1] (1.45ns)   --->   "%tmp76 = add i25 -31233, %tmp_253_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1976 [1/1] (0.00ns)   --->   "%tmp76_cast = sext i25 %tmp76 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1977 [1/1] (1.45ns)   --->   "%tmp75 = add i26 %tmp_222_cast, %tmp76_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1978 [1/1] (1.45ns)   --->   "%tmp86 = add i25 -38765, %tmp_253_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp86_cast = sext i25 %tmp86 to i26" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1980 [1/1] (1.45ns)   --->   "%tmp85 = add i26 %tmp_224_cast, %tmp86_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1981 [1/1] (0.00ns)   --->   "%tmp93_cast = sext i25 %tmp93 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1982 [1/1] (1.46ns)   --->   "%tmp96 = add i27 -41199, %tmp_255_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp95 = add i27 %tmp_226_cast, %tmp96" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1984 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp92 = add i27 %tmp93_cast, %tmp95" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp104 = add i27 %tmp_228_cast, %tmp_197_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1986 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp103 = add i27 %tmp_168_cast, %tmp104" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1987 [1/1] (0.00ns)   --->   "%tmp103_cast = sext i27 %tmp103 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1988 [1/1] (0.00ns)   --->   "%tmp106_cast_cast = sext i17 %tmp106 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1989 [1/1] (1.46ns)   --->   "%tmp105 = add i27 %tmp_257_cast, %tmp106_cast_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp105_cast = sext i27 %tmp105 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1991 [1/1] (1.46ns)   --->   "%tmp102 = add i28 %tmp103_cast, %tmp105_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp113_cast = sext i27 %tmp113 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1993 [1/1] (1.46ns)   --->   "%tmp116 = add i27 -374167, %tmp_259_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp116_cast = sext i27 %tmp116 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp115 = add i28 %tmp_230_cast, %tmp116_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1996 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp112 = add i28 %tmp113_cast, %tmp115" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1997 [1/1] (1.45ns)   --->   "%tmp126 = add i25 401877, %tmp_261_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp126_cast = sext i25 %tmp126 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 1999 [1/1] (1.46ns)   --->   "%tmp125 = add i28 %tmp_232_cast, %tmp126_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2000 [1/1] (1.46ns)   --->   "%tmp136 = add i27 138393, %tmp_263_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp136_cast = sext i27 %tmp136 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 2002 [1/1] (1.46ns)   --->   "%tmp135 = add i28 %tmp_234_cast, %tmp136_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2003 [1/1] (0.00ns)   --->   "%tmp143_cast = sext i26 %tmp143 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 2004 [1/1] (1.46ns)   --->   "%tmp146 = add i27 85873, %tmp_265_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp146_cast = sext i27 %tmp146 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 2006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp145 = add i28 %tmp_236_cast, %tmp146_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2007 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp142 = add i28 %tmp143_cast, %tmp145" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2008 [1/1] (0.00ns)   --->   "%tmp153_cast = sext i27 %tmp153 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp156_cast = sext i26 %tmp156 to i27" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 2010 [1/1] (1.46ns)   --->   "%tmp155 = add i27 %tmp_238_cast, %tmp156_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp155_cast = sext i27 %tmp155 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_11 : Operation 2012 [1/1] (1.46ns)   --->   "%tmp152 = add i28 %tmp153_cast, %tmp155_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.56ns
ST_12 : Operation 2013 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62]
ST_12 : Operation 2014 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:66]
ST_12 : Operation 2015 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 165, [4 x i8]* @p_str410, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:74]
ST_12 : Operation 2016 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:76]
ST_12 : Operation 2017 [1/1] (0.00ns)   --->   "%mult_0_0_V = sext i30 %tmp_14 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2018 [1/1] (0.00ns)   --->   "%mult_0_1_V = sext i28 %tmp_15 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2019 [1/1] (0.00ns)   --->   "%mult_0_2_V_cast = sext i28 %tmp_7 to i30" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2020 [1/1] (0.00ns)   --->   "%mult_0_3_V = sext i26 %tmp_26 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2021 [1/1] (0.00ns)   --->   "%mult_0_4_V = sext i27 %tmp_27 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2022 [1/1] (0.00ns)   --->   "%mult_0_5_V_cast = sext i28 %tmp_8 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2023 [1/1] (0.00ns)   --->   "%mult_0_6_V = sext i29 %tmp_28 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2024 [1/1] (0.00ns)   --->   "%mult_0_7_V_cast = sext i29 %tmp_9 to i30" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2025 [1/1] (0.00ns)   --->   "%mult_0_8_V = sext i29 %tmp_29 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2026 [1/1] (0.00ns)   --->   "%mult_0_9_V = sext i29 %tmp_30 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2027 [1/1] (0.00ns)   --->   "%mult_0_10_V = sext i27 %tmp_31 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2028 [1/1] (0.00ns)   --->   "%mult_0_11_V = sext i28 %tmp_32 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2029 [1/1] (0.00ns)   --->   "%mult_0_12_V = sext i25 %tmp_33 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2030 [1/1] (0.00ns)   --->   "%mult_0_13_V = sext i29 %tmp_34 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2031 [1/1] (0.00ns)   --->   "%mult_0_14_V = sext i30 %tmp_35 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2032 [1/1] (0.00ns)   --->   "%mult_1_0_V = sext i26 %tmp_37 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2033 [1/1] (0.00ns)   --->   "%mult_1_1_V = sext i30 %tmp_38 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2034 [1/1] (0.00ns)   --->   "%mult_1_4_V = sext i27 %tmp_39 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2035 [1/1] (0.00ns)   --->   "%mult_1_6_V = sext i29 %tmp_40 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2036 [1/1] (0.00ns)   --->   "%mult_1_8_V = sext i27 %tmp_41 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2037 [1/1] (0.00ns)   --->   "%mult_1_9_V = sext i28 %tmp_42 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2038 [1/1] (0.00ns)   --->   "%mult_1_10_V = sext i31 %tmp_43 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2039 [1/1] (0.00ns)   --->   "%mult_1_11_V = sext i26 %tmp_44 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2040 [1/1] (0.00ns)   --->   "%mult_1_12_V = sext i30 %tmp_45 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2041 [1/1] (0.00ns)   --->   "%mult_1_13_V = sext i30 %tmp_46 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2042 [1/1] (0.00ns)   --->   "%mult_1_14_V = sext i30 %tmp_47 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_132_cast = sext i26 %tmp_107 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_141_cast = sext i30 %tmp_112 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_12 : Operation 2045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i32 %mult_2_0_V, %mult_1_0_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2046 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp8 = add i32 %mult_0_0_V, %tmp9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i27 %tmp10 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp8, %tmp10_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2049 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i28 %tmp12 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2050 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_0_V_write_assig = add i32 %tmp7, %tmp12_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %mult_2_1_V, %mult_1_1_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2052 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp18 = add i32 %mult_0_1_V, %tmp19" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2053 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i28 %tmp20 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i32 %tmp18, %tmp20_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i28 %tmp22 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2056 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_1_V_write_assig = add i32 %tmp17, %tmp22_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2057 [1/1] (0.00ns)   --->   "%tmp29_cast = sext i29 %tmp29 to i30" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2058 [1/1] (1.47ns)   --->   "%tmp28 = add i30 %mult_0_2_V_cast, %tmp29_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp30_cast = sext i27 %tmp30 to i30" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i30 %tmp28, %tmp30_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp32_cast = sext i28 %tmp32 to i30" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2062 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%res_2_V_write_assig = add i30 %tmp27, %tmp32_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2063 [1/1] (0.00ns)   --->   "%res_2_V_write_assig_1 = sext i30 %res_2_V_write_assig to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i32 %mult_2_3_V, %mult_1_3_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2065 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp38 = add i32 %mult_0_3_V, %tmp39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp40_cast = sext i28 %tmp40 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp37 = add i32 %tmp38, %tmp40_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp42_cast = sext i28 %tmp42 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2069 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_3_V_write_assig = add i32 %tmp37, %tmp42_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i32 %mult_2_4_V, %mult_1_4_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2071 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp48 = add i32 %mult_0_4_V, %tmp49" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp50_cast = sext i28 %tmp50 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp47 = add i32 %tmp48, %tmp50_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp52_cast = sext i28 %tmp52 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2075 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_4_V_write_assig = add i32 %tmp47, %tmp52_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp58 = add i31 %mult_0_5_V_cast, %tmp59" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp60_cast = sext i28 %tmp60 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2078 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%tmp57 = add i31 %tmp58, %tmp60_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp57_cast = sext i31 %tmp57 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp62_cast = sext i27 %tmp62 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2081 [1/1] (1.48ns)   --->   "%res_5_V_write_assig = add i32 %tmp57_cast, %tmp62_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp69 = add i32 %mult_2_6_V, %mult_1_6_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2083 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp68 = add i32 %mult_0_6_V, %tmp69" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp70_cast = sext i28 %tmp70 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp67 = add i32 %tmp68, %tmp70_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2086 [1/1] (0.00ns)   --->   "%tmp74_cast = sext i27 %tmp74 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp73 = add i28 %tmp_132_cast, %tmp74_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2088 [1/1] (0.00ns)   --->   "%tmp75_cast = sext i26 %tmp75 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2089 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp72 = add i28 %tmp73, %tmp75_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp72_cast = sext i28 %tmp72 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2091 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_6_V_write_assig = add i32 %tmp67, %tmp72_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp79_cast = sext i29 %tmp79 to i30" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2093 [1/1] (1.47ns)   --->   "%tmp78 = add i30 %mult_0_7_V_cast, %tmp79_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2094 [1/1] (0.00ns)   --->   "%tmp78_cast = sext i30 %tmp78 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2095 [1/1] (0.00ns)   --->   "%tmp80_cast = sext i28 %tmp80 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp77 = add i31 %tmp78_cast, %tmp80_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2097 [1/1] (0.00ns)   --->   "%tmp83_cast = sext i27 %tmp83 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp85_cast = sext i26 %tmp85 to i28" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2099 [1/1] (1.46ns)   --->   "%tmp82 = add i28 %tmp83_cast, %tmp85_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp82_cast = sext i28 %tmp82 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2101 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%res_7_V_write_assig = add i31 %tmp77, %tmp82_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2102 [1/1] (0.00ns)   --->   "%res_7_V_write_assig_1 = sext i31 %res_7_V_write_assig to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp89 = add i32 %mult_2_8_V, %mult_1_8_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2104 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp88 = add i32 %mult_0_8_V, %tmp89" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp90_cast = sext i28 %tmp90 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp87 = add i32 %tmp88, %tmp90_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp92_cast = sext i27 %tmp92 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2108 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_8_V_write_assig = add i32 %tmp87, %tmp92_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp99 = add i32 %mult_2_9_V, %mult_1_9_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2110 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp98 = add i32 %mult_0_9_V, %tmp99" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2111 [1/1] (0.00ns)   --->   "%tmp100_cast = sext i28 %tmp100 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp97 = add i32 %tmp98, %tmp100_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp102_cast = sext i28 %tmp102 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2114 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_9_V_write_assig = add i32 %tmp97, %tmp102_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp109 = add i32 %mult_2_10_V, %mult_1_10_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2116 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp108 = add i32 %mult_0_10_V, %tmp109" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2117 [1/1] (0.00ns)   --->   "%tmp110_cast = sext i28 %tmp110 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp107 = add i32 %tmp108, %tmp110_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2119 [1/1] (0.00ns)   --->   "%tmp112_cast = sext i28 %tmp112 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2120 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_10_V_write_assi = add i32 %tmp107, %tmp112_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp119 = add i32 %mult_2_11_V, %mult_1_11_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2122 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp118 = add i32 %mult_0_11_V, %tmp119" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2123 [1/1] (0.00ns)   --->   "%tmp120_cast = sext i30 %tmp120 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp117 = add i32 %tmp118, %tmp120_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2125 [1/1] (0.00ns)   --->   "%tmp124_cast = sext i27 %tmp124 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp123 = add i31 %tmp_141_cast, %tmp124_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2127 [1/1] (0.00ns)   --->   "%tmp125_cast = sext i28 %tmp125 to i31" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2128 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%tmp122 = add i31 %tmp123, %tmp125_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp122_cast = sext i31 %tmp122 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2130 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_11_V_write_assi = add i32 %tmp117, %tmp122_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp129 = add i32 %mult_2_12_V, %mult_1_12_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2132 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp128 = add i32 %mult_0_12_V, %tmp129" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2133 [1/1] (0.00ns)   --->   "%tmp130_cast = sext i26 %tmp130 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp127 = add i32 %tmp128, %tmp130_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2135 [1/1] (0.00ns)   --->   "%tmp133_cast = sext i28 %tmp133 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2136 [1/1] (0.00ns)   --->   "%tmp135_cast = sext i28 %tmp135 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2137 [1/1] (1.46ns)   --->   "%tmp132 = add i29 %tmp133_cast, %tmp135_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp132_cast = sext i29 %tmp132 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2139 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_12_V_write_assi = add i32 %tmp127, %tmp132_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp139 = add i32 %mult_2_13_V, %mult_1_13_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2141 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp138 = add i32 %mult_0_13_V, %tmp139" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2142 [1/1] (0.00ns)   --->   "%tmp140_cast = sext i28 %tmp140 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp137 = add i32 %tmp138, %tmp140_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp142_cast = sext i28 %tmp142 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2145 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_13_V_write_assi = add i32 %tmp137, %tmp142_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp149 = add i32 %mult_2_14_V, %mult_1_14_V" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2147 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%tmp148 = add i32 %mult_0_14_V, %tmp149" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2148 [1/1] (0.00ns)   --->   "%tmp150_cast = sext i27 %tmp150 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp147 = add i32 %tmp148, %tmp150_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp152_cast = sext i28 %tmp152 to i32" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_12 : Operation 2151 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%res_14_V_write_assi = add i32 %tmp147, %tmp152_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2152 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %res_0_V_write_assig, 0" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2153 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %res_1_V_write_assig, 1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2154 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %res_2_V_write_assig_1, 2" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2155 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %res_3_V_write_assig, 3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2156 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %res_4_V_write_assig, 4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2157 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %res_5_V_write_assig, 5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2158 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %res_6_V_write_assig, 6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2159 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %res_7_V_write_assig_1, 7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2160 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %res_8_V_write_assig, 8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2161 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %res_9_V_write_assig, 9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2162 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %res_10_V_write_assi, 10" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2163 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %res_11_V_write_assi, 11" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2164 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11, i32 %res_12_V_write_assi, 12" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2165 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_12, i32 %res_13_V_write_assi, 13" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2166 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_13, i32 %res_14_V_write_assi, 14" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]
ST_12 : Operation 2167 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.24ns
The critical path consists of the following:
	wire read on port 'data_V_offset' [34]  (0 ns)
	'mul' operation ('tmp_13') [36]  (2.24 ns)

 <State 2>: 3.14ns
The critical path consists of the following:
	'add' operation ('tmp_16') [40]  (1.37 ns)
	'getelementptr' operation ('data_V16_addr_1') [236]  (0 ns)
	'load' operation ('data_V16_load_1') on array 'data_V16' [491]  (1.77 ns)

 <State 3>: 3.14ns
The critical path consists of the following:
	'add' operation ('tmp_18') [46]  (1.37 ns)
	'getelementptr' operation ('data_V23_addr_3') [315]  (0 ns)
	'load' operation ('data_V23_load_3') on array 'data_V23' [647]  (1.77 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_1_s', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [542]  (3.33 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_1', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [513]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_1', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [513]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [661]  (3.33 ns)

 <State 8>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_5', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [821]  (3.33 ns)

 <State 9>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_0_11', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [466]  (3.33 ns)

 <State 10>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [430]  (3.33 ns)

 <State 11>: 3.33ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96) [430]  (3.33 ns)

 <State 12>: 2.56ns
The critical path consists of the following:
	'add' operation ('tmp58', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114) [1359]  (0 ns)
	'add' operation ('tmp57', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114) [1364]  (1.07 ns)
	'add' operation ('res[5].V', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114) [1373]  (1.48 ns)
	'insertvalue' operation ('mrv_5', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125) [1531]  (0 ns)
	'insertvalue' operation ('mrv_6', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125) [1532]  (0 ns)
	'insertvalue' operation ('mrv_7', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125) [1533]  (0 ns)
	'insertvalue' operation ('mrv_8', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125) [1534]  (0 ns)
	'insertvalue' operation ('mrv_9', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125) [1535]  (0 ns)
	'insertvalue' operation ('mrv_10', /home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125) [1536]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
