In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMDWARFLinker.a_clang_-Os:

DWARFLinkerCompileUnit.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm11CompileUnit11getLanguageEv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x20, x19, [sp, #96]
   c:	add	x29, sp, #0x50
  10:	mov	x19, x0
  14:	ldrh	w0, [x0, #730]
  18:	cbnz	w0, 74 <_ZN4llvm11CompileUnit11getLanguageEv+0x74>
  1c:	ldr	x20, [x19]
  20:	mov	w1, #0x1                   	// #1
  24:	mov	x0, x20
  28:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
  2c:	ldr	x8, [x20, #544]
  30:	ldr	x9, [x20, #552]
  34:	sub	x0, x29, #0x10
  38:	mov	w1, #0x13                  	// #19
  3c:	cmp	x8, x9
  40:	csel	x9, xzr, x20, eq  // eq = none
  44:	csel	x8, xzr, x8, eq  // eq = none
  48:	stp	x9, x8, [x29, #-16]
  4c:	add	x8, sp, #0x8
  50:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
  54:	ldrb	w8, [sp, #56]
  58:	cbz	w8, 6c <_ZN4llvm11CompileUnit11getLanguageEv+0x6c>
  5c:	add	x0, sp, #0x8
  60:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
  64:	tst	x1, #0xff
  68:	b.ne	70 <_ZN4llvm11CompileUnit11getLanguageEv+0x70>  // b.any
  6c:	mov	x0, xzr
  70:	strh	w0, [x19, #730]
  74:	ldp	x20, x19, [sp, #96]
  78:	ldp	x29, x30, [sp, #80]
  7c:	add	sp, sp, #0x70
  80:	ret

0000000000000084 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv>:
  84:	sub	sp, sp, #0xd0
  88:	stp	x29, x30, [sp, #144]
  8c:	str	x23, [sp, #160]
  90:	stp	x22, x21, [sp, #176]
  94:	stp	x20, x19, [sp, #192]
  98:	add	x29, sp, #0x90
  9c:	ldp	x22, x23, [x0, #16]
  a0:	mov	w8, #0x1                   	// #1
  a4:	strb	w8, [x0, #729]
  a8:	cmp	x22, x23
  ac:	b.eq	208 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x184>  // b.none
  b0:	mov	x19, x0
  b4:	mov	w20, wzr
  b8:	ldrb	w8, [x22, #28]
  bc:	mov	w1, w20
  c0:	and	w9, w8, #0xfe
  c4:	bfxil	w9, w8, #2, #1
  c8:	eor	w8, w9, #0x1
  cc:	strb	w8, [x22, #28]
  d0:	ldr	x0, [x19]
  d4:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
  d8:	stp	x0, x1, [x29, #-16]
  dc:	cbz	x0, 220 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x19c>
  e0:	cbz	x1, 220 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x19c>
  e4:	ldr	x8, [x1, #16]
  e8:	cbz	x8, 1f8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x174>
  ec:	ldrh	w8, [x8, #4]
  f0:	cmp	w8, #0x34
  f4:	b.eq	100 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x7c>  // b.none
  f8:	cmp	w8, #0x27
  fc:	b.ne	1f8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x174>  // b.any
 100:	add	x8, sp, #0x8
 104:	sub	x0, x29, #0x10
 108:	mov	w1, #0x2                   	// #2
 10c:	strb	wzr, [sp, #64]
 110:	strb	wzr, [sp, #112]
 114:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 118:	ldr	x8, [sp, #56]
 11c:	ldur	q0, [sp, #8]
 120:	ldur	q1, [sp, #24]
 124:	ldur	q2, [sp, #40]
 128:	tst	w8, #0xff
 12c:	str	x8, [sp, #112]
 130:	add	x8, sp, #0x8
 134:	stp	q0, q1, [sp, #64]
 138:	str	q2, [sp, #96]
 13c:	b.eq	178 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0xf4>  // b.none
 140:	add	x0, sp, #0x40
 144:	bl	0 <_ZNK4llvm14DWARFFormValue10getAsBlockEv>
 148:	ldrb	w8, [sp, #24]
 14c:	cbz	w8, 1f8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x174>
 150:	ldr	x8, [x19]
 154:	ldr	x9, [sp, #16]
 158:	ldrb	w8, [x8, #34]
 15c:	cmp	x9, x8
 160:	b.ls	1f8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x174>  // b.plast
 164:	ldr	x8, [sp, #8]
 168:	ldrb	w8, [x8]
 16c:	cmp	w8, #0x3
 170:	b.eq	1ec <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x168>  // b.none
 174:	b	1f8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x174>
 178:	sub	x0, x29, #0x10
 17c:	mov	w1, #0x1c                  	// #28
 180:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 184:	ldr	x8, [sp, #56]
 188:	ldur	q0, [sp, #8]
 18c:	ldur	q1, [sp, #24]
 190:	ldur	q2, [sp, #40]
 194:	str	x8, [sp, #112]
 198:	and	x8, x8, #0xff
 19c:	stp	q0, q1, [sp, #64]
 1a0:	str	q2, [sp, #96]
 1a4:	cbz	w8, 1f8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x174>
 1a8:	ldr	w21, [x22, #24]
 1ac:	cbz	w21, 1ec <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x168>
 1b0:	ldr	x0, [x19]
 1b4:	mov	w1, w21
 1b8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 1bc:	cbz	x0, 220 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x19c>
 1c0:	cbz	x1, 220 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x19c>
 1c4:	ldr	x8, [x1, #16]
 1c8:	cbz	x8, 1d8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x154>
 1cc:	ldrh	w8, [x8, #4]
 1d0:	cmp	w8, #0x2e
 1d4:	b.eq	1f8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x174>  // b.none
 1d8:	ldr	x8, [x19, #16]
 1dc:	mov	w9, w21
 1e0:	add	x8, x8, x9, lsl #5
 1e4:	ldr	w21, [x8, #24]
 1e8:	cbnz	w21, 1b0 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x12c>
 1ec:	ldrb	w8, [x22, #28]
 1f0:	orr	w8, w8, #0x2
 1f4:	strb	w8, [x22, #28]
 1f8:	add	x22, x22, #0x20
 1fc:	cmp	x22, x23
 200:	add	w20, w20, #0x1
 204:	b.ne	b8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x34>  // b.any
 208:	ldp	x20, x19, [sp, #192]
 20c:	ldp	x22, x21, [sp, #176]
 210:	ldr	x23, [sp, #160]
 214:	ldp	x29, x30, [sp, #144]
 218:	add	sp, sp, #0xd0
 21c:	ret
 220:	adrp	x0, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 224:	adrp	x1, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 228:	adrp	x3, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 22c:	add	x0, x0, #0x0
 230:	add	x1, x1, #0x0
 234:	add	x3, x3, #0x0
 238:	mov	w2, #0x3c                  	// #60
 23c:	bl	0 <__assert_fail>

0000000000000240 <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv>:
 240:	mov	x8, x0
 244:	ldr	x0, [x0, #136]
 248:	ldrb	w9, [x8, #120]
 24c:	str	x0, [x8, #144]
 250:	cbz	w9, 264 <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv+0x24>
 254:	ldr	w9, [x8, #68]
 258:	add	x9, x0, x9
 25c:	add	x0, x9, #0xb
 260:	str	x0, [x8, #144]
 264:	ret

0000000000000268 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE>:
 268:	sub	sp, sp, #0x30
 26c:	stp	x29, x30, [sp, #32]
 270:	add	x29, sp, #0x20
 274:	stur	x4, [x29, #-8]
 278:	stp	x2, x1, [sp, #8]
 27c:	str	x3, [sp]
 280:	add	x0, x0, #0xa8
 284:	add	x1, sp, #0x10
 288:	add	x2, sp, #0x8
 28c:	mov	x3, sp
 290:	sub	x4, x29, #0x8
 294:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 298:	ldp	x29, x30, [sp, #32]
 29c:	add	sp, sp, #0x30
 2a0:	ret

00000000000002a4 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv>:
 2a4:	sub	sp, sp, #0x30
 2a8:	stp	x29, x30, [sp, #16]
 2ac:	stp	x20, x19, [sp, #32]
 2b0:	add	x29, sp, #0x10
 2b4:	ldp	x19, x20, [x0, #168]
 2b8:	cmp	x19, x20
 2bc:	b.eq	2fc <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x58>  // b.none
 2c0:	str	xzr, [sp, #8]
 2c4:	ldp	x11, x10, [x19]
 2c8:	ldp	x8, x9, [x19, #16]
 2cc:	str	x11, [sp, #8]
 2d0:	cbz	x10, 2dc <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x38>
 2d4:	ldr	w1, [x10, #76]
 2d8:	cbnz	w1, 2e8 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x44>
 2dc:	ldr	w9, [x9, #16]
 2e0:	ldr	x8, [x8, #136]
 2e4:	add	x1, x8, x9
 2e8:	add	x0, sp, #0x8
 2ec:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 2f0:	add	x19, x19, #0x20
 2f4:	cmp	x20, x19
 2f8:	b.ne	2c0 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x1c>  // b.any
 2fc:	ldp	x20, x19, [sp, #32]
 300:	ldp	x29, x30, [sp, #16]
 304:	add	sp, sp, #0x30
 308:	ret

000000000000030c <_ZN4llvm11CompileUnit13addLabelLowPcEml>:
 30c:	sub	sp, sp, #0x50
 310:	stp	x29, x30, [sp, #64]
 314:	add	x29, sp, #0x40
 318:	sub	x8, x29, #0x10
 31c:	add	x9, x8, #0x8
 320:	add	x0, x0, #0x200
 324:	stp	x1, x2, [x29, #-16]
 328:	add	x8, sp, #0x8
 32c:	sub	x1, x29, #0x10
 330:	mov	x2, x9
 334:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 338:	ldp	x29, x30, [sp, #64]
 33c:	add	sp, sp, #0x50
 340:	ret

0000000000000344 <_ZN4llvm11CompileUnit16addFunctionRangeEmml>:
 344:	stp	x29, x30, [sp, #-48]!
 348:	stp	x22, x21, [sp, #16]
 34c:	stp	x20, x19, [sp, #32]
 350:	mov	x29, sp
 354:	mov	x19, x3
 358:	mov	x20, x2
 35c:	mov	x22, x1
 360:	cmp	x2, x1
 364:	mov	x21, x0
 368:	b.eq	380 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x3c>  // b.none
 36c:	add	x0, x21, #0x130
 370:	mov	x1, x22
 374:	mov	x2, x20
 378:	mov	x3, x19
 37c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 380:	ldp	x8, x10, [x21, #152]
 384:	add	x9, x19, x22
 388:	add	x11, x19, x20
 38c:	cmp	x9, x8
 390:	csel	x8, x9, x8, cc  // cc = lo, ul, last
 394:	cmp	x10, x11
 398:	str	x8, [x21, #152]
 39c:	csel	x8, x11, x10, cc  // cc = lo, ul, last
 3a0:	str	x8, [x21, #160]
 3a4:	ldp	x20, x19, [sp, #32]
 3a8:	ldp	x22, x21, [sp, #16]
 3ac:	ldp	x29, x30, [sp], #48
 3b0:	ret

00000000000003b4 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE>:
 3b4:	sub	sp, sp, #0x20
 3b8:	stp	x29, x30, [sp, #16]
 3bc:	add	x29, sp, #0x10
 3c0:	str	x2, [sp, #8]
 3c4:	ldrh	w8, [x1, #28]
 3c8:	cmp	w8, #0x11
 3cc:	b.ne	3e8 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x34>  // b.any
 3d0:	ldrb	w8, [x0, #576]
 3d4:	str	x2, [x0, #568]
 3d8:	cbnz	w8, 418 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x64>
 3dc:	mov	w8, #0x1                   	// #1
 3e0:	strb	w8, [x0, #576]
 3e4:	b	418 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x64>
 3e8:	ldr	x1, [x0, #552]
 3ec:	ldr	x8, [x0, #560]
 3f0:	cmp	x1, x8
 3f4:	b.eq	40c <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x58>  // b.none
 3f8:	str	x2, [x1]
 3fc:	ldr	x8, [x0, #552]
 400:	add	x8, x8, #0x8
 404:	str	x8, [x0, #552]
 408:	b	418 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x64>
 40c:	add	x0, x0, #0x220
 410:	add	x2, sp, #0x8
 414:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 418:	ldp	x29, x30, [sp, #16]
 41c:	add	sp, sp, #0x20
 420:	ret

0000000000000424 <_ZN4llvm11CompileUnit21noteLocationAttributeENS_13PatchLocationEl>:
 424:	sub	sp, sp, #0x20
 428:	stp	x29, x30, [sp, #16]
 42c:	add	x29, sp, #0x10
 430:	stp	x2, x1, [sp]
 434:	add	x0, x0, #0x248
 438:	add	x1, sp, #0x8
 43c:	mov	x2, sp
 440:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 444:	ldp	x29, x30, [sp, #16]
 448:	add	sp, sp, #0x20
 44c:	ret

0000000000000450 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE>:
 450:	sub	sp, sp, #0x20
 454:	stp	x29, x30, [sp, #16]
 458:	add	x29, sp, #0x10
 45c:	stp	x1, x2, [sp]
 460:	add	x0, x0, #0x290
 464:	add	x1, sp, #0x8
 468:	mov	x2, sp
 46c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 470:	ldp	x29, x30, [sp, #16]
 474:	add	sp, sp, #0x20
 478:	ret

000000000000047c <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
 47c:	sub	sp, sp, #0x30
 480:	stp	x29, x30, [sp, #32]
 484:	add	x29, sp, #0x20
 488:	stur	x2, [x29, #-8]
 48c:	str	x1, [sp, #16]
 490:	and	w8, w3, #0x1
 494:	add	x0, x0, #0x2a8
 498:	sub	x1, x29, #0x8
 49c:	add	x2, sp, #0x10
 4a0:	add	x3, sp, #0xc
 4a4:	strb	w8, [sp, #12]
 4a8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 4ac:	ldp	x29, x30, [sp, #32]
 4b0:	add	sp, sp, #0x30
 4b4:	ret

00000000000004b8 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
 4b8:	sub	sp, sp, #0x30
 4bc:	stp	x29, x30, [sp, #32]
 4c0:	add	x29, sp, #0x20
 4c4:	stur	x2, [x29, #-8]
 4c8:	str	x1, [sp, #16]
 4cc:	and	w8, w3, #0x1
 4d0:	add	x0, x0, #0x260
 4d4:	sub	x1, x29, #0x8
 4d8:	add	x2, sp, #0x10
 4dc:	add	x3, sp, #0xc
 4e0:	strb	w8, [sp, #12]
 4e4:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 4e8:	ldp	x29, x30, [sp, #32]
 4ec:	add	sp, sp, #0x30
 4f0:	ret

00000000000004f4 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj>:
 4f4:	sub	sp, sp, #0x30
 4f8:	stp	x29, x30, [sp, #32]
 4fc:	add	x29, sp, #0x20
 500:	stur	x2, [x29, #-8]
 504:	str	x1, [sp, #16]
 508:	and	w8, w3, #0x1
 50c:	str	w4, [sp, #8]
 510:	add	x0, x0, #0x278
 514:	sub	x1, x29, #0x8
 518:	add	x2, sp, #0x10
 51c:	add	x3, sp, #0x8
 520:	add	x4, sp, #0xc
 524:	strb	w8, [sp, #12]
 528:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 52c:	ldp	x29, x30, [sp, #32]
 530:	add	sp, sp, #0x30
 534:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit13getDIEAtIndexEj:

0000000000000000 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x9, [x0, #552]
   c:	ldr	x8, [x0, #544]
  10:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  14:	movk	x10, #0xaaab
  18:	sub	x9, x9, x8
  1c:	asr	x9, x9, #3
  20:	mul	x9, x9, x10
  24:	cmp	x9, w1, uxtw
  28:	b.ls	40 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj+0x40>  // b.plast
  2c:	mov	w9, w1
  30:	mov	w10, #0x18                  	// #24
  34:	madd	x1, x9, x10, x8
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  44:	adrp	x1, 0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  48:	adrp	x3, 0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x1e2                 	// #482
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x5, x4
   8:	mov	x4, x3
   c:	mov	x3, x2
  10:	cmp	x8, x9
  14:	mov	x2, x1
  18:	b.eq	4c <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_+0x4c>  // b.none
  1c:	ldr	x9, [x5]
  20:	str	x9, [x8]
  24:	ldr	x9, [x4]
  28:	str	x9, [x8, #8]
  2c:	ldr	x9, [x3]
  30:	str	x9, [x8, #16]
  34:	ldr	x9, [x2]
  38:	str	x9, [x8, #24]
  3c:	ldr	x8, [x0, #8]
  40:	add	x8, x8, #0x20
  44:	str	x8, [x0, #8]
  48:	ret
  4c:	mov	x1, x8
  50:	b	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>

Disassembly of section .text._ZNK4llvm13PatchLocation3setEm:

0000000000000000 <_ZNK4llvm13PatchLocation3setEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	ldr	x8, [x0]
  10:	cbz	x8, 60 <_ZNK4llvm13PatchLocation3setEm+0x60>
  14:	mov	x0, x8
  18:	ldr	w9, [x0, #8]!
  1c:	cmp	w9, #0x1
  20:	b.ne	80 <_ZNK4llvm13PatchLocation3setEm+0x80>  // b.any
  24:	ldrh	w9, [x8, #12]
  28:	ldrh	w10, [x8, #14]
  2c:	mov	w11, #0x1                   	// #1
  30:	str	x1, [sp, #8]
  34:	mov	x1, sp
  38:	str	w11, [sp]
  3c:	strh	w9, [sp, #4]
  40:	strh	w10, [sp, #6]
  44:	str	w11, [x8, #8]
  48:	strh	w9, [x8, #12]
  4c:	strh	w10, [x8, #14]
  50:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  54:	ldp	x29, x30, [sp, #16]
  58:	add	sp, sp, #0x20
  5c:	ret
  60:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  64:	adrp	x1, 0 <_ZNK4llvm13PatchLocation3setEm>
  68:	adrp	x3, 0 <_ZNK4llvm13PatchLocation3setEm>
  6c:	add	x0, x0, #0x0
  70:	add	x1, x1, #0x0
  74:	add	x3, x3, #0x0
  78:	mov	w2, #0x24                  	// #36
  7c:	bl	0 <__assert_fail>
  80:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  84:	adrp	x1, 0 <_ZNK4llvm13PatchLocation3setEm>
  88:	adrp	x3, 0 <_ZNK4llvm13PatchLocation3setEm>
  8c:	add	x0, x0, #0x0
  90:	add	x1, x1, #0x0
  94:	add	x3, x3, #0x0
  98:	mov	w2, #0x26                  	// #38
  9c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	str	x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	ldr	w8, [x0, #192]
  1c:	mov	x19, x3
  20:	mov	x20, x2
  24:	mov	x22, x0
  28:	mov	x21, x1
  2c:	cbnz	w8, 3c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x3c>
  30:	ldr	w2, [x22, #196]
  34:	cmp	w2, #0x8
  38:	b.ne	88 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x88>  // b.any
  3c:	adrp	x9, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  40:	ldr	d0, [x9]
  44:	add	x8, sp, #0x8
  48:	add	x23, x8, #0x18
  4c:	add	x0, sp, #0x8
  50:	mov	x1, x21
  54:	stp	x22, x23, [sp, #8]
  58:	str	d0, [sp, #24]
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  60:	add	x0, sp, #0x8
  64:	mov	x1, x21
  68:	mov	x2, x20
  6c:	mov	x3, x19
  70:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  74:	ldr	x0, [sp, #16]
  78:	cmp	x0, x23
  7c:	b.eq	c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xc4>  // b.none
  80:	bl	0 <free>
  84:	b	c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xc4>
  88:	mov	x0, x22
  8c:	mov	w1, wzr
  90:	mov	x3, x21
  94:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  98:	str	w0, [sp, #8]
  9c:	ldr	w8, [x22, #192]
  a0:	cbnz	w8, dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xdc>
  a4:	ldr	w2, [x22, #196]
  a8:	add	x1, sp, #0x8
  ac:	mov	x0, x22
  b0:	mov	x3, x21
  b4:	mov	x4, x20
  b8:	mov	x5, x19
  bc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  c0:	str	w0, [x22, #196]
  c4:	ldp	x20, x19, [sp, #144]
  c8:	ldp	x22, x21, [sp, #128]
  cc:	ldr	x23, [sp, #112]
  d0:	ldp	x29, x30, [sp, #96]
  d4:	add	sp, sp, #0xa0
  d8:	ret
  dc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  e0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  e4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  e8:	add	x0, x0, #0x0
  ec:	add	x1, x1, #0x0
  f0:	add	x3, x3, #0x0
  f4:	mov	w2, #0x3e0                 	// #992
  f8:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x3, x2
   8:	mov	x2, x1
   c:	cmp	x8, x9
  10:	b.eq	34 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_+0x34>  // b.none
  14:	ldr	x9, [x2]
  18:	str	x9, [x8]
  1c:	ldr	x9, [x3]
  20:	str	x9, [x8, #8]
  24:	ldr	x8, [x0, #8]
  28:	add	x8, x8, #0x10
  2c:	str	x8, [x0, #8]
  30:	ret
  34:	mov	x1, x8
  38:	b	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x3, x2
   8:	mov	x2, x1
   c:	cmp	x8, x9
  10:	b.eq	34 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_+0x34>  // b.none
  14:	ldr	x9, [x2]
  18:	ldr	x10, [x3]
  1c:	strb	wzr, [x8, #20]
  20:	stp	x9, x10, [x8]
  24:	ldr	x8, [x0, #8]
  28:	add	x8, x8, #0x18
  2c:	str	x8, [x0, #8]
  30:	ret
  34:	mov	x1, x8
  38:	b	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x4, x3
   8:	mov	x3, x2
   c:	mov	x2, x1
  10:	cmp	x8, x9
  14:	b.eq	3c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_+0x3c>  // b.none
  18:	ldr	x9, [x2]
  1c:	ldr	x10, [x3]
  20:	ldrb	w11, [x4]
  24:	stp	x9, x10, [x8]
  28:	strb	w11, [x8, #20]
  2c:	ldr	x8, [x0, #8]
  30:	add	x8, x8, #0x18
  34:	str	x8, [x0, #8]
  38:	ret
  3c:	mov	x1, x8
  40:	b	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x5, x4
   8:	mov	x4, x3
   c:	mov	x3, x2
  10:	cmp	x8, x9
  14:	mov	x2, x1
  18:	b.eq	4c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_+0x4c>  // b.none
  1c:	ldr	x9, [x2]
  20:	ldr	x10, [x3]
  24:	ldr	w11, [x4]
  28:	ldrb	w12, [x5]
  2c:	strb	wzr, [x8, #20]
  30:	stp	x9, x10, [x8]
  34:	str	w11, [x8, #16]
  38:	strb	w12, [x8, #21]
  3c:	ldr	x8, [x0, #8]
  40:	add	x8, x8, #0x18
  44:	str	x8, [x0, #8]
  48:	ret
  4c:	mov	x1, x8
  50:	b	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>

Disassembly of section .text._ZN4llvm8DIEValue7copyValERKS0_:

0000000000000000 <_ZN4llvm8DIEValue7copyValERKS0_>:
   0:	ldr	w8, [x0]
   4:	sub	w8, w8, #0x1
   8:	cmp	w8, #0xa
   c:	b.hi	18 <_ZN4llvm8DIEValue7copyValERKS0_+0x18>  // b.pmore
  10:	ldr	x8, [x1, #8]
  14:	str	x8, [x0, #8]
  18:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	mov	x27, x2
  20:	adrp	x2, 0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  24:	mov	x22, x1
  28:	add	x2, x2, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	mov	x24, x5
  34:	mov	x25, x4
  38:	mov	x26, x3
  3c:	mov	x19, x0
  40:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  44:	ldp	x21, x28, [x19]
  48:	mov	x20, x0
  4c:	mov	x0, x19
  50:	mov	x1, x20
  54:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  58:	ldr	x8, [x24]
  5c:	subs	x9, x22, x21
  60:	add	x9, x0, x9
  64:	mov	x23, x0
  68:	str	x8, [x9]
  6c:	ldr	x8, [x25]
  70:	str	x8, [x9, #8]
  74:	ldr	x8, [x26]
  78:	str	x8, [x9, #16]
  7c:	ldr	x8, [x27]
  80:	str	x8, [x9, #24]
  84:	mov	x8, x0
  88:	b.eq	c4 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0xc4>  // b.none
  8c:	mov	x8, x23
  90:	mov	x9, x21
  94:	ldr	x10, [x9]
  98:	str	x10, [x8]
  9c:	ldr	x10, [x9, #8]
  a0:	str	x10, [x8, #8]
  a4:	ldr	x10, [x9, #16]
  a8:	str	x10, [x8, #16]
  ac:	ldr	x10, [x9, #24]
  b0:	add	x9, x9, #0x20
  b4:	cmp	x9, x22
  b8:	str	x10, [x8, #24]
  bc:	add	x8, x8, #0x20
  c0:	b.ne	94 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x94>  // b.any
  c4:	cmp	x28, x22
  c8:	add	x24, x8, #0x20
  cc:	b.eq	100 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x100>  // b.none
  d0:	ldr	x8, [x22]
  d4:	str	x8, [x24]
  d8:	ldr	x8, [x22, #8]
  dc:	str	x8, [x24, #8]
  e0:	ldr	x8, [x22, #16]
  e4:	str	x8, [x24, #16]
  e8:	ldr	x8, [x22, #24]
  ec:	add	x22, x22, #0x20
  f0:	cmp	x22, x28
  f4:	str	x8, [x24, #24]
  f8:	add	x24, x24, #0x20
  fc:	b.ne	d0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0xd0>  // b.any
 100:	cbz	x21, 10c <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x10c>
 104:	mov	x0, x21
 108:	bl	0 <_ZdlPv>
 10c:	add	x8, x23, x20, lsl #5
 110:	stp	x23, x24, [x19]
 114:	str	x8, [x19, #16]
 118:	ldp	x20, x19, [sp, #80]
 11c:	ldp	x22, x21, [sp, #64]
 120:	ldp	x24, x23, [sp, #48]
 124:	ldp	x26, x25, [sp, #32]
 128:	ldp	x28, x27, [sp, #16]
 12c:	ldp	x29, x30, [sp], #96
 130:	ret

Disassembly of section .text._ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  14:	sub	x10, x8, x9, asr #5
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #5
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #58
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #58
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #5
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x21, x2
  18:	add	x2, sp, #0x8
  1c:	mov	x22, x1
  20:	mov	x19, x0
  24:	mov	x20, x8
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  2c:	ldr	x3, [sp, #8]
  30:	tbz	w0, #0, 48 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x48>
  34:	ldrb	w8, [x19, #8]
  38:	tbnz	w8, #0, 80 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x80>
  3c:	ldr	x9, [x19, #16]
  40:	ldr	w10, [x19, #24]
  44:	b	88 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x88>
  48:	mov	x0, x19
  4c:	mov	x1, x22
  50:	mov	x2, x22
  54:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  58:	ldr	x8, [x22]
  5c:	mov	x3, x0
  60:	str	x8, [x0]
  64:	ldr	x8, [x21]
  68:	str	x8, [x0, #8]
  6c:	ldrb	w8, [x19, #8]
  70:	tbnz	w8, #0, 94 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x94>
  74:	ldr	x8, [x19, #16]
  78:	ldr	w9, [x19, #24]
  7c:	b	9c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x9c>
  80:	add	x9, x19, #0x10
  84:	mov	w10, #0x1                   	// #1
  88:	mov	w8, wzr
  8c:	add	x9, x9, x10, lsl #4
  90:	b	a4 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0xa4>
  94:	add	x8, x19, #0x10
  98:	mov	w9, #0x1                   	// #1
  9c:	add	x9, x8, x9, lsl #4
  a0:	mov	w8, #0x1                   	// #1
  a4:	ldr	x10, [x19]
  a8:	stp	x3, x9, [x20, #16]
  ac:	strb	w8, [x20, #32]
  b0:	ldp	x22, x21, [sp, #32]
  b4:	stp	x19, x10, [x20]
  b8:	ldp	x20, x19, [sp, #48]
  bc:	ldp	x29, x30, [sp, #16]
  c0:	add	sp, sp, #0x40
  c4:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x0, #8]
   c:	tbnz	w8, #0, 20 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x20>
  10:	ldr	w9, [x0, #24]
  14:	cbz	w9, 64 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x64>
  18:	ldr	x8, [x0, #16]
  1c:	b	28 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x28>
  20:	add	x8, x0, #0x10
  24:	mov	w9, #0x1                   	// #1
  28:	ldr	x10, [x1]
  2c:	cmn	x10, #0x2
  30:	b.cs	c0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xc0>  // b.hs, b.nlast
  34:	mov	w11, #0x25                  	// #37
  38:	mul	w12, w10, w11
  3c:	sub	w11, w9, #0x1
  40:	and	w12, w12, w11
  44:	add	x9, x8, w12, uxtw #4
  48:	ldr	x14, [x9]
  4c:	cmp	x10, x14
  50:	b.ne	70 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x70>  // b.any
  54:	mov	w0, #0x1                   	// #1
  58:	str	x9, [x2]
  5c:	ldp	x29, x30, [sp], #16
  60:	ret
  64:	mov	x9, xzr
  68:	mov	w0, wzr
  6c:	b	58 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x58>
  70:	mov	x13, xzr
  74:	mov	w15, #0x1                   	// #1
  78:	mov	w0, #0x1                   	// #1
  7c:	cmn	x14, #0x1
  80:	b.eq	b0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xb0>  // b.none
  84:	cmn	x14, #0x2
  88:	add	w12, w12, w15
  8c:	ccmp	x13, #0x0, #0x0, eq  // eq = none
  90:	and	w12, w12, w11
  94:	csel	x13, x13, x9, ne  // ne = any
  98:	add	x9, x8, w12, uxtw #4
  9c:	ldr	x14, [x9]
  a0:	add	w15, w15, #0x1
  a4:	cmp	x10, x14
  a8:	b.eq	58 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x58>  // b.none
  ac:	b	7c <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x7c>
  b0:	cmp	x13, #0x0
  b4:	mov	w0, wzr
  b8:	csel	x9, x9, x13, eq  // eq = none
  bc:	b	58 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x58>
  c0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  c4:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  c8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  cc:	add	x0, x0, #0x0
  d0:	add	x1, x1, #0x0
  d4:	add	x3, x3, #0x0
  d8:	mov	w2, #0x252                 	// #594
  dc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0]
  14:	ldr	w9, [x0, #8]
  18:	mov	x20, x3
  1c:	mov	x21, x2
  20:	add	x8, x8, #0x1
  24:	mov	x19, x0
  28:	str	x8, [x0]
  2c:	lsr	w8, w9, #1
  30:	tbnz	w9, #0, 3c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x3c>
  34:	ldr	w1, [x19, #24]
  38:	b	40 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x40>
  3c:	mov	w1, #0x1                   	// #1
  40:	lsl	w9, w8, #2
  44:	add	w9, w9, #0x4
  48:	add	w10, w1, w1, lsl #1
  4c:	cmp	w9, w10
  50:	b.cs	a4 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0xa4>  // b.hs, b.nlast
  54:	ldr	w9, [x19, #12]
  58:	mvn	w8, w8
  5c:	add	w8, w1, w8
  60:	sub	w8, w8, w9
  64:	cmp	w8, w1, lsr #3
  68:	b.ls	a8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0xa8>  // b.plast
  6c:	cbz	x20, c8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0xc8>
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  78:	ldr	x8, [x20]
  7c:	cmn	x8, #0x1
  80:	b.eq	90 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x90>  // b.none
  84:	ldr	w8, [x19, #12]
  88:	sub	w8, w8, #0x1
  8c:	str	w8, [x19, #12]
  90:	mov	x0, x20
  94:	ldp	x20, x19, [sp, #32]
  98:	ldr	x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret
  a4:	lsl	w1, w1, #1
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  b0:	add	x2, x29, #0x18
  b4:	mov	x0, x19
  b8:	mov	x1, x21
  bc:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  c0:	ldr	x20, [x29, #24]
  c4:	cbnz	x20, 70 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x70>
  c8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  cc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  d0:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  d4:	add	x0, x0, #0x0
  d8:	add	x1, x1, #0x0
  dc:	add	x3, x3, #0x0
  e0:	mov	w2, #0x22f                 	// #559
  e4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #8]
   c:	lsr	w9, w8, #1
  10:	adds	w9, w9, #0x1
  14:	b.mi	28 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv+0x28>  // b.first
  18:	bfi	w8, w9, #1, #31
  1c:	str	w8, [x0, #8]
  20:	ldp	x29, x30, [sp], #16
  24:	ret
  28:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>
  2c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>
  30:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>
  34:	add	x0, x0, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x3, x3, #0x0
  40:	mov	w2, #0x441                 	// #1089
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	cmp	w1, #0x2
  18:	mov	x19, x0
  1c:	b.cc	50 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x50>  // b.lo, b.ul, b.last
  20:	sub	w8, w1, #0x1
  24:	orr	x8, x8, x8, lsr #1
  28:	orr	x8, x8, x8, lsr #2
  2c:	orr	x8, x8, x8, lsr #4
  30:	orr	x8, x8, x8, lsr #8
  34:	orr	x8, x8, x8, lsr #16
  38:	lsr	x9, x8, #32
  3c:	orr	w8, w9, w8
  40:	add	w9, w8, #0x1
  44:	cmp	w9, #0x40
  48:	mov	w9, #0x40                  	// #64
  4c:	csinc	w1, w9, w8, ls  // ls = plast
  50:	ldr	w8, [x19, #8]
  54:	tbnz	w8, #0, 74 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x74>
  58:	ldr	x20, [x19, #16]
  5c:	ldr	w21, [x19, #24]
  60:	cmp	w1, #0x1
  64:	b.hi	d4 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xd4>  // b.pmore
  68:	orr	w8, w8, #0x1
  6c:	str	w8, [x19, #8]
  70:	b	e0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xe0>
  74:	ldr	x9, [x19, #16]
  78:	mov	x20, sp
  7c:	cmn	x9, #0x3
  80:	b.hi	94 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x94>  // b.pmore
  84:	str	x9, [sp]
  88:	ldr	x9, [x19, #24]
  8c:	add	x20, x20, #0x10
  90:	str	x9, [sp, #8]
  94:	cmp	w1, #0x2
  98:	b.cc	b0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xb0>  // b.lo, b.ul, b.last
  9c:	and	w8, w8, #0xfffffffe
  a0:	mov	x0, x19
  a4:	str	w8, [x19, #8]
  a8:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  ac:	stp	x0, x1, [x19, #16]
  b0:	mov	x1, sp
  b4:	mov	x0, x19
  b8:	mov	x2, x20
  bc:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  c0:	ldp	x20, x19, [sp, #48]
  c4:	ldr	x21, [sp, #32]
  c8:	ldp	x29, x30, [sp, #16]
  cc:	add	sp, sp, #0x40
  d0:	ret
  d4:	mov	x0, x19
  d8:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  dc:	stp	x0, x1, [x19, #16]
  e0:	add	x2, x20, x21, lsl #4
  e4:	mov	x0, x19
  e8:	mov	x1, x20
  ec:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  f0:	mov	x0, x20
  f4:	ldp	x20, x19, [sp, #48]
  f8:	ldr	x21, [sp, #32]
  fc:	ldp	x29, x30, [sp, #16]
 100:	add	sp, sp, #0x40
 104:	b	0 <_ZdlPv>

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	w1, #0x1
  10:	b.ls	30 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj+0x30>  // b.plast
  14:	mov	w19, w1
  18:	lsl	x0, x19, #4
  1c:	bl	0 <_Znwm>
  20:	mov	x1, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  34:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  38:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  3c:	add	x0, x0, #0x0
  40:	add	x1, x1, #0x0
  44:	add	x3, x3, #0x0
  48:	mov	w2, #0x47d                 	// #1149
  4c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	x21, x0
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  20:	cmp	x20, x19
  24:	b.eq	70 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x70>  // b.none
  28:	ldr	x8, [x20]
  2c:	cmn	x8, #0x3
  30:	b.hi	64 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x64>  // b.pmore
  34:	add	x2, x29, #0x18
  38:	mov	x0, x21
  3c:	mov	x1, x20
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  44:	tbnz	w0, #0, 80 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x80>
  48:	ldr	x8, [x29, #24]
  4c:	ldr	x9, [x20]
  50:	mov	x0, x21
  54:	str	x9, [x8]
  58:	ldr	x9, [x20, #8]
  5c:	str	x9, [x8, #8]
  60:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  64:	add	x20, x20, #0x10
  68:	cmp	x19, x20
  6c:	b.ne	28 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x28>  // b.any
  70:	ldp	x20, x19, [sp, #32]
  74:	ldr	x21, [sp, #16]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret
  80:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  84:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  88:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  8c:	add	x0, x0, #0x0
  90:	add	x1, x1, #0x0
  94:	add	x3, x3, #0x0
  98:	mov	w2, #0x17a                 	// #378
  9c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #8]
   c:	and	w8, w9, #0x1
  10:	stp	w8, wzr, [x0, #8]
  14:	tbnz	w9, #0, 24 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x24>
  18:	ldr	w9, [x0, #24]
  1c:	sub	w10, w9, #0x1
  20:	b	2c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x2c>
  24:	mov	w10, wzr
  28:	mov	w9, #0x1                   	// #1
  2c:	tst	w10, w9
  30:	b.ne	70 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x70>  // b.any
  34:	cbnz	w8, 48 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x48>
  38:	ldr	x8, [x0, #16]
  3c:	ldr	w9, [x0, #24]
  40:	cbnz	x9, 54 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x54>
  44:	b	68 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x68>
  48:	add	x8, x0, #0x10
  4c:	mov	w9, #0x1                   	// #1
  50:	cbz	x9, 68 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x68>
  54:	lsl	x9, x9, #4
  58:	mov	x10, #0xffffffffffffffff    	// #-1
  5c:	subs	x9, x9, #0x10
  60:	str	x10, [x8], #16
  64:	b.ne	5c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x5c>  // b.any
  68:	ldp	x29, x30, [sp], #16
  6c:	ret
  70:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  74:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  78:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  7c:	add	x0, x0, #0x0
  80:	add	x1, x1, #0x0
  84:	add	x3, x3, #0x0
  88:	mov	w2, #0x15c                 	// #348
  8c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x23, [x0]
  18:	cbz	x23, f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xf0>
  1c:	ldr	w8, [x23, #192]
  20:	mov	x19, x3
  24:	mov	x20, x2
  28:	mov	x21, x0
  2c:	mov	x22, x1
  30:	cbnz	w8, cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xcc>
  34:	ldr	w8, [x21, #16]
  38:	cbz	w8, 110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x110>
  3c:	add	x24, x21, #0x8
  40:	ldr	x9, [x24]
  44:	ldr	w2, [x23, #196]
  48:	mov	x0, x23
  4c:	mov	x3, x22
  50:	add	x8, x9, x8, lsl #4
  54:	sub	x1, x8, #0x4
  58:	mov	x4, x20
  5c:	mov	x5, x19
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  64:	cmp	w0, #0x8
  68:	b.hi	94 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x94>  // b.pmore
  6c:	str	w0, [x23, #196]
  70:	ldr	w8, [x21, #16]
  74:	cbz	w8, 130 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x130>
  78:	ldr	x8, [x24]
  7c:	str	w0, [x8, #8]
  80:	ldp	x20, x19, [sp, #48]
  84:	ldp	x22, x21, [sp, #32]
  88:	ldp	x24, x23, [sp, #16]
  8c:	ldp	x29, x30, [sp], #64
  90:	ret
  94:	ldr	w8, [x21, #16]
  98:	cbz	w8, 110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x110>
  9c:	ldr	x9, [x24]
  a0:	mov	x0, x23
  a4:	add	x8, x9, x8, lsl #4
  a8:	ldur	w1, [x8, #-4]
  ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  b0:	ldr	w8, [x23, #192]
  b4:	cbz	w8, 150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x150>
  b8:	ldr	w2, [x23, #196]
  bc:	mov	x3, x0
  c0:	add	x1, x23, #0x8
  c4:	mov	x0, x24
  c8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
  cc:	mov	x0, x21
  d0:	mov	x1, x22
  d4:	mov	x2, x20
  d8:	mov	x3, x19
  dc:	ldp	x20, x19, [sp, #48]
  e0:	ldp	x22, x21, [sp, #32]
  e4:	ldp	x24, x23, [sp, #16]
  e8:	ldp	x29, x30, [sp], #64
  ec:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  f0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  f4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  f8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  fc:	add	x0, x0, #0x0
 100:	add	x1, x1, #0x0
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x521                 	// #1313
 10c:	bl	0 <__assert_fail>
 110:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 114:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 118:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 11c:	add	x0, x0, #0x0
 120:	add	x1, x1, #0x0
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0xa7                  	// #167
 12c:	bl	0 <__assert_fail>
 130:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 134:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 138:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x95                  	// #149
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 154:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 158:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x3e9                 	// #1001
 16c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w1, w2
   c:	b.hi	64 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x64>  // b.pmore
  10:	cmp	w2, #0x8
  14:	b.hi	64 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x64>  // b.pmore
  18:	cbz	w1, 30 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x30>
  1c:	sub	w8, w1, #0x1
  20:	add	x8, x0, w8, uxtw #4
  24:	ldr	x8, [x8, #8]
  28:	cmp	x8, x3
  2c:	b.hi	84 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x84>  // b.pmore
  30:	cmp	w1, w2
  34:	b.eq	58 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x58>  // b.none
  38:	add	x8, x0, w1, uxtw #4
  3c:	ldr	x8, [x8, #8]
  40:	cmp	x8, x3
  44:	b.hi	58 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x58>  // b.pmore
  48:	add	w1, w1, #0x1
  4c:	cmp	w2, w1
  50:	b.ne	38 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x38>  // b.any
  54:	mov	w1, w2
  58:	mov	w0, w1
  5c:	ldp	x29, x30, [sp], #16
  60:	ret
  64:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  68:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  6c:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  70:	add	x0, x0, #0x0
  74:	add	x1, x1, #0x0
  78:	add	x3, x3, #0x0
  7c:	mov	w2, #0x244                 	// #580
  80:	bl	0 <__assert_fail>
  84:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  88:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  8c:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  90:	add	x0, x0, #0x0
  94:	add	x1, x1, #0x0
  98:	add	x3, x3, #0x0
  9c:	mov	w2, #0x246                 	// #582
  a0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	cmp	w2, #0x8
  1c:	b.hi	1a8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1a8>  // b.pmore
  20:	ldr	w22, [x1]
  24:	mov	w19, w2
  28:	cmp	w22, w2
  2c:	b.hi	1a8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1a8>  // b.pmore
  30:	mov	x21, x4
  34:	mov	x24, x3
  38:	cmp	x4, x3
  3c:	b.ls	1c8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1c8>  // b.plast
  40:	mov	x23, x5
  44:	mov	x20, x0
  48:	cbz	w22, 60 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x60>
  4c:	sub	w8, w22, #0x1
  50:	add	x8, x20, w8, uxtw #4
  54:	ldr	x8, [x8, #8]
  58:	cmp	x8, x24
  5c:	b.hi	1e8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1e8>  // b.pmore
  60:	cmp	w22, w19
  64:	b.eq	88 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x88>  // b.none
  68:	add	x8, x20, x22, lsl #4
  6c:	ldr	x8, [x8, #8]
  70:	cmp	x8, x24
  74:	b.ls	208 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x208>  // b.plast
  78:	lsl	x8, x22, #4
  7c:	ldr	x8, [x20, x8]
  80:	cmp	x8, x21
  84:	b.cc	228 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x228>  // b.lo, b.ul, b.last
  88:	cbz	w22, 10c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x10c>
  8c:	sub	w9, w22, #0x1
  90:	add	x8, x20, w9, uxtw #3
  94:	ldr	x8, [x8, #128]
  98:	cmp	x8, x23
  9c:	b.ne	104 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x104>  // b.any
  a0:	add	x8, x20, x9, lsl #4
  a4:	ldr	x10, [x8, #8]!
  a8:	cmp	x10, x24
  ac:	b.ne	104 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x104>  // b.any
  b0:	cmp	w22, w19
  b4:	str	w9, [x1]
  b8:	b.eq	160 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x160>  // b.none
  bc:	add	x9, x20, x22, lsl #3
  c0:	ldr	x9, [x9, #128]
  c4:	cmp	x9, x23
  c8:	b.ne	160 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x160>  // b.any
  cc:	lsl	x9, x22, #4
  d0:	ldr	x9, [x20, x9]
  d4:	cmp	x9, x21
  d8:	b.ne	160 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x160>  // b.any
  dc:	add	x9, x20, x22, lsl #4
  e0:	ldr	x9, [x9, #8]
  e4:	add	w1, w22, #0x1
  e8:	sub	w3, w19, w1
  ec:	mov	x0, x20
  f0:	mov	w2, w22
  f4:	str	x9, [x8]
  f8:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  fc:	sub	w19, w19, #0x1
 100:	b	18c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x18c>
 104:	cmp	w22, #0x8
 108:	b.eq	158 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x158>  // b.none
 10c:	cmp	w22, w19
 110:	b.ne	128 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x128>  // b.any
 114:	add	x8, x20, x22, lsl #4
 118:	add	x9, x20, x22, lsl #3
 11c:	stp	x24, x21, [x8]
 120:	str	x23, [x9, #128]
 124:	b	188 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x188>
 128:	add	x25, x20, x22, lsl #3
 12c:	ldr	x8, [x25, #128]!
 130:	cmp	x8, x23
 134:	b.ne	150 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x150>  // b.any
 138:	add	x8, x20, x22, lsl #4
 13c:	ldr	x9, [x8]
 140:	cmp	x9, x21
 144:	b.ne	150 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x150>  // b.any
 148:	str	x24, [x8]
 14c:	b	18c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x18c>
 150:	cmp	w19, #0x8
 154:	b.ne	168 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x168>  // b.any
 158:	mov	w19, #0x9                   	// #9
 15c:	b	18c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x18c>
 160:	str	x21, [x8]
 164:	b	18c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x18c>
 168:	add	w2, w22, #0x1
 16c:	sub	w3, w19, w22
 170:	mov	x0, x20
 174:	mov	w1, w22
 178:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 17c:	add	x8, x20, x22, lsl #4
 180:	stp	x24, x21, [x8]
 184:	str	x23, [x25]
 188:	add	w19, w19, #0x1
 18c:	mov	w0, w19
 190:	ldp	x20, x19, [sp, #64]
 194:	ldp	x22, x21, [sp, #48]
 198:	ldp	x24, x23, [sp, #32]
 19c:	ldr	x25, [sp, #16]
 1a0:	ldp	x29, x30, [sp], #80
 1a4:	ret
 1a8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1ac:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1b0:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0x275                 	// #629
 1c4:	bl	0 <__assert_fail>
 1c8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1cc:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1d0:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x276                 	// #630
 1e4:	bl	0 <__assert_fail>
 1e8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1ec:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1f0:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1f4:	add	x0, x0, #0x0
 1f8:	add	x1, x1, #0x0
 1fc:	add	x3, x3, #0x0
 200:	mov	w2, #0x279                 	// #633
 204:	bl	0 <__assert_fail>
 208:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 20c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 210:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 214:	add	x0, x0, #0x0
 218:	add	x1, x1, #0x0
 21c:	add	x3, x3, #0x0
 220:	mov	w2, #0x27a                 	// #634
 224:	bl	0 <__assert_fail>
 228:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 22c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 230:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 234:	add	x0, x0, #0x0
 238:	add	x1, x1, #0x0
 23c:	add	x3, x3, #0x0
 240:	mov	w2, #0x27b                 	// #635
 244:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 58 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x58>
  18:	ldr	w8, [x0, #192]
  1c:	mov	x3, x1
  20:	cbz	w8, 38 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x38>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	mov	x1, x3
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  38:	ldr	w2, [x0, #196]
  3c:	mov	w1, wzr
  40:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  44:	mov	w1, w0
  48:	mov	x0, x19
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  58:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  5c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  60:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  64:	add	x0, x0, #0x0
  68:	add	x1, x1, #0x0
  6c:	add	x3, x3, #0x0
  70:	mov	w2, #0x521                 	// #1313
  74:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0]
  10:	ldr	w9, [x8, #192]
  14:	cbz	w9, 78 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x78>
  18:	ldr	w2, [x8, #196]
  1c:	mov	x20, x1
  20:	mov	x19, x0
  24:	add	x0, x8, #0x8
  28:	mov	w1, wzr
  2c:	mov	x3, x20
  30:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  34:	mov	w1, w0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  40:	ldr	w8, [x19, #16]
  44:	cbz	w8, 6c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x6c>
  48:	ldr	x8, [x19, #8]
  4c:	ldp	w8, w9, [x8, #8]
  50:	cmp	w9, w8
  54:	b.cs	6c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x6c>  // b.hs, b.nlast
  58:	mov	x0, x19
  5c:	mov	x1, x20
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  6c:	ldp	x20, x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret
  78:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  7c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  80:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0x3e9                 	// #1001
  94:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	ldr	x9, [x0]
  10:	cbz	x9, 54 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x54>
  14:	ldr	w10, [x9, #192]
  18:	mov	x8, x0
  1c:	add	x0, x0, #0x8
  20:	cbz	w10, 30 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x30>
  24:	ldr	w10, [x9, #196]
  28:	add	x9, x9, #0x8
  2c:	b	34 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x34>
  30:	ldr	w10, [x9, #196]
  34:	str	wzr, [x8, #16]
  38:	stp	w10, w1, [sp, #8]
  3c:	mov	x1, sp
  40:	str	x9, [sp]
  44:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  48:	ldp	x29, x30, [sp, #16]
  4c:	add	sp, sp, #0x20
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  58:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  5c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x521                 	// #1313
  70:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w1, w2
   c:	b.hi	64 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x64>  // b.pmore
  10:	cmp	w2, #0xb
  14:	b.hi	64 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x64>  // b.pmore
  18:	cbz	w1, 30 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x30>
  1c:	sub	w8, w1, #0x1
  20:	add	x8, x0, w8, uxtw #3
  24:	ldr	x8, [x8, #88]
  28:	cmp	x8, x3
  2c:	b.hi	84 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x84>  // b.pmore
  30:	cmp	w1, w2
  34:	b.eq	58 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x58>  // b.none
  38:	add	x8, x0, w1, uxtw #3
  3c:	ldr	x8, [x8, #88]
  40:	cmp	x8, x3
  44:	b.hi	58 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x58>  // b.pmore
  48:	add	w1, w1, #0x1
  4c:	cmp	w2, w1
  50:	b.ne	38 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x38>  // b.any
  54:	mov	w1, w2
  58:	mov	w0, w1
  5c:	ldp	x29, x30, [sp], #16
  60:	ret
  64:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  68:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  6c:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  70:	add	x0, x0, #0x0
  74:	add	x1, x1, #0x0
  78:	add	x3, x3, #0x0
  7c:	mov	w2, #0x2cb                 	// #715
  80:	bl	0 <__assert_fail>
  84:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  88:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  8c:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  90:	add	x0, x0, #0x0
  94:	add	x1, x1, #0x0
  98:	add	x3, x3, #0x0
  9c:	mov	w2, #0x2cd                 	// #717
  a0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	str	x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldr	w9, [x0, #16]
  1c:	cbz	w9, 10c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x10c>
  20:	ldp	x11, x8, [x0]
  24:	sub	w10, w9, #0x1
  28:	mov	x19, x1
  2c:	add	x20, x0, #0x8
  30:	add	x8, x8, w10, uxtw #4
  34:	ldr	w10, [x8, #12]
  38:	ldr	x8, [x8]
  3c:	ldr	w11, [x11, #192]
  40:	ldr	x8, [x8, x10, lsl #3]
  44:	subs	w22, w11, w9
  48:	and	x21, x8, #0xffffffffffffffc0
  4c:	b.eq	98 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x98>  // b.none
  50:	mov	w23, #0xffffffff            	// #-1
  54:	add	w23, w23, #0x1
  58:	add	x9, x21, w23, uxtw #3
  5c:	ldr	x9, [x9, #96]
  60:	cmp	x9, x19
  64:	b.ls	54 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x54>  // b.plast
  68:	cmp	w23, #0xc
  6c:	b.cs	ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0xec>  // b.hs, b.nlast
  70:	and	w8, w8, #0x3f
  74:	add	w8, w8, #0x1
  78:	mov	x1, sp
  7c:	mov	x0, x20
  80:	str	x21, [sp]
  84:	stp	w8, w23, [sp, #8]
  88:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  8c:	ldr	x8, [x21, w23, uxtw #3]
  90:	subs	w22, w22, #0x1
  94:	b	48 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x48>
  98:	mov	w9, #0xffffffff            	// #-1
  9c:	add	w9, w9, #0x1
  a0:	add	x10, x21, w9, uxtw #4
  a4:	ldr	x10, [x10, #8]
  a8:	cmp	x10, x19
  ac:	b.ls	9c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x9c>  // b.plast
  b0:	cmp	w9, #0x8
  b4:	b.cs	12c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x12c>  // b.hs, b.nlast
  b8:	and	w8, w8, #0x3f
  bc:	add	w8, w8, #0x1
  c0:	mov	x1, sp
  c4:	mov	x0, x20
  c8:	str	x21, [sp]
  cc:	stp	w8, w9, [sp, #8]
  d0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  d4:	ldp	x20, x19, [sp, #64]
  d8:	ldp	x22, x21, [sp, #48]
  dc:	ldr	x23, [sp, #32]
  e0:	ldp	x29, x30, [sp, #16]
  e4:	add	sp, sp, #0x50
  e8:	ret
  ec:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  f0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  f4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x2dd                 	// #733
 108:	bl	0 <__assert_fail>
 10c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 110:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 114:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x99                  	// #153
 128:	bl	0 <__assert_fail>
 12c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 130:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 134:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 138:	add	x0, x0, #0x0
 13c:	add	x1, x1, #0x0
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x257                 	// #599
 148:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	q0, [x20]
  28:	str	q0, [x9, w8, uxtw #4]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x10                  	// #16
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	w8, [x0, #16]
  1c:	mov	x22, x3
  20:	mov	x19, x2
  24:	mov	x23, x1
  28:	mov	x20, x0
  2c:	add	x21, x0, #0x8
  30:	cbz	w8, 44 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x44>
  34:	ldr	x9, [x21]
  38:	ldp	w9, w10, [x9, #8]
  3c:	cmp	w10, w9
  40:	b.cc	5c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x5c>  // b.lo, b.ul, b.last
  44:	ldr	x8, [x20]
  48:	mov	x0, x21
  4c:	ldr	w1, [x8, #192]
  50:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  54:	ldr	w8, [x20, #16]
  58:	cbz	w8, 204 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x204>
  5c:	ldr	x9, [x21]
  60:	add	x9, x9, w8, uxtw #4
  64:	ldur	w10, [x9, #-4]
  68:	cbnz	w10, 118 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x118>
  6c:	ldur	x9, [x9, #-16]
  70:	ldr	x9, [x9]
  74:	cmp	x9, x23
  78:	b.ls	118 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x118>  // b.plast
  7c:	sub	w1, w8, #0x1
  80:	mov	x0, x21
  84:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  88:	cbz	x0, 108 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x108>
  8c:	and	x24, x0, #0xffffffffffffffc0
  90:	and	x25, x0, #0x3f
  94:	add	x8, x24, x25, lsl #3
  98:	ldr	x8, [x8, #128]
  9c:	cmp	x8, x22
  a0:	b.ne	118 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x118>  // b.any
  a4:	add	x26, x24, x25, lsl #4
  a8:	ldr	x8, [x26, #8]!
  ac:	cmp	x8, x23
  b0:	b.ne	118 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x118>  // b.any
  b4:	ldr	w8, [x20, #16]
  b8:	cbz	w8, 224 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x224>
  bc:	ldr	x9, [x21]
  c0:	sub	w1, w8, #0x1
  c4:	mov	x0, x21
  c8:	add	x9, x9, x8, lsl #4
  cc:	ldur	x23, [x9, #-16]
  d0:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
  d4:	ldr	x8, [x23]
  d8:	cmp	x8, x19
  dc:	b.cc	f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0xf0>  // b.lo, b.ul, b.last
  e0:	b.ne	1f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1f8>  // b.any
  e4:	ldr	x8, [x23, #128]
  e8:	cmp	x8, x22
  ec:	b.ne	1f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1f8>  // b.any
  f0:	lsl	x8, x25, #4
  f4:	ldr	x23, [x24, x8]
  f8:	mov	x0, x20
  fc:	mov	w1, wzr
 100:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 104:	b	118 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x118>
 108:	ldr	x8, [x20]
 10c:	ldr	w9, [x8, #192]
 110:	cbz	w9, 264 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x264>
 114:	str	x23, [x8]
 118:	ldr	w8, [x20, #16]
 11c:	cbz	w8, 224 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x224>
 120:	ldr	x9, [x21]
 124:	mov	x3, x23
 128:	mov	x4, x19
 12c:	mov	x5, x22
 130:	add	x1, x9, x8, lsl #4
 134:	ldr	w8, [x1, #-4]!
 138:	ldur	w2, [x1, #-4]
 13c:	ldur	x0, [x1, #-12]
 140:	cmp	w8, w2
 144:	cset	w24, eq  // eq = none
 148:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 14c:	cmp	w0, #0x9
 150:	b.cc	1a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1a0>  // b.lo, b.ul, b.last
 154:	ldr	w8, [x20, #16]
 158:	mov	x0, x20
 15c:	sub	w1, w8, #0x1
 160:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 164:	ldr	w8, [x20, #16]
 168:	cbz	w8, 204 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x204>
 16c:	ldr	x9, [x21]
 170:	mov	x3, x23
 174:	mov	x4, x19
 178:	mov	x5, x22
 17c:	add	x1, x9, x8, lsl #4
 180:	ldr	w8, [x1, #-4]!
 184:	ldur	w2, [x1, #-4]
 188:	ldur	x0, [x1, #-12]
 18c:	cmp	w8, w2
 190:	cset	w24, eq  // eq = none
 194:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 198:	cmp	w0, #0x9
 19c:	b.cs	244 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x244>  // b.hs, b.nlast
 1a0:	ldr	w8, [x20, #16]
 1a4:	mov	w2, w0
 1a8:	mov	x0, x21
 1ac:	sub	w1, w8, #0x1
 1b0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1b4:	cbz	w24, 1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1e0>
 1b8:	ldr	w8, [x20, #16]
 1bc:	mov	x0, x20
 1c0:	mov	x2, x19
 1c4:	ldp	x20, x19, [sp, #64]
 1c8:	ldp	x22, x21, [sp, #48]
 1cc:	ldp	x24, x23, [sp, #32]
 1d0:	ldp	x26, x25, [sp, #16]
 1d4:	sub	w1, w8, #0x1
 1d8:	ldp	x29, x30, [sp], #80
 1dc:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1e0:	ldp	x20, x19, [sp, #64]
 1e4:	ldp	x22, x21, [sp, #48]
 1e8:	ldp	x24, x23, [sp, #32]
 1ec:	ldp	x26, x25, [sp, #16]
 1f0:	ldp	x29, x30, [sp], #80
 1f4:	ret
 1f8:	ldr	w8, [x20, #16]
 1fc:	str	x19, [x26]
 200:	b	1bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1bc>
 204:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 208:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 20c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 210:	add	x0, x0, #0x0
 214:	add	x1, x1, #0x0
 218:	add	x3, x3, #0x0
 21c:	mov	w2, #0xa7                  	// #167
 220:	bl	0 <__assert_fail>
 224:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 228:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 22c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 230:	add	x0, x0, #0x0
 234:	add	x1, x1, #0x0
 238:	add	x3, x3, #0x0
 23c:	mov	w2, #0xab                  	// #171
 240:	bl	0 <__assert_fail>
 244:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 248:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 24c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 250:	add	x0, x0, #0x0
 254:	add	x1, x1, #0x0
 258:	add	x3, x3, #0x0
 25c:	mov	w2, #0x740                 	// #1856
 260:	bl	0 <__assert_fail>
 264:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 268:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 26c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 270:	add	x0, x0, #0x0
 274:	add	x1, x1, #0x0
 278:	add	x3, x3, #0x0
 27c:	mov	w2, #0x3e9                 	// #1001
 280:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path7setSizeEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #8]
   c:	cmp	w9, w1
  10:	b.ls	64 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj+0x64>  // b.plast
  14:	ldr	x8, [x0]
  18:	add	x10, x8, w1, uxtw #4
  1c:	str	w2, [x10, #8]
  20:	cbz	w1, 5c <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj+0x5c>
  24:	sub	w10, w1, #0x1
  28:	cmp	w9, w10
  2c:	b.ls	84 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj+0x84>  // b.plast
  30:	sub	w9, w2, #0x1
  34:	cmp	w9, #0x40
  38:	b.cs	a4 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj+0xa4>  // b.hs, b.nlast
  3c:	add	x8, x8, w10, uxtw #4
  40:	ldr	w10, [x8, #12]
  44:	ldr	x8, [x8]
  48:	mov	w9, w9
  4c:	ldr	x11, [x8, x10, lsl #3]
  50:	and	x11, x11, #0xffffffffffffffc0
  54:	orr	x9, x11, x9
  58:	str	x9, [x8, x10, lsl #3]
  5c:	ldp	x29, x30, [sp], #16
  60:	ret
  64:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  68:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  6c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  70:	add	x0, x0, #0x0
  74:	add	x1, x1, #0x0
  78:	add	x3, x3, #0x0
  7c:	mov	w2, #0x95                  	// #149
  80:	bl	0 <__assert_fail>
  84:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  88:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  8c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  90:	add	x0, x0, #0x0
  94:	add	x1, x1, #0x0
  98:	add	x3, x3, #0x0
  9c:	mov	w2, #0x99                  	// #153
  a0:	bl	0 <__assert_fail>
  a4:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  a8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  ac:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  b0:	add	x0, x0, #0x0
  b4:	add	x1, x1, #0x0
  b8:	add	x3, x3, #0x0
  bc:	mov	w2, #0xba                  	// #186
  c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #32]
   8:	str	x25, [sp, #48]
   c:	stp	x24, x23, [sp, #64]
  10:	stp	x22, x21, [sp, #80]
  14:	stp	x20, x19, [sp, #96]
  18:	add	x29, sp, #0x20
  1c:	ldr	w8, [x0, #196]
  20:	mov	x19, x0
  24:	mov	w5, w1
  28:	add	x4, x29, #0x18
  2c:	mov	w0, #0x2                   	// #2
  30:	mov	w2, #0x8                   	// #8
  34:	mov	w6, #0x1                   	// #1
  38:	mov	w1, w8
  3c:	mov	x3, xzr
  40:	add	x23, x29, #0x18
  44:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
  48:	mov	x20, x0
  4c:	mov	x24, xzr
  50:	mov	w21, wzr
  54:	add	x25, sp, #0x10
  58:	stp	xzr, xzr, [sp, #16]
  5c:	ldr	x8, [x19, #200]
  60:	ldr	x22, [x8]
  64:	cbz	x22, 74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x74>
  68:	ldr	x9, [x22]
  6c:	str	x9, [x8]
  70:	b	88 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x88>
  74:	add	x0, x8, #0x8
  78:	mov	w1, #0xc0                  	// #192
  7c:	mov	w2, #0x6                   	// #6
  80:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  84:	mov	x22, x0
  88:	mov	w2, #0xc0                  	// #192
  8c:	mov	x0, x22
  90:	mov	w1, wzr
  94:	bl	0 <memset>
  98:	ldr	w8, [x19, #192]
  9c:	cbnz	w8, 178 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x178>
  a0:	ldr	w4, [x23, x24, lsl #2]
  a4:	mov	x0, x22
  a8:	mov	x1, x19
  ac:	mov	w2, w21
  b0:	mov	w3, wzr
  b4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  b8:	ldr	w2, [x23, x24, lsl #2]
  bc:	add	x0, sp, #0x8
  c0:	mov	x1, x22
  c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  c8:	ldr	x8, [sp, #8]
  cc:	ldr	w9, [x23, x24, lsl #2]
  d0:	str	x8, [x25, x24, lsl #3]
  d4:	add	x24, x24, #0x1
  d8:	cmp	x24, #0x2
  dc:	add	w21, w9, w21
  e0:	b.ne	5c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x5c>  // b.any
  e4:	ldr	w8, [x19, #192]
  e8:	cbnz	w8, 178 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x178>
  ec:	mov	w8, #0x1                   	// #1
  f0:	mov	w2, #0xb8                  	// #184
  f4:	mov	x0, x19
  f8:	mov	w1, wzr
  fc:	str	w8, [x19, #192]
 100:	bl	0 <memset>
 104:	mov	x8, xzr
 108:	add	x9, sp, #0x10
 10c:	add	x10, x29, #0x18
 110:	ldr	x11, [x9, x8, lsl #3]
 114:	ldr	w12, [x10, x8, lsl #2]
 118:	and	x13, x11, #0xffffffffffffffc0
 11c:	sub	w12, w12, #0x1
 120:	add	x12, x13, w12, uxtw #4
 124:	ldr	x12, [x12, #8]
 128:	add	x13, x19, x8, lsl #3
 12c:	add	x8, x8, #0x1
 130:	cmp	x8, #0x2
 134:	str	x12, [x13, #96]
 138:	str	x11, [x13, #8]
 13c:	b.ne	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x110>  // b.any
 140:	ldr	x8, [sp, #16]
 144:	mov	w9, #0x2                   	// #2
 148:	mov	x0, x20
 14c:	ldr	x25, [sp, #48]
 150:	and	x8, x8, #0xffffffffffffffc0
 154:	ldr	x8, [x8]
 158:	str	w9, [x19, #196]
 15c:	str	x8, [x19]
 160:	ldp	x20, x19, [sp, #96]
 164:	ldp	x22, x21, [sp, #80]
 168:	ldp	x24, x23, [sp, #64]
 16c:	ldp	x29, x30, [sp, #32]
 170:	add	sp, sp, #0x70
 174:	ret
 178:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 17c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 180:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x3e0                 	// #992
 194:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #8]
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	cbz	w8, 2c <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj+0x2c>
  1c:	ldr	x8, [x19]
  20:	ldp	w8, w9, [x8, #8]
  24:	cmp	w9, w8
  28:	b.cc	58 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj+0x58>  // b.lo, b.ul, b.last
  2c:	mov	x0, x19
  30:	mov	w1, w20
  34:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
  38:	ldr	w8, [x19, #8]
  3c:	cmp	w8, w20
  40:	b.ls	64 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj+0x64>  // b.plast
  44:	ldr	x8, [x19]
  48:	add	x8, x8, w20, uxtw #4
  4c:	ldr	w9, [x8, #12]
  50:	add	w9, w9, #0x1
  54:	str	w9, [x8, #12]
  58:	ldp	x20, x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>
  68:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>
  6c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>
  70:	add	x0, x0, #0x0
  74:	add	x1, x1, #0x0
  78:	add	x3, x3, #0x0
  7c:	mov	w2, #0x95                  	// #149
  80:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	w1, 88 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x88>
  18:	sub	w22, w1, #0x1
  1c:	mov	x19, x2
  20:	mov	x21, x0
  24:	add	x20, x0, #0x8
  28:	lsl	x23, x22, #4
  2c:	ldr	w8, [x21, #16]
  30:	cbz	w22, 70 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x70>
  34:	cmp	w8, w22
  38:	b.ls	9c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x9c>  // b.plast
  3c:	ldr	x8, [x20]
  40:	mov	x0, x20
  44:	mov	w1, w22
  48:	add	x8, x8, x23
  4c:	ldr	x9, [x8]
  50:	ldr	w8, [x8, #12]
  54:	add	x8, x9, x8, lsl #3
  58:	str	x19, [x8, #96]
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  60:	sub	x23, x23, #0x10
  64:	sub	w22, w22, #0x1
  68:	tbnz	w0, #0, 2c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x2c>
  6c:	b	88 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x88>
  70:	cbz	w8, 9c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x9c>
  74:	ldr	x8, [x20]
  78:	ldr	x9, [x8]
  7c:	ldr	w8, [x8, #12]
  80:	add	x8, x9, x8, lsl #3
  84:	str	x19, [x8, #88]
  88:	ldp	x20, x19, [sp, #48]
  8c:	ldp	x22, x21, [sp, #32]
  90:	ldr	x23, [sp, #16]
  94:	ldp	x29, x30, [sp], #64
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  a0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  a4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x99                  	// #153
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	w8, [x0, #16]
  1c:	cbz	w8, 168 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x168>
  20:	add	x19, x0, #0x8
  24:	ldr	x9, [x19]
  28:	ldr	x24, [x0]
  2c:	mov	x20, x0
  30:	mov	w21, w1
  34:	add	x8, x9, x8, lsl #4
  38:	ldur	w9, [x8, #-8]
  3c:	ldur	x22, [x8, #-16]
  40:	cmp	w9, #0x1
  44:	b.ne	8c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x8c>  // b.any
  48:	ldr	x8, [x24, #200]
  4c:	mov	x0, x20
  50:	ldr	x9, [x8]
  54:	str	x9, [x22]
  58:	str	x22, [x8]
  5c:	ldr	w1, [x24, #192]
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  64:	tbz	w21, #0, 150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x150>
  68:	ldr	w8, [x24, #192]
  6c:	cbz	w8, 150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x150>
  70:	ldr	w8, [x20, #16]
  74:	cbz	w8, 150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x150>
  78:	ldr	x8, [x19]
  7c:	ldp	w8, w9, [x8, #8]
  80:	cmp	w9, w8
  84:	b.cc	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x120>  // b.lo, b.ul, b.last
  88:	b	150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x150>
  8c:	ldur	w2, [x8, #-4]
  90:	mov	x0, x22
  94:	add	w1, w2, #0x1
  98:	sub	w3, w9, w1
  9c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  a0:	ldr	w8, [x20, #16]
  a4:	cbz	w8, 168 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x168>
  a8:	ldr	x9, [x20, #8]
  ac:	ldr	w1, [x24, #192]
  b0:	mov	x0, x19
  b4:	add	x8, x9, x8, lsl #4
  b8:	ldur	w25, [x8, #-8]
  bc:	sub	w23, w25, #0x1
  c0:	mov	w2, w23
  c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  c8:	ldr	w8, [x20, #16]
  cc:	cbz	w8, 188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x188>
  d0:	ldr	x9, [x19]
  d4:	add	x8, x9, x8, lsl #4
  d8:	ldur	w8, [x8, #-4]
  dc:	cmp	w8, w23
  e0:	b.ne	11c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x11c>  // b.any
  e4:	sub	w8, w25, #0x2
  e8:	add	x8, x22, w8, uxtw #4
  ec:	ldr	w1, [x24, #192]
  f0:	ldr	x2, [x8, #8]
  f4:	mov	x0, x20
  f8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  fc:	ldr	w1, [x24, #192]
 100:	mov	x0, x19
 104:	ldp	x20, x19, [sp, #64]
 108:	ldp	x22, x21, [sp, #48]
 10c:	ldp	x24, x23, [sp, #32]
 110:	ldr	x25, [sp, #16]
 114:	ldp	x29, x30, [sp], #80
 118:	b	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 11c:	tbz	w21, #0, 150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x150>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 128:	tbz	w0, #0, 150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x150>
 12c:	ldr	w8, [x20, #16]
 130:	cbz	w8, 168 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x168>
 134:	ldr	w9, [x24, #192]
 138:	cbz	w9, 1a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1a8>
 13c:	ldr	x9, [x19]
 140:	add	x8, x9, x8, lsl #4
 144:	ldur	x8, [x8, #-16]
 148:	ldr	x8, [x8]
 14c:	str	x8, [x24]
 150:	ldp	x20, x19, [sp, #64]
 154:	ldp	x22, x21, [sp, #48]
 158:	ldp	x24, x23, [sp, #32]
 15c:	ldr	x25, [sp, #16]
 160:	ldp	x29, x30, [sp], #80
 164:	ret
 168:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 16c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 170:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0xab                  	// #171
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 18c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 190:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0xa7                  	// #167
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1ac:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1b0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0x3e9                 	// #1001
 1c4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x28, x27, [sp, #112]
   c:	stp	x26, x25, [sp, #128]
  10:	stp	x24, x23, [sp, #144]
  14:	stp	x22, x21, [sp, #160]
  18:	stp	x20, x19, [sp, #176]
  1c:	add	x29, sp, #0x60
  20:	ldr	w8, [x0, #16]
  24:	cmp	w8, w1
  28:	b.ls	2bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2bc>  // b.plast
  2c:	add	x21, x0, #0x8
  30:	ldr	x8, [x21]
  34:	mov	x28, x0
  38:	mov	x0, x21
  3c:	mov	w19, w1
  40:	add	x8, x8, w1, uxtw #4
  44:	ldr	w23, [x8, #12]
  48:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  4c:	mov	x22, x0
  50:	cbz	x0, 74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x74>
  54:	and	w8, w22, #0x3f
  58:	add	w8, w8, #0x1
  5c:	and	x9, x22, #0xffffffffffffffc0
  60:	add	w23, w8, w23
  64:	mov	w20, #0x1                   	// #1
  68:	str	x9, [sp, #48]
  6c:	stur	w8, [x29, #-16]
  70:	b	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x7c>
  74:	mov	w8, wzr
  78:	mov	w20, wzr
  7c:	ldr	w9, [x28, #16]
  80:	cmp	w9, w19
  84:	b.ls	2dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2dc>  // b.plast
  88:	ldr	x9, [x21]
  8c:	mov	w10, w19
  90:	sub	x26, x29, #0x10
  94:	add	x27, sp, #0x30
  98:	add	x9, x9, x10, lsl #4
  9c:	ldr	w10, [x9, #8]
  a0:	mov	x0, x21
  a4:	mov	w1, w19
  a8:	add	w24, w20, #0x1
  ac:	str	w10, [x26, w20, uxtw #2]
  b0:	ldr	x9, [x9]
  b4:	add	w25, w10, w8
  b8:	str	x9, [x27, w20, uxtw #3]
  bc:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
  c0:	cbz	x0, e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0xe4>
  c4:	and	w8, w0, #0x3f
  c8:	and	x9, x0, #0xffffffffffffffc0
  cc:	add	w8, w8, #0x1
  d0:	str	x9, [x27, w24, uxtw #3]
  d4:	orr	w9, w20, #0x2
  d8:	str	w8, [x26, w24, uxtw #2]
  dc:	add	w25, w8, w25
  e0:	mov	w24, w9
  e4:	add	w8, w25, #0x1
  e8:	cmp	w8, w24, lsl #3
  ec:	b.ls	130 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x130>  // b.plast
  f0:	subs	w8, w24, #0x1
  f4:	sub	x9, x29, #0x10
  f8:	add	x10, sp, #0x30
  fc:	csinc	w27, w8, wzr, ne  // ne = any
 100:	ldr	w8, [x9, w27, uxtw #2]
 104:	ldr	x11, [x10, w27, uxtw #3]
 108:	str	w8, [x9, w24, uxtw #2]
 10c:	str	x11, [x10, w24, uxtw #3]
 110:	str	wzr, [x9, w27, uxtw #2]
 114:	ldr	x8, [x28]
 118:	ldr	x8, [x8, #200]
 11c:	ldr	x20, [x8]
 120:	cbz	x20, 13c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x13c>
 124:	ldr	x9, [x20]
 128:	str	x9, [x8]
 12c:	b	150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x150>
 130:	mov	x26, x28
 134:	mov	w27, wzr
 138:	b	170 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x170>
 13c:	add	x0, x8, #0x8
 140:	mov	w1, #0xc0                  	// #192
 144:	mov	w2, #0x6                   	// #6
 148:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 14c:	mov	x20, x0
 150:	mov	w2, #0xc0                  	// #192
 154:	mov	x0, x20
 158:	mov	w1, wzr
 15c:	mov	x26, x28
 160:	bl	0 <memset>
 164:	add	x8, sp, #0x30
 168:	add	w24, w24, #0x1
 16c:	str	x20, [x8, x27, lsl #3]
 170:	sub	x3, x29, #0x10
 174:	add	x4, sp, #0x20
 178:	mov	w2, #0x8                   	// #8
 17c:	mov	w6, #0x1                   	// #1
 180:	mov	w0, w24
 184:	mov	w1, w25
 188:	mov	w5, w23
 18c:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 190:	lsr	x8, x0, #32
 194:	stp	x0, x8, [sp, #8]
 198:	add	x0, sp, #0x30
 19c:	sub	x2, x29, #0x10
 1a0:	add	x3, sp, #0x20
 1a4:	mov	w1, w24
 1a8:	add	x28, sp, #0x30
 1ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 1b0:	cbz	x22, 1c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1c0>
 1b4:	mov	x0, x21
 1b8:	mov	w1, w19
 1bc:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 1c0:	mov	x25, xzr
 1c4:	mov	w22, wzr
 1c8:	mov	w23, w27
 1cc:	sub	x20, x24, #0x1
 1d0:	add	x8, sp, #0x20
 1d4:	ldr	w2, [x8, x25, lsl #2]
 1d8:	ldr	x1, [x28, x25, lsl #3]
 1dc:	sub	w8, w2, #0x1
 1e0:	add	x8, x1, w8, uxtw #4
 1e4:	ldr	x24, [x8, #8]
 1e8:	cbz	w27, 220 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x220>
 1ec:	cmp	x23, x25
 1f0:	b.ne	220 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x220>  // b.any
 1f4:	add	x0, sp, #0x18
 1f8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 1fc:	ldr	x2, [sp, #24]
 200:	mov	x0, x26
 204:	mov	w1, w19
 208:	mov	x3, x24
 20c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 210:	and	w8, w0, #0x1
 214:	mov	w22, w0
 218:	add	w19, w19, w8
 21c:	b	23c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x23c>
 220:	mov	x0, x21
 224:	mov	w1, w19
 228:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 22c:	mov	x0, x26
 230:	mov	w1, w19
 234:	mov	x2, x24
 238:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 23c:	cmp	x20, x25
 240:	b.eq	258 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x258>  // b.none
 244:	mov	x0, x21
 248:	mov	w1, w19
 24c:	add	x25, x25, #0x1
 250:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 254:	b	1d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1d0>
 258:	ldr	x8, [sp, #8]
 25c:	cmp	w8, w25
 260:	b.eq	27c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x27c>  // b.none
 264:	sub	x20, x8, x25
 268:	mov	x0, x21
 26c:	mov	w1, w19
 270:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 274:	adds	w20, w20, #0x1
 278:	b.cc	268 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x268>  // b.lo, b.ul, b.last
 27c:	ldr	w8, [x26, #16]
 280:	cmp	w8, w19
 284:	b.ls	2bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2bc>  // b.plast
 288:	ldr	x8, [x21]
 28c:	ldr	x9, [sp, #16]
 290:	and	w0, w22, #0x1
 294:	add	x8, x8, w19, uxtw #4
 298:	str	w9, [x8, #12]
 29c:	ldp	x20, x19, [sp, #176]
 2a0:	ldp	x22, x21, [sp, #160]
 2a4:	ldp	x24, x23, [sp, #144]
 2a8:	ldp	x26, x25, [sp, #128]
 2ac:	ldp	x28, x27, [sp, #112]
 2b0:	ldp	x29, x30, [sp, #96]
 2b4:	add	sp, sp, #0xc0
 2b8:	ret
 2bc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2c0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2c4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2c8:	add	x0, x0, #0x0
 2cc:	add	x1, x1, #0x0
 2d0:	add	x3, x3, #0x0
 2d4:	mov	w2, #0x95                  	// #149
 2d8:	bl	0 <__assert_fail>
 2dc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2e0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2e4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2e8:	add	x0, x0, #0x0
 2ec:	add	x1, x1, #0x0
 2f0:	add	x3, x3, #0x0
 2f4:	mov	w2, #0x99                  	// #153
 2f8:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #8]
   c:	cmp	w8, w1
  10:	b.ls	34 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj+0x34>  // b.plast
  14:	ldr	x8, [x0]
  18:	add	x8, x8, w1, uxtw #4
  1c:	ldp	w9, w8, [x8, #8]
  20:	sub	w9, w9, #0x1
  24:	cmp	w8, w9
  28:	cset	w0, eq  // eq = none
  2c:	ldp	x29, x30, [sp], #16
  30:	ret
  34:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>
  38:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>
  3c:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x99                  	// #153
  50:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	cbz	w1, 1fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x1fc>
  1c:	mov	x21, x0
  20:	ldr	x23, [x21], #8
  24:	mov	w20, w1
  28:	mov	x19, x0
  2c:	subs	w22, w1, #0x1
  30:	b.eq	78 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x78>  // b.none
  34:	ldr	w8, [x19, #16]
  38:	cmp	w8, w22
  3c:	b.ls	21c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x21c>  // b.plast
  40:	ldr	x8, [x21]
  44:	add	x10, x8, w22, uxtw #4
  48:	ldr	w9, [x10, #8]
  4c:	ldr	x24, [x10]
  50:	cmp	w9, #0x1
  54:	b.ne	fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xfc>  // b.any
  58:	ldr	x8, [x23, #200]
  5c:	mov	x0, x19
  60:	mov	w1, w22
  64:	ldr	x9, [x8]
  68:	str	x9, [x24]
  6c:	str	x24, [x8]
  70:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  74:	b	188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>
  78:	ldr	w8, [x23, #192]
  7c:	cbz	w8, 23c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x23c>
  80:	ldr	w8, [x19, #16]
  84:	cbz	w8, 1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x1dc>
  88:	ldr	x8, [x19, #8]
  8c:	add	x0, x23, #0x8
  90:	ldr	w2, [x8, #12]
  94:	ldr	w8, [x23, #196]
  98:	add	w1, w2, #0x1
  9c:	sub	w3, w8, w1
  a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  a4:	ldr	w8, [x23, #196]
  a8:	sub	w8, w8, #0x1
  ac:	str	w8, [x23, #196]
  b0:	ldr	w9, [x19, #16]
  b4:	cbz	w9, 1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x1dc>
  b8:	ldr	x9, [x21]
  bc:	str	w8, [x9, #8]
  c0:	cbnz	w8, 188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>
  c4:	ldr	w8, [x23, #192]
  c8:	cbz	w8, 23c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x23c>
  cc:	mov	w2, #0xc4                  	// #196
  d0:	mov	x0, x23
  d4:	mov	w1, wzr
  d8:	bl	0 <memset>
  dc:	mov	x0, x19
  e0:	ldp	x20, x19, [sp, #64]
  e4:	ldp	x22, x21, [sp, #48]
  e8:	ldp	x24, x23, [sp, #32]
  ec:	ldp	x26, x25, [sp, #16]
  f0:	mov	w1, wzr
  f4:	ldp	x29, x30, [sp], #80
  f8:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  fc:	mov	w25, w22
 100:	add	x8, x8, x25, lsl #4
 104:	ldr	w2, [x8, #12]
 108:	mov	x0, x24
 10c:	add	w1, w2, #0x1
 110:	sub	w3, w9, w1
 114:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 118:	ldr	w8, [x19, #16]
 11c:	cmp	w8, w22
 120:	b.ls	21c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x21c>  // b.plast
 124:	ldr	x8, [x19, #8]
 128:	mov	x0, x21
 12c:	mov	w1, w22
 130:	add	x8, x8, x25, lsl #4
 134:	ldr	w26, [x8, #8]
 138:	sub	w23, w26, #0x1
 13c:	mov	w2, w23
 140:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 144:	ldr	w8, [x19, #16]
 148:	cmp	w8, w22
 14c:	b.ls	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x1dc>  // b.plast
 150:	ldr	x8, [x21]
 154:	add	x8, x8, x25, lsl #4
 158:	ldr	w8, [x8, #12]
 15c:	cmp	w8, w23
 160:	b.ne	188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>  // b.any
 164:	sub	w8, w26, #0x2
 168:	add	x8, x24, w8, uxtw #3
 16c:	ldr	x2, [x8, #96]
 170:	mov	x0, x19
 174:	mov	w1, w22
 178:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 17c:	mov	x0, x21
 180:	mov	w1, w22
 184:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 188:	ldr	w8, [x19, #16]
 18c:	cbz	w8, 1c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x1c4>
 190:	ldr	x8, [x21]
 194:	ldp	w8, w9, [x8, #8]
 198:	cmp	w9, w8
 19c:	b.cs	1c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x1c4>  // b.hs, b.nlast
 1a0:	mov	x0, x21
 1a4:	mov	w1, w20
 1a8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1ac:	ldr	w8, [x19, #16]
 1b0:	cmp	w8, w20
 1b4:	b.ls	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x1dc>  // b.plast
 1b8:	ldr	x8, [x21]
 1bc:	add	x8, x8, w20, uxtw #4
 1c0:	str	wzr, [x8, #12]
 1c4:	ldp	x20, x19, [sp, #64]
 1c8:	ldp	x22, x21, [sp, #48]
 1cc:	ldp	x24, x23, [sp, #32]
 1d0:	ldp	x26, x25, [sp, #16]
 1d4:	ldp	x29, x30, [sp], #80
 1d8:	ret
 1dc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1e0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1e4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1e8:	add	x0, x0, #0x0
 1ec:	add	x1, x1, #0x0
 1f0:	add	x3, x3, #0x0
 1f4:	mov	w2, #0x95                  	// #149
 1f8:	bl	0 <__assert_fail>
 1fc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 200:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 204:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 208:	add	x0, x0, #0x0
 20c:	add	x1, x1, #0x0
 210:	add	x3, x3, #0x0
 214:	mov	w2, #0x77d                 	// #1917
 218:	bl	0 <__assert_fail>
 21c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 220:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 224:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 228:	add	x0, x0, #0x0
 22c:	add	x1, x1, #0x0
 230:	add	x3, x3, #0x0
 234:	mov	w2, #0x99                  	// #153
 238:	bl	0 <__assert_fail>
 23c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 240:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 244:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 248:	add	x0, x0, #0x0
 24c:	add	x1, x1, #0x0
 250:	add	x3, x3, #0x0
 254:	mov	w2, #0x3e9                 	// #1001
 258:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path7atBeginEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #8]
   c:	cbz	w8, 38 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x38>
  10:	ldr	x9, [x0]
  14:	mov	w10, wzr
  18:	cmp	w8, w10
  1c:	b.eq	4c <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x4c>  // b.none
  20:	add	x11, x9, w10, uxtw #4
  24:	ldr	w11, [x11, #12]
  28:	cbnz	w11, 40 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x40>
  2c:	add	w10, w10, #0x1
  30:	cmp	w8, w10
  34:	b.ne	18 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x18>  // b.any
  38:	mov	w0, #0x1                   	// #1
  3c:	b	44 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x44>
  40:	mov	w0, wzr
  44:	ldp	x29, x30, [sp], #16
  48:	ret
  4c:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>
  50:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>
  54:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>
  58:	add	x0, x0, #0x0
  5c:	add	x1, x1, #0x0
  60:	add	x3, x3, #0x0
  64:	mov	w2, #0x99                  	// #153
  68:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path5resetEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path5resetEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #8]
   c:	sub	w8, w1, #0x1
  10:	cmp	w9, w8
  14:	b.ls	54 <_ZN4llvm15IntervalMapImpl4Path5resetEj+0x54>  // b.plast
  18:	cmp	w9, w1
  1c:	b.ls	74 <_ZN4llvm15IntervalMapImpl4Path5resetEj+0x74>  // b.plast
  20:	ldr	x9, [x0]
  24:	add	x8, x9, w8, uxtw #4
  28:	ldr	w10, [x8, #12]
  2c:	ldr	x8, [x8]
  30:	add	x9, x9, w1, uxtw #4
  34:	ldr	x8, [x8, x10, lsl #3]
  38:	and	w10, w8, #0x3f
  3c:	and	x8, x8, #0xffffffffffffffc0
  40:	add	w10, w10, #0x1
  44:	str	x8, [x9]
  48:	str	w10, [x9, #8]
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  58:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  5c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x99                  	// #153
  70:	bl	0 <__assert_fail>
  74:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  78:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  7c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0x95                  	// #149
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>:
   0:	mov	w4, w3
   4:	mov	w3, w2
   8:	cmp	w2, w1
   c:	b.hi	1c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj+0x1c>  // b.pmore
  10:	mov	w2, w1
  14:	mov	x1, x0
  18:	b	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  28:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  2c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xf8                  	// #248
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	add	w8, w4, w2
   c:	cmp	w8, #0xc
  10:	b.cs	54 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x54>  // b.hs, b.nlast
  14:	add	w8, w4, w3
  18:	cmp	w8, #0xb
  1c:	b.hi	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x74>  // b.pmore
  20:	cbz	w4, 4c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x4c>
  24:	add	x8, x1, w2, uxtw #3
  28:	ldr	x9, [x8]
  2c:	add	x10, x0, w3, uxtw #3
  30:	add	w2, w2, #0x1
  34:	subs	w4, w4, #0x1
  38:	str	x9, [x10]
  3c:	ldr	x8, [x8, #88]
  40:	add	w3, w3, #0x1
  44:	str	x8, [x10, #88]
  48:	b.ne	24 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x24>  // b.any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  58:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  5c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0xeb                  	// #235
  70:	bl	0 <__assert_fail>
  74:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  78:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  7c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0xec                  	// #236
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>:
   0:	mov	w4, w3
   4:	mov	w3, w2
   8:	cmp	w2, w1
   c:	b.hi	1c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj+0x1c>  // b.pmore
  10:	mov	w2, w1
  14:	mov	x1, x0
  18:	b	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  28:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  2c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xf8                  	// #248
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	add	w8, w4, w2
   c:	cmp	w8, #0xd
  10:	b.cs	54 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x54>  // b.hs, b.nlast
  14:	add	w8, w4, w3
  18:	cmp	w8, #0xc
  1c:	b.hi	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x74>  // b.pmore
  20:	cbz	w4, 4c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x4c>
  24:	add	x8, x1, w2, uxtw #3
  28:	ldr	x9, [x8]
  2c:	add	x10, x0, w3, uxtw #3
  30:	add	w2, w2, #0x1
  34:	subs	w4, w4, #0x1
  38:	str	x9, [x10]
  3c:	ldr	x8, [x8, #96]
  40:	add	w3, w3, #0x1
  44:	str	x8, [x10, #96]
  48:	b.ne	24 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x24>  // b.any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  58:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  5c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0xeb                  	// #235
  70:	bl	0 <__assert_fail>
  74:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  78:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  7c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0xec                  	// #236
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>:
   0:	mov	w4, w3
   4:	mov	w3, w2
   8:	cmp	w2, w1
   c:	b.hi	1c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj+0x1c>  // b.pmore
  10:	mov	w2, w1
  14:	mov	x1, x0
  18:	b	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  28:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  2c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xf8                  	// #248
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	add	w8, w4, w2
   c:	cmp	w8, #0x9
  10:	b.cs	54 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x54>  // b.hs, b.nlast
  14:	add	w8, w4, w3
  18:	cmp	w8, #0x8
  1c:	b.hi	74 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x74>  // b.pmore
  20:	cbz	w4, 4c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x4c>
  24:	ldr	q0, [x1, w2, uxtw #4]
  28:	add	x8, x1, w2, uxtw #3
  2c:	add	x9, x0, w3, uxtw #3
  30:	add	w2, w2, #0x1
  34:	str	q0, [x0, w3, uxtw #4]
  38:	ldr	x8, [x8, #128]
  3c:	subs	w4, w4, #0x1
  40:	add	w3, w3, #0x1
  44:	str	x8, [x9, #128]
  48:	b.ne	24 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x24>  // b.any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  58:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  5c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0xeb                  	// #235
  70:	bl	0 <__assert_fail>
  74:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  78:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  7c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0xec                  	// #236
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	mov	x19, x3
  20:	mov	x20, x2
  24:	mov	w21, w1
  28:	subs	w23, w1, #0x1
  2c:	b.eq	11c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x11c>  // b.none
  30:	mov	x22, x0
  34:	sxtw	x24, w23
  38:	sub	x25, x0, #0x8
  3c:	sub	x26, x20, #0x4
  40:	ldr	w1, [x20, x24, lsl #2]
  44:	ldr	w8, [x19, x24, lsl #2]
  48:	cmp	w1, w8
  4c:	b.eq	98 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x98>  // b.none
  50:	mov	x27, x24
  54:	cbz	x27, 98 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x98>
  58:	ldr	x0, [x22, x24, lsl #3]
  5c:	ldr	x2, [x25, x27, lsl #3]
  60:	ldr	w3, [x26, x27, lsl #2]
  64:	sub	w4, w8, w1
  68:	sub	x28, x27, #0x1
  6c:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
  70:	ldr	w8, [x26, x27, lsl #2]
  74:	sub	w8, w8, w0
  78:	str	w8, [x26, x27, lsl #2]
  7c:	ldr	w8, [x20, x24, lsl #2]
  80:	mov	x27, x28
  84:	add	w1, w8, w0
  88:	str	w1, [x20, x24, lsl #2]
  8c:	ldr	w8, [x19, x24, lsl #2]
  90:	cmp	w1, w8
  94:	b.cc	54 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x54>  // b.lo, b.ul, b.last
  98:	sub	x24, x24, #0x1
  9c:	cbnz	w24, 40 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x40>
  a0:	cbz	w21, 13c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x13c>
  a4:	cbz	w23, 11c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x11c>
  a8:	mov	x24, xzr
  ac:	mov	w23, w23
  b0:	mov	w25, #0x1                   	// #1
  b4:	ldr	w3, [x20, x24, lsl #2]
  b8:	ldr	w8, [x19, x24, lsl #2]
  bc:	cmp	w3, w8
  c0:	b.eq	10c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x10c>  // b.none
  c4:	mov	w26, w25
  c8:	cmp	w21, w26
  cc:	b.eq	10c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x10c>  // b.none
  d0:	ldr	x0, [x22, w26, uxtw #3]
  d4:	ldr	w1, [x20, w26, uxtw #2]
  d8:	ldr	x2, [x22, x24, lsl #3]
  dc:	sub	w4, w3, w8
  e0:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
  e4:	ldr	w8, [x20, w26, uxtw #2]
  e8:	add	w8, w8, w0
  ec:	str	w8, [x20, w26, uxtw #2]
  f0:	ldr	w8, [x20, x24, lsl #2]
  f4:	add	w26, w26, #0x1
  f8:	sub	w3, w8, w0
  fc:	str	w3, [x20, x24, lsl #2]
 100:	ldr	w8, [x19, x24, lsl #2]
 104:	cmp	w3, w8
 108:	b.cc	c8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc8>  // b.lo, b.ul, b.last
 10c:	add	x24, x24, #0x1
 110:	cmp	x24, x23
 114:	add	w25, w25, #0x1
 118:	b.ne	b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb4>  // b.any
 11c:	mov	w8, wzr
 120:	ldr	w9, [x20, w8, uxtw #2]
 124:	ldr	w10, [x19, w8, uxtw #2]
 128:	cmp	w9, w10
 12c:	b.ne	158 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x158>  // b.any
 130:	add	w8, w8, #0x1
 134:	cmp	w21, w8
 138:	b.ne	120 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x120>  // b.any
 13c:	ldp	x20, x19, [sp, #80]
 140:	ldp	x22, x21, [sp, #64]
 144:	ldp	x24, x23, [sp, #48]
 148:	ldp	x26, x25, [sp, #32]
 14c:	ldp	x28, x27, [sp, #16]
 150:	ldp	x29, x30, [sp], #96
 154:	ret
 158:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 15c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 160:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x176                 	// #374
 174:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	w1, 1d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1d8>
  18:	mov	x19, x0
  1c:	ldr	x23, [x19], #8
  20:	mov	x21, x3
  24:	mov	x22, x2
  28:	mov	x20, x0
  2c:	cmp	w1, #0x1
  30:	b.ne	90 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x90>  // b.any
  34:	ldr	w2, [x23, #196]
  38:	cmp	w2, #0xa
  3c:	b.hi	98 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x98>  // b.pmore
  40:	ldr	w8, [x23, #192]
  44:	cbz	w8, 218 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x218>
  48:	ldr	w8, [x20, #16]
  4c:	cbz	w8, 1f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1f8>
  50:	ldr	x8, [x20, #8]
  54:	add	x0, x23, #0x8
  58:	mov	x3, x22
  5c:	mov	x4, x21
  60:	ldr	w1, [x8, #12]
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  68:	ldr	w8, [x23, #196]
  6c:	add	w8, w8, #0x1
  70:	str	w8, [x23, #196]
  74:	ldr	w9, [x20, #16]
  78:	cbz	w9, 1f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1f8>
  7c:	ldr	x9, [x19]
  80:	mov	w23, wzr
  84:	mov	w1, #0x1                   	// #1
  88:	str	w8, [x9, #8]
  8c:	b	198 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x198>
  90:	mov	w23, wzr
  94:	b	d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0xd4>
  98:	ldr	w8, [x20, #16]
  9c:	cbz	w8, 1f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1f8>
  a0:	ldr	x8, [x19]
  a4:	mov	x0, x23
  a8:	ldr	w1, [x8, #12]
  ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  b0:	ldr	w8, [x23, #192]
  b4:	cbz	w8, 218 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x218>
  b8:	ldr	w2, [x23, #196]
  bc:	mov	x3, x0
  c0:	add	x1, x23, #0x8
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
  cc:	mov	w1, #0x2                   	// #2
  d0:	mov	w23, #0x1                   	// #1
  d4:	sub	w24, w1, #0x1
  d8:	mov	x0, x19
  dc:	mov	w1, w24
  e0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  e4:	ldr	w8, [x20, #16]
  e8:	cmp	w8, w24
  ec:	b.ls	1b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1b8>  // b.plast
  f0:	ldr	x9, [x19]
  f4:	add	x9, x9, w24, uxtw #4
  f8:	ldr	w9, [x9, #8]
  fc:	cmp	w9, #0xc
 100:	b.ne	124 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x124>  // b.any
 104:	cbnz	w23, 238 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x238>
 108:	mov	x0, x20
 10c:	mov	w1, w24
 110:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 114:	ldr	w8, [x20, #16]
 118:	and	w9, w0, #0x1
 11c:	mov	w23, w0
 120:	add	w24, w24, w9
 124:	cmp	w8, w24
 128:	b.ls	1b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1b8>  // b.plast
 12c:	ldr	x8, [x20, #8]
 130:	mov	x3, x22
 134:	mov	x4, x21
 138:	add	x8, x8, w24, uxtw #4
 13c:	ldr	x0, [x8]
 140:	ldp	w2, w1, [x8, #8]
 144:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 148:	ldr	w8, [x20, #16]
 14c:	cmp	w8, w24
 150:	b.ls	1b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1b8>  // b.plast
 154:	ldr	x8, [x19]
 158:	mov	w9, w24
 15c:	mov	x0, x19
 160:	mov	w1, w24
 164:	add	x8, x8, x9, lsl #4
 168:	ldr	w8, [x8, #8]
 16c:	add	w2, w8, #0x1
 170:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 174:	mov	x0, x19
 178:	mov	w1, w24
 17c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 180:	tbz	w0, #0, 194 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x194>
 184:	mov	x0, x20
 188:	mov	w1, w24
 18c:	mov	x2, x21
 190:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 194:	add	w1, w24, #0x1
 198:	mov	x0, x19
 19c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1a0:	and	w0, w23, #0x1
 1a4:	ldp	x20, x19, [sp, #48]
 1a8:	ldp	x22, x21, [sp, #32]
 1ac:	ldp	x24, x23, [sp, #16]
 1b0:	ldp	x29, x30, [sp], #64
 1b4:	ret
 1b8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1bc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1c0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x99                  	// #153
 1d4:	bl	0 <__assert_fail>
 1d8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1dc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1e0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1e4:	add	x0, x0, #0x0
 1e8:	add	x1, x1, #0x0
 1ec:	add	x3, x3, #0x0
 1f0:	mov	w2, #0x6c9                 	// #1737
 1f4:	bl	0 <__assert_fail>
 1f8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1fc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 200:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 204:	add	x0, x0, #0x0
 208:	add	x1, x1, #0x0
 20c:	add	x3, x3, #0x0
 210:	mov	w2, #0x95                  	// #149
 214:	bl	0 <__assert_fail>
 218:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 21c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 220:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 224:	add	x0, x0, #0x0
 228:	add	x1, x1, #0x0
 22c:	add	x3, x3, #0x0
 230:	mov	w2, #0x3e9                 	// #1001
 234:	bl	0 <__assert_fail>
 238:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 23c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 240:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 244:	add	x0, x0, #0x0
 248:	add	x1, x1, #0x0
 24c:	add	x3, x3, #0x0
 250:	mov	w2, #0x6e6                 	// #1766
 254:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	w19, w2
  10:	sub	w2, w2, #0x1
  14:	str	xzr, [x0]
  18:	bl	0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  1c:	cmp	w19, #0x9
  20:	b.cs	30 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x30>  // b.hs, b.nlast
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  34:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  38:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  3c:	add	x0, x0, #0x0
  40:	add	x1, x1, #0x0
  44:	add	x3, x3, #0x0
  48:	mov	w2, #0x1fc                 	// #508
  4c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldr	x10, [x0, #80]
  1c:	ldr	x8, [x0]
  20:	mov	w9, #0x1                   	// #1
  24:	lsl	x9, x9, x2
  28:	sub	x24, x9, #0x1
  2c:	add	x12, x10, x1
  30:	add	x10, x24, x8
  34:	neg	x23, x9
  38:	and	x10, x10, x23
  3c:	sub	x10, x10, x8
  40:	adds	x11, x10, x1
  44:	str	x12, [x0, #80]
  48:	b.cs	130 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x130>  // b.hs, b.nlast
  4c:	ldr	x12, [x0, #8]
  50:	mov	x19, x1
  54:	mov	x20, x0
  58:	sub	x12, x12, x8
  5c:	cmp	x11, x12
  60:	b.ls	e0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xe0>  // b.plast
  64:	add	x8, x19, x9
  68:	sub	x21, x8, #0x1
  6c:	cmp	x21, #0x1, lsl #12
  70:	b.ls	ec <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xec>  // b.plast
  74:	mov	x0, x21
  78:	bl	0 <malloc>
  7c:	mov	x22, x0
  80:	cbnz	x0, 94 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x94>
  84:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  88:	add	x0, x0, #0x0
  8c:	mov	w1, #0x1                   	// #1
  90:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  94:	add	x0, x20, #0x40
  98:	mov	x1, sp
  9c:	stp	x22, x21, [sp]
  a0:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  a4:	adds	x8, x24, x22
  a8:	b.cs	150 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x150>  // b.hs, b.nlast
  ac:	and	x0, x8, x23
  b0:	add	x8, x0, x19
  b4:	add	x9, x21, x22
  b8:	cmp	x8, x9
  bc:	b.ls	118 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x118>  // b.plast
  c0:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  c4:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  c8:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  cc:	add	x0, x0, #0x0
  d0:	add	x1, x1, #0x0
  d4:	add	x3, x3, #0x0
  d8:	mov	w2, #0xfb                  	// #251
  dc:	bl	0 <__assert_fail>
  e0:	add	x0, x8, x10
  e4:	add	x8, x0, x19
  e8:	b	114 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x114>
  ec:	mov	x0, x20
  f0:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  f4:	ldr	x8, [x20]
  f8:	adds	x8, x24, x8
  fc:	b.cs	150 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x150>  // b.hs, b.nlast
 100:	ldr	x9, [x20, #8]
 104:	and	x0, x8, x23
 108:	add	x8, x0, x19
 10c:	cmp	x8, x9
 110:	b.hi	170 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x170>  // b.pmore
 114:	str	x8, [x20]
 118:	ldp	x20, x19, [sp, #64]
 11c:	ldp	x22, x21, [sp, #48]
 120:	ldp	x24, x23, [sp, #32]
 124:	ldp	x29, x30, [sp, #16]
 128:	add	sp, sp, #0x50
 12c:	ret
 130:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 134:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 138:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0xdc                  	// #220
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 154:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 158:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0xbb                  	// #187
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 174:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 178:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x106                 	// #262
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	q0, [x20]
  28:	str	q0, [x9, w8, uxtw #4]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	60 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x60>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	mov	x0, x19
  50:	mov	x1, xzr
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  58:	ldr	w8, [x19, #8]
  5c:	b	20 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x20>
  60:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  64:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  68:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  6c:	add	x0, x0, #0x0
  70:	add	x1, x1, #0x0
  74:	add	x3, x3, #0x0
  78:	mov	w2, #0x43                  	// #67
  7c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #24]
  14:	mov	w9, #0x1e                  	// #30
  18:	mov	x19, x0
  1c:	lsr	x8, x8, #7
  20:	cmp	x8, #0x1e
  24:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  28:	mov	w9, #0x1000                	// #4096
  2c:	lsl	x20, x9, x8
  30:	mov	x0, x20
  34:	bl	0 <malloc>
  38:	mov	x21, x0
  3c:	cbnz	x0, 50 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0x50>
  40:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  44:	add	x0, x0, #0x0
  48:	mov	w1, #0x1                   	// #1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	add	x0, x19, #0x10
  54:	add	x1, x29, #0x18
  58:	str	x21, [x29, #24]
  5c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  60:	ldr	x8, [x29, #24]
  64:	add	x9, x8, x20
  68:	stp	x8, x9, [x19]
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldr	x21, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	lsl	x0, x21, #4
  6c:	bl	0 <malloc>
  70:	mov	x20, x0
  74:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  78:	cbz	x21, 94 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x94>
  7c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  80:	add	x0, x0, #0x0
  84:	mov	w1, #0x1                   	// #1
  88:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  8c:	mov	x20, xzr
  90:	b	b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  94:	mov	w0, #0x1                   	// #1
  98:	bl	0 <malloc>
  9c:	mov	x20, x0
  a0:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  a8:	add	x0, x0, #0x0
  ac:	mov	w1, #0x1                   	// #1
  b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b4:	ldr	w8, [x19, #8]
  b8:	ldr	x0, [x19]
  bc:	cbz	w8, e0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xe0>
  c0:	lsl	x8, x8, #4
  c4:	mov	x9, x20
  c8:	ldr	q0, [x0], #16
  cc:	subs	x8, x8, #0x10
  d0:	str	q0, [x9]
  d4:	add	x9, x9, #0x10
  d8:	b.ne	c8 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xc8>  // b.any
  dc:	ldr	x0, [x19]
  e0:	add	x8, x19, #0x10
  e4:	cmp	x0, x8
  e8:	b.eq	f0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xf0>  // b.none
  ec:	bl	0 <free>
  f0:	str	x20, [x19]
  f4:	str	w21, [x19, #12]
  f8:	ldp	x20, x19, [sp, #32]
  fc:	ldr	x21, [sp, #16]
 100:	ldp	x29, x30, [sp], #48
 104:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	w20, w3
  18:	mov	x22, x2
  1c:	mov	w21, w1
  20:	cmp	w4, #0x1
  24:	mov	x19, x0
  28:	b.lt	74 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji+0x74>  // b.tstop
  2c:	mov	w8, #0x8                   	// #8
  30:	cmp	w20, w4
  34:	sub	w8, w8, w21
  38:	csel	w9, w20, w4, cc  // cc = lo, ul, last
  3c:	cmp	w8, w9
  40:	csel	w23, w8, w9, cc  // cc = lo, ul, last
  44:	mov	x0, x19
  48:	mov	w1, wzr
  4c:	mov	w2, w23
  50:	mov	w3, w21
  54:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  58:	sub	w2, w20, w23
  5c:	mov	x0, x19
  60:	mov	x1, x22
  64:	mov	w3, wzr
  68:	mov	w4, w23
  6c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  70:	b	c0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji+0xc0>
  74:	neg	w8, w4
  78:	mov	w9, #0x8                   	// #8
  7c:	cmp	w8, w21
  80:	sub	w9, w9, w20
  84:	csneg	w8, w21, w4, hi  // hi = pmore
  88:	cmp	w9, w8
  8c:	csel	w23, w9, w8, cc  // cc = lo, ul, last
  90:	mov	x0, x22
  94:	mov	x1, x19
  98:	mov	w2, wzr
  9c:	mov	w3, w20
  a0:	mov	w4, w23
  a4:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  a8:	sub	w3, w21, w23
  ac:	mov	x0, x19
  b0:	mov	w1, w23
  b4:	mov	w2, wzr
  b8:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  bc:	neg	w23, w23
  c0:	mov	w0, w23
  c4:	ldp	x20, x19, [sp, #48]
  c8:	ldp	x22, x21, [sp, #32]
  cc:	ldr	x23, [sp, #16]
  d0:	ldp	x29, x30, [sp], #64
  d4:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w1, w2
   c:	b.hi	54 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x54>  // b.pmore
  10:	add	w8, w3, w2
  14:	cmp	w8, #0x8
  18:	b.hi	74 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x74>  // b.pmore
  1c:	cbz	w3, 4c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x4c>
  20:	sub	w8, w2, #0x1
  24:	sub	w9, w1, #0x1
  28:	add	w10, w9, w3
  2c:	ldr	q0, [x0, w10, uxtw #4]
  30:	add	w11, w8, w3
  34:	add	x12, x0, #0x80
  38:	subs	w3, w3, #0x1
  3c:	str	q0, [x0, w11, uxtw #4]
  40:	ldr	x10, [x12, w10, uxtw #3]
  44:	str	x10, [x12, w11, uxtw #3]
  48:	b.ne	28 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x28>  // b.any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  58:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  5c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x101                 	// #257
  70:	bl	0 <__assert_fail>
  74:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  78:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  7c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0x102                 	// #258
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0xb
  14:	b.cs	58 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x58>  // b.hs, b.nlast
  18:	mov	x20, x3
  1c:	mov	w21, w1
  20:	subs	w3, w2, w1
  24:	b.cc	78 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x78>  // b.lo, b.ul, b.last
  28:	add	w2, w21, #0x1
  2c:	mov	w1, w21
  30:	mov	x19, x4
  34:	mov	x22, x0
  38:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  3c:	add	x8, x22, w21, uxtw #3
  40:	str	x20, [x8]
  44:	str	x19, [x8, #88]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x22, x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret
  58:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  60:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  64:	add	x0, x0, #0x0
  68:	add	x1, x1, #0x0
  6c:	add	x3, x3, #0x0
  70:	mov	w2, #0x2ee                 	// #750
  74:	bl	0 <__assert_fail>
  78:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  7c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  80:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0x2ef                 	// #751
  94:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #200]
  18:	ldr	w21, [x0, #196]
  1c:	mov	x19, x0
  20:	mov	w20, w1
  24:	ldr	x22, [x8]
  28:	cbz	x22, 38 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x38>
  2c:	ldr	x9, [x22]
  30:	str	x9, [x8]
  34:	b	4c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x4c>
  38:	add	x0, x8, #0x8
  3c:	mov	w1, #0xc0                  	// #192
  40:	mov	w2, #0x6                   	// #6
  44:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  48:	mov	x22, x0
  4c:	mov	w2, #0xc0                  	// #192
  50:	mov	x0, x22
  54:	mov	w1, wzr
  58:	bl	0 <memset>
  5c:	ldr	w8, [x19, #192]
  60:	cbz	w8, d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0xd4>
  64:	add	x1, x19, #0x8
  68:	mov	x0, x22
  6c:	mov	w2, wzr
  70:	mov	w3, wzr
  74:	mov	w4, w21
  78:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  7c:	add	x0, sp, #0x8
  80:	mov	x1, x22
  84:	mov	w2, w21
  88:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  8c:	ldr	w8, [x19, #192]
  90:	cbz	w8, d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0xd4>
  94:	ldr	x9, [sp, #8]
  98:	sub	w10, w21, #0x1
  9c:	mov	w11, #0x1                   	// #1
  a0:	add	w8, w8, #0x1
  a4:	and	x12, x9, #0xffffffffffffffc0
  a8:	add	x10, x12, w10, uxtw #3
  ac:	ldr	x10, [x10, #96]
  b0:	str	x9, [x19, #8]
  b4:	stp	w8, w11, [x19, #192]
  b8:	lsl	x0, x20, #32
  bc:	str	x10, [x19, #96]
  c0:	ldp	x20, x19, [sp, #48]
  c4:	ldp	x22, x21, [sp, #32]
  c8:	ldp	x29, x30, [sp, #16]
  cc:	add	sp, sp, #0x40
  d0:	ret
  d4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  d8:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  dc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  e0:	add	x0, x0, #0x0
  e4:	add	x1, x1, #0x0
  e8:	add	x3, x3, #0x0
  ec:	mov	w2, #0x3e9                 	// #1001
  f0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x28, x27, [sp, #112]
   c:	stp	x26, x25, [sp, #128]
  10:	stp	x24, x23, [sp, #144]
  14:	stp	x22, x21, [sp, #160]
  18:	stp	x20, x19, [sp, #176]
  1c:	add	x29, sp, #0x60
  20:	ldr	w8, [x0, #16]
  24:	cmp	w8, w1
  28:	b.ls	2c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2c0>  // b.plast
  2c:	add	x21, x0, #0x8
  30:	ldr	x8, [x21]
  34:	mov	x28, x0
  38:	mov	x0, x21
  3c:	mov	w19, w1
  40:	add	x8, x8, w1, uxtw #4
  44:	ldr	w23, [x8, #12]
  48:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  4c:	mov	x22, x0
  50:	cbz	x0, 74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x74>
  54:	and	w8, w22, #0x3f
  58:	add	w8, w8, #0x1
  5c:	and	x9, x22, #0xffffffffffffffc0
  60:	add	w23, w8, w23
  64:	mov	w20, #0x1                   	// #1
  68:	str	x9, [sp, #48]
  6c:	stur	w8, [x29, #-16]
  70:	b	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x7c>
  74:	mov	w8, wzr
  78:	mov	w20, wzr
  7c:	ldr	w9, [x28, #16]
  80:	cmp	w9, w19
  84:	b.ls	2e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2e0>  // b.plast
  88:	ldr	x9, [x21]
  8c:	mov	w10, w19
  90:	sub	x26, x29, #0x10
  94:	add	x27, sp, #0x30
  98:	add	x9, x9, x10, lsl #4
  9c:	ldr	w10, [x9, #8]
  a0:	mov	x0, x21
  a4:	mov	w1, w19
  a8:	add	w24, w20, #0x1
  ac:	str	w10, [x26, w20, uxtw #2]
  b0:	ldr	x9, [x9]
  b4:	add	w25, w10, w8
  b8:	str	x9, [x27, w20, uxtw #3]
  bc:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
  c0:	cbz	x0, e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0xe4>
  c4:	and	w8, w0, #0x3f
  c8:	and	x9, x0, #0xffffffffffffffc0
  cc:	add	w8, w8, #0x1
  d0:	str	x9, [x27, w24, uxtw #3]
  d4:	orr	w9, w20, #0x2
  d8:	str	w8, [x26, w24, uxtw #2]
  dc:	add	w25, w8, w25
  e0:	mov	w24, w9
  e4:	add	w8, w25, #0x1
  e8:	add	w9, w24, w24, lsl #1
  ec:	cmp	w8, w9, lsl #2
  f0:	b.ls	134 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x134>  // b.plast
  f4:	subs	w8, w24, #0x1
  f8:	sub	x9, x29, #0x10
  fc:	add	x10, sp, #0x30
 100:	csinc	w27, w8, wzr, ne  // ne = any
 104:	ldr	w8, [x9, w27, uxtw #2]
 108:	ldr	x11, [x10, w27, uxtw #3]
 10c:	str	w8, [x9, w24, uxtw #2]
 110:	str	x11, [x10, w24, uxtw #3]
 114:	str	wzr, [x9, w27, uxtw #2]
 118:	ldr	x8, [x28]
 11c:	ldr	x8, [x8, #200]
 120:	ldr	x20, [x8]
 124:	cbz	x20, 140 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x140>
 128:	ldr	x9, [x20]
 12c:	str	x9, [x8]
 130:	b	154 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x154>
 134:	mov	x26, x28
 138:	mov	w27, wzr
 13c:	b	174 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x174>
 140:	add	x0, x8, #0x8
 144:	mov	w1, #0xc0                  	// #192
 148:	mov	w2, #0x6                   	// #6
 14c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 150:	mov	x20, x0
 154:	mov	w2, #0xc0                  	// #192
 158:	mov	x0, x20
 15c:	mov	w1, wzr
 160:	mov	x26, x28
 164:	bl	0 <memset>
 168:	add	x8, sp, #0x30
 16c:	add	w24, w24, #0x1
 170:	str	x20, [x8, x27, lsl #3]
 174:	sub	x3, x29, #0x10
 178:	add	x4, sp, #0x20
 17c:	mov	w2, #0xc                   	// #12
 180:	mov	w6, #0x1                   	// #1
 184:	mov	w0, w24
 188:	mov	w1, w25
 18c:	mov	w5, w23
 190:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 194:	lsr	x8, x0, #32
 198:	stp	x0, x8, [sp, #8]
 19c:	add	x0, sp, #0x30
 1a0:	sub	x2, x29, #0x10
 1a4:	add	x3, sp, #0x20
 1a8:	mov	w1, w24
 1ac:	add	x28, sp, #0x30
 1b0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 1b4:	cbz	x22, 1c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1c4>
 1b8:	mov	x0, x21
 1bc:	mov	w1, w19
 1c0:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 1c4:	mov	x25, xzr
 1c8:	mov	w22, wzr
 1cc:	mov	w23, w27
 1d0:	sub	x20, x24, #0x1
 1d4:	add	x8, sp, #0x20
 1d8:	ldr	w2, [x8, x25, lsl #2]
 1dc:	ldr	x1, [x28, x25, lsl #3]
 1e0:	sub	w8, w2, #0x1
 1e4:	add	x8, x1, w8, uxtw #3
 1e8:	ldr	x24, [x8, #96]
 1ec:	cbz	w27, 224 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x224>
 1f0:	cmp	x23, x25
 1f4:	b.ne	224 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x224>  // b.any
 1f8:	add	x0, sp, #0x18
 1fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 200:	ldr	x2, [sp, #24]
 204:	mov	x0, x26
 208:	mov	w1, w19
 20c:	mov	x3, x24
 210:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 214:	and	w8, w0, #0x1
 218:	mov	w22, w0
 21c:	add	w19, w19, w8
 220:	b	240 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x240>
 224:	mov	x0, x21
 228:	mov	w1, w19
 22c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 230:	mov	x0, x26
 234:	mov	w1, w19
 238:	mov	x2, x24
 23c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 240:	cmp	x20, x25
 244:	b.eq	25c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x25c>  // b.none
 248:	mov	x0, x21
 24c:	mov	w1, w19
 250:	add	x25, x25, #0x1
 254:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 258:	b	1d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1d4>
 25c:	ldr	x8, [sp, #8]
 260:	cmp	w8, w25
 264:	b.eq	280 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x280>  // b.none
 268:	sub	x20, x8, x25
 26c:	mov	x0, x21
 270:	mov	w1, w19
 274:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 278:	adds	w20, w20, #0x1
 27c:	b.cc	26c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x26c>  // b.lo, b.ul, b.last
 280:	ldr	w8, [x26, #16]
 284:	cmp	w8, w19
 288:	b.ls	2c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2c0>  // b.plast
 28c:	ldr	x8, [x21]
 290:	ldr	x9, [sp, #16]
 294:	and	w0, w22, #0x1
 298:	add	x8, x8, w19, uxtw #4
 29c:	str	w9, [x8, #12]
 2a0:	ldp	x20, x19, [sp, #176]
 2a4:	ldp	x22, x21, [sp, #160]
 2a8:	ldp	x24, x23, [sp, #144]
 2ac:	ldp	x26, x25, [sp, #128]
 2b0:	ldp	x28, x27, [sp, #112]
 2b4:	ldp	x29, x30, [sp, #96]
 2b8:	add	sp, sp, #0xc0
 2bc:	ret
 2c0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2c4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2c8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2cc:	add	x0, x0, #0x0
 2d0:	add	x1, x1, #0x0
 2d4:	add	x3, x3, #0x0
 2d8:	mov	w2, #0x95                  	// #149
 2dc:	bl	0 <__assert_fail>
 2e0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2e4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2e8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2ec:	add	x0, x0, #0x0
 2f0:	add	x1, x1, #0x0
 2f4:	add	x3, x3, #0x0
 2f8:	mov	w2, #0x99                  	// #153
 2fc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0xc
  14:	b.cs	58 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x58>  // b.hs, b.nlast
  18:	mov	x20, x3
  1c:	mov	w21, w1
  20:	subs	w3, w2, w1
  24:	b.cc	78 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x78>  // b.lo, b.ul, b.last
  28:	add	w2, w21, #0x1
  2c:	mov	w1, w21
  30:	mov	x19, x4
  34:	mov	x22, x0
  38:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  3c:	add	x8, x22, w21, uxtw #3
  40:	str	x20, [x8]
  44:	str	x19, [x8, #96]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x22, x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret
  58:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  60:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  64:	add	x0, x0, #0x0
  68:	add	x1, x1, #0x0
  6c:	add	x3, x3, #0x0
  70:	mov	w2, #0x2ee                 	// #750
  74:	bl	0 <__assert_fail>
  78:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  7c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  80:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0x2ef                 	// #751
  94:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w1, w2
   c:	b.hi	54 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x54>  // b.pmore
  10:	add	w8, w3, w2
  14:	cmp	w8, #0xb
  18:	b.hi	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x74>  // b.pmore
  1c:	cbz	w3, 4c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x4c>
  20:	sub	w8, w2, #0x1
  24:	sub	w9, w1, #0x1
  28:	add	w10, w9, w3
  2c:	ldr	x11, [x0, w10, uxtw #3]
  30:	add	w12, w8, w3
  34:	subs	w3, w3, #0x1
  38:	str	x11, [x0, w12, uxtw #3]
  3c:	add	x11, x0, #0x58
  40:	ldr	x10, [x11, w10, uxtw #3]
  44:	str	x10, [x11, w12, uxtw #3]
  48:	b.ne	28 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x28>  // b.any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  58:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  5c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x101                 	// #257
  70:	bl	0 <__assert_fail>
  74:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  78:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  7c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0x102                 	// #258
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	add	w8, w4, w2
   c:	cmp	w8, #0xc
  10:	b.cs	54 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x54>  // b.hs, b.nlast
  14:	add	w8, w4, w3
  18:	cmp	w8, #0xc
  1c:	b.hi	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x74>  // b.pmore
  20:	cbz	w4, 4c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x4c>
  24:	add	x8, x1, w2, uxtw #3
  28:	ldr	x9, [x8]
  2c:	add	x10, x0, w3, uxtw #3
  30:	add	w2, w2, #0x1
  34:	subs	w4, w4, #0x1
  38:	str	x9, [x10]
  3c:	ldr	x8, [x8, #88]
  40:	add	w3, w3, #0x1
  44:	str	x8, [x10, #96]
  48:	b.ne	24 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x24>  // b.any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  58:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  5c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0xeb                  	// #235
  70:	bl	0 <__assert_fail>
  74:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  78:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  7c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0xec                  	// #236
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	w19, w2
  10:	sub	w2, w2, #0x1
  14:	str	xzr, [x0]
  18:	bl	0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  1c:	cmp	w19, #0xd
  20:	b.cs	30 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x30>  // b.hs, b.nlast
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  34:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  38:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  3c:	add	x0, x0, #0x0
  40:	add	x1, x1, #0x0
  44:	add	x3, x3, #0x0
  48:	mov	w2, #0x1fc                 	// #508
  4c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j:

0000000000000000 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	tst	x1, #0x3f
   c:	b.ne	30 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j+0x30>  // b.any
  10:	cmp	w2, #0x40
  14:	b.cs	50 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j+0x50>  // b.hs, b.nlast
  18:	mov	w8, w2
  1c:	and	x9, x1, #0xffffffffffffffc0
  20:	orr	x8, x9, x8
  24:	str	x8, [x0]
  28:	ldp	x29, x30, [sp], #16
  2c:	ret
  30:	adrp	x0, 0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  34:	adrp	x1, 0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  38:	adrp	x3, 0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  3c:	add	x0, x0, #0x0
  40:	add	x1, x1, #0x0
  44:	add	x3, x3, #0x0
  48:	mov	w2, #0xb3                  	// #179
  4c:	bl	0 <__assert_fail>
  50:	adrp	x0, 0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  54:	adrp	x1, 0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  58:	adrp	x3, 0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  5c:	add	x0, x0, #0x0
  60:	add	x1, x1, #0x0
  64:	add	x3, x3, #0x0
  68:	mov	w2, #0xba                  	// #186
  6c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	mov	x19, x3
  20:	mov	x20, x2
  24:	mov	w21, w1
  28:	subs	w23, w1, #0x1
  2c:	b.eq	11c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x11c>  // b.none
  30:	mov	x22, x0
  34:	sxtw	x24, w23
  38:	sub	x25, x0, #0x8
  3c:	sub	x26, x20, #0x4
  40:	ldr	w1, [x20, x24, lsl #2]
  44:	ldr	w8, [x19, x24, lsl #2]
  48:	cmp	w1, w8
  4c:	b.eq	98 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x98>  // b.none
  50:	mov	x27, x24
  54:	cbz	x27, 98 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x98>
  58:	ldr	x0, [x22, x24, lsl #3]
  5c:	ldr	x2, [x25, x27, lsl #3]
  60:	ldr	w3, [x26, x27, lsl #2]
  64:	sub	w4, w8, w1
  68:	sub	x28, x27, #0x1
  6c:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
  70:	ldr	w8, [x26, x27, lsl #2]
  74:	sub	w8, w8, w0
  78:	str	w8, [x26, x27, lsl #2]
  7c:	ldr	w8, [x20, x24, lsl #2]
  80:	mov	x27, x28
  84:	add	w1, w8, w0
  88:	str	w1, [x20, x24, lsl #2]
  8c:	ldr	w8, [x19, x24, lsl #2]
  90:	cmp	w1, w8
  94:	b.cc	54 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x54>  // b.lo, b.ul, b.last
  98:	sub	x24, x24, #0x1
  9c:	cbnz	w24, 40 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x40>
  a0:	cbz	w21, 13c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x13c>
  a4:	cbz	w23, 11c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x11c>
  a8:	mov	x24, xzr
  ac:	mov	w23, w23
  b0:	mov	w25, #0x1                   	// #1
  b4:	ldr	w3, [x20, x24, lsl #2]
  b8:	ldr	w8, [x19, x24, lsl #2]
  bc:	cmp	w3, w8
  c0:	b.eq	10c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x10c>  // b.none
  c4:	mov	w26, w25
  c8:	cmp	w21, w26
  cc:	b.eq	10c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x10c>  // b.none
  d0:	ldr	x0, [x22, w26, uxtw #3]
  d4:	ldr	w1, [x20, w26, uxtw #2]
  d8:	ldr	x2, [x22, x24, lsl #3]
  dc:	sub	w4, w3, w8
  e0:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
  e4:	ldr	w8, [x20, w26, uxtw #2]
  e8:	add	w8, w8, w0
  ec:	str	w8, [x20, w26, uxtw #2]
  f0:	ldr	w8, [x20, x24, lsl #2]
  f4:	add	w26, w26, #0x1
  f8:	sub	w3, w8, w0
  fc:	str	w3, [x20, x24, lsl #2]
 100:	ldr	w8, [x19, x24, lsl #2]
 104:	cmp	w3, w8
 108:	b.cc	c8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc8>  // b.lo, b.ul, b.last
 10c:	add	x24, x24, #0x1
 110:	cmp	x24, x23
 114:	add	w25, w25, #0x1
 118:	b.ne	b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb4>  // b.any
 11c:	mov	w8, wzr
 120:	ldr	w9, [x20, w8, uxtw #2]
 124:	ldr	w10, [x19, w8, uxtw #2]
 128:	cmp	w9, w10
 12c:	b.ne	158 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x158>  // b.any
 130:	add	w8, w8, #0x1
 134:	cmp	w21, w8
 138:	b.ne	120 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x120>  // b.any
 13c:	ldp	x20, x19, [sp, #80]
 140:	ldp	x22, x21, [sp, #64]
 144:	ldp	x24, x23, [sp, #48]
 148:	ldp	x26, x25, [sp, #32]
 14c:	ldp	x28, x27, [sp, #16]
 150:	ldp	x29, x30, [sp], #96
 154:	ret
 158:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 15c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 160:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x176                 	// #374
 174:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	w20, w3
  18:	mov	x22, x2
  1c:	mov	w21, w1
  20:	cmp	w4, #0x1
  24:	mov	x19, x0
  28:	b.lt	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x74>  // b.tstop
  2c:	mov	w8, #0xc                   	// #12
  30:	cmp	w20, w4
  34:	sub	w8, w8, w21
  38:	csel	w9, w20, w4, cc  // cc = lo, ul, last
  3c:	cmp	w8, w9
  40:	csel	w23, w8, w9, cc  // cc = lo, ul, last
  44:	mov	x0, x19
  48:	mov	w1, wzr
  4c:	mov	w2, w23
  50:	mov	w3, w21
  54:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  58:	sub	w2, w20, w23
  5c:	mov	x0, x19
  60:	mov	x1, x22
  64:	mov	w3, wzr
  68:	mov	w4, w23
  6c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  70:	b	c0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0xc0>
  74:	neg	w8, w4
  78:	mov	w9, #0xc                   	// #12
  7c:	cmp	w8, w21
  80:	sub	w9, w9, w20
  84:	csneg	w8, w21, w4, hi  // hi = pmore
  88:	cmp	w9, w8
  8c:	csel	w23, w9, w8, cc  // cc = lo, ul, last
  90:	mov	x0, x22
  94:	mov	x1, x19
  98:	mov	w2, wzr
  9c:	mov	w3, w20
  a0:	mov	w4, w23
  a4:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  a8:	sub	w3, w21, w23
  ac:	mov	x0, x19
  b0:	mov	w1, w23
  b4:	mov	w2, wzr
  b8:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  bc:	neg	w23, w23
  c0:	mov	w0, w23
  c4:	ldp	x20, x19, [sp, #48]
  c8:	ldp	x22, x21, [sp, #32]
  cc:	ldr	x23, [sp, #16]
  d0:	ldp	x29, x30, [sp], #64
  d4:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w1, w2
   c:	b.hi	54 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x54>  // b.pmore
  10:	add	w8, w3, w2
  14:	cmp	w8, #0xc
  18:	b.hi	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x74>  // b.pmore
  1c:	cbz	w3, 4c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x4c>
  20:	sub	w8, w2, #0x1
  24:	sub	w9, w1, #0x1
  28:	add	w10, w9, w3
  2c:	ldr	x11, [x0, w10, uxtw #3]
  30:	add	w12, w8, w3
  34:	subs	w3, w3, #0x1
  38:	str	x11, [x0, w12, uxtw #3]
  3c:	add	x11, x0, #0x60
  40:	ldr	x10, [x11, w10, uxtw #3]
  44:	str	x10, [x11, w12, uxtw #3]
  48:	b.ne	28 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x28>  // b.any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  58:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  5c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x101                 	// #257
  70:	bl	0 <__assert_fail>
  74:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  78:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  7c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0x102                 	// #258
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  48:	ldr	x8, [x24]
  4c:	subs	x9, x21, x22
  50:	mov	x23, x0
  54:	str	x8, [x0, x9]
  58:	mov	x8, x0
  5c:	b.eq	78 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x78>  // b.none
  60:	mov	x8, x23
  64:	mov	x9, x22
  68:	ldr	x10, [x9], #8
  6c:	cmp	x21, x9
  70:	str	x10, [x8], #8
  74:	b.ne	68 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x68>  // b.any
  78:	cmp	x25, x21
  7c:	add	x24, x8, #0x8
  80:	b.eq	94 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x94>  // b.none
  84:	ldr	x8, [x21], #8
  88:	cmp	x25, x21
  8c:	str	x8, [x24], #8
  90:	b.ne	84 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x84>  // b.any
  94:	cbz	x22, a0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa0>
  98:	mov	x0, x22
  9c:	bl	0 <_ZdlPv>
  a0:	add	x8, x23, x20, lsl #3
  a4:	stp	x23, x24, [x19]
  a8:	str	x8, [x19, #16]
  ac:	ldp	x20, x19, [sp, #64]
  b0:	ldp	x22, x21, [sp, #48]
  b4:	ldp	x24, x23, [sp, #32]
  b8:	ldr	x25, [sp, #16]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x24, x3
  30:	mov	x19, x0
  34:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  38:	ldp	x22, x26, [x19]
  3c:	mov	x20, x0
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	subs	x9, x21, x22
  54:	add	x9, x0, x9
  58:	mov	x23, x0
  5c:	str	x8, [x9]
  60:	ldr	x8, [x24]
  64:	str	x8, [x9, #8]
  68:	mov	x8, x0
  6c:	b.eq	8c <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x8c>  // b.none
  70:	mov	x8, x23
  74:	mov	x9, x22
  78:	ldr	q0, [x9], #16
  7c:	cmp	x21, x9
  80:	str	q0, [x8]
  84:	add	x8, x8, #0x10
  88:	b.ne	78 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x78>  // b.any
  8c:	cmp	x26, x21
  90:	add	x24, x8, #0x10
  94:	b.eq	ac <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xac>  // b.none
  98:	ldr	q0, [x21], #16
  9c:	cmp	x26, x21
  a0:	str	q0, [x24]
  a4:	add	x24, x24, #0x10
  a8:	b.ne	98 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x98>  // b.any
  ac:	cbz	x22, b8 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xb8>
  b0:	mov	x0, x22
  b4:	bl	0 <_ZdlPv>
  b8:	add	x8, x23, x20, lsl #4
  bc:	stp	x23, x24, [x19]
  c0:	str	x8, [x19, #16]
  c4:	ldp	x20, x19, [sp, #64]
  c8:	ldp	x22, x21, [sp, #48]
  cc:	ldp	x24, x23, [sp, #32]
  d0:	ldp	x26, x25, [sp, #16]
  d4:	ldp	x29, x30, [sp], #80
  d8:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  14:	sub	x10, x8, x9, asr #4
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #4
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #59
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #59
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #4
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x24, x3
  30:	mov	x19, x0
  34:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  38:	ldp	x22, x26, [x19]
  3c:	mov	x20, x0
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	ldr	x9, [x24]
  54:	subs	x10, x21, x22
  58:	add	x10, x0, x10
  5c:	mov	x23, x0
  60:	stp	x8, x9, [x10]
  64:	mov	x8, x0
  68:	strb	wzr, [x10, #20]
  6c:	b.eq	90 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x90>  // b.none
  70:	mov	x8, x23
  74:	mov	x9, x22
  78:	ldr	x10, [x9, #16]
  7c:	ldr	q0, [x9], #24
  80:	str	x10, [x8, #16]
  84:	cmp	x21, x9
  88:	str	q0, [x8], #24
  8c:	b.ne	78 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x78>  // b.any
  90:	cmp	x26, x21
  94:	add	x24, x8, #0x18
  98:	b.eq	b4 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xb4>  // b.none
  9c:	ldr	x8, [x21, #16]
  a0:	ldr	q0, [x21], #24
  a4:	str	x8, [x24, #16]
  a8:	cmp	x26, x21
  ac:	str	q0, [x24], #24
  b0:	b.ne	9c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x9c>  // b.any
  b4:	cbz	x22, c0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xc0>
  b8:	mov	x0, x22
  bc:	bl	0 <_ZdlPv>
  c0:	mov	w8, #0x18                  	// #24
  c4:	madd	x8, x20, x8, x23
  c8:	stp	x23, x24, [x19]
  cc:	str	x8, [x19, #16]
  d0:	ldp	x20, x19, [sp, #64]
  d4:	ldp	x22, x21, [sp, #48]
  d8:	ldp	x24, x23, [sp, #32]
  dc:	ldp	x26, x25, [sp, #16]
  e0:	ldp	x29, x30, [sp], #80
  e4:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x10, x9, [x0]
   c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  10:	movk	x8, #0x555, lsl #48
  14:	sub	x9, x9, x10
  18:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	asr	x9, x9, #3
  20:	movk	x10, #0xaaab
  24:	mul	x9, x9, x10
  28:	sub	x10, x8, x9
  2c:	cmp	x10, x1
  30:	b.cc	60 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc+0x60>  // b.lo, b.ul, b.last
  34:	cmp	x9, x1
  38:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  3c:	adds	x9, x10, x9
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x9, x8
  48:	cset	w11, hi  // hi = pmore
  4c:	orr	w10, w10, w11
  50:	cmp	w10, #0x0
  54:	csel	x0, x8, x9, ne  // ne = any
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x0, x2
  64:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm>:
   0:	cbz	x1, 24 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm+0x24>
   4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
   8:	movk	x8, #0x5556
   c:	movk	x8, #0x555, lsl #48
  10:	cmp	x1, x8
  14:	b.cs	2c <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm+0x2c>  // b.hs, b.nlast
  18:	add	x8, x1, x1, lsl #1
  1c:	lsl	x0, x8, #3
  20:	b	0 <_Znwm>
  24:	mov	x0, xzr
  28:	ret
  2c:	stp	x29, x30, [sp, #-16]!
  30:	mov	x29, sp
  34:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	mov	x26, x2
  20:	adrp	x2, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  24:	mov	x21, x1
  28:	add	x2, x2, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	mov	x24, x4
  34:	mov	x25, x3
  38:	mov	x19, x0
  3c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  40:	ldp	x22, x27, [x19]
  44:	mov	x20, x0
  48:	mov	x0, x19
  4c:	mov	x1, x20
  50:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  54:	ldr	x9, [x26]
  58:	ldr	x10, [x25]
  5c:	ldrb	w11, [x24]
  60:	subs	x8, x21, x22
  64:	add	x8, x0, x8
  68:	mov	x23, x0
  6c:	stp	x9, x10, [x8]
  70:	strb	w11, [x8, #20]
  74:	mov	x8, x0
  78:	b.eq	9c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x9c>  // b.none
  7c:	mov	x8, x23
  80:	mov	x9, x22
  84:	ldr	x10, [x9, #16]
  88:	ldr	q0, [x9], #24
  8c:	str	x10, [x8, #16]
  90:	cmp	x21, x9
  94:	str	q0, [x8], #24
  98:	b.ne	84 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x84>  // b.any
  9c:	cmp	x27, x21
  a0:	add	x24, x8, #0x18
  a4:	b.eq	c0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xc0>  // b.none
  a8:	ldr	x8, [x21, #16]
  ac:	ldr	q0, [x21], #24
  b0:	str	x8, [x24, #16]
  b4:	cmp	x27, x21
  b8:	str	q0, [x24], #24
  bc:	b.ne	a8 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa8>  // b.any
  c0:	cbz	x22, cc <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xcc>
  c4:	mov	x0, x22
  c8:	bl	0 <_ZdlPv>
  cc:	mov	w8, #0x18                  	// #24
  d0:	madd	x8, x20, x8, x23
  d4:	stp	x23, x24, [x19]
  d8:	str	x8, [x19, #16]
  dc:	ldp	x20, x19, [sp, #80]
  e0:	ldp	x22, x21, [sp, #64]
  e4:	ldp	x24, x23, [sp, #48]
  e8:	ldp	x26, x25, [sp, #32]
  ec:	ldr	x27, [sp, #16]
  f0:	ldp	x29, x30, [sp], #96
  f4:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	mov	x27, x2
  20:	adrp	x2, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  24:	mov	x21, x1
  28:	add	x2, x2, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	mov	x24, x5
  34:	mov	x25, x4
  38:	mov	x26, x3
  3c:	mov	x19, x0
  40:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  44:	ldp	x22, x28, [x19]
  48:	mov	x20, x0
  4c:	mov	x0, x19
  50:	mov	x1, x20
  54:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  58:	ldr	x9, [x27]
  5c:	ldr	x10, [x26]
  60:	ldr	w11, [x25]
  64:	ldrb	w12, [x24]
  68:	subs	x8, x21, x22
  6c:	add	x8, x0, x8
  70:	mov	x23, x0
  74:	strb	wzr, [x8, #20]
  78:	stp	x9, x10, [x8]
  7c:	str	w11, [x8, #16]
  80:	strb	w12, [x8, #21]
  84:	mov	x8, x0
  88:	b.eq	ac <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xac>  // b.none
  8c:	mov	x8, x23
  90:	mov	x9, x22
  94:	ldr	x10, [x9, #16]
  98:	ldr	q0, [x9], #24
  9c:	str	x10, [x8, #16]
  a0:	cmp	x21, x9
  a4:	str	q0, [x8], #24
  a8:	b.ne	94 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>  // b.any
  ac:	cmp	x28, x21
  b0:	add	x24, x8, #0x18
  b4:	b.eq	d0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xd0>  // b.none
  b8:	ldr	x8, [x21, #16]
  bc:	ldr	q0, [x21], #24
  c0:	str	x8, [x24, #16]
  c4:	cmp	x28, x21
  c8:	str	q0, [x24], #24
  cc:	b.ne	b8 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xb8>  // b.any
  d0:	cbz	x22, dc <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xdc>
  d4:	mov	x0, x22
  d8:	bl	0 <_ZdlPv>
  dc:	mov	w8, #0x18                  	// #24
  e0:	madd	x8, x20, x8, x23
  e4:	stp	x23, x24, [x19]
  e8:	str	x8, [x19, #16]
  ec:	ldp	x20, x19, [sp, #80]
  f0:	ldp	x22, x21, [sp, #64]
  f4:	ldp	x24, x23, [sp, #48]
  f8:	ldp	x26, x25, [sp, #32]
  fc:	ldp	x28, x27, [sp, #16]
 100:	ldp	x29, x30, [sp], #96
 104:	ret

DWARFLinkerDeclContext.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w9, [x0, #72]
  10:	ldr	w8, [x1, #8]
  14:	cmp	w9, w8
  18:	b.ne	4c <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x4c>  // b.any
  1c:	ldr	x8, [x1]
  20:	mov	x19, x1
  24:	ldr	x1, [x0, #64]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  30:	ldr	x9, [x19, #16]
  34:	mov	w8, w0
  38:	mov	w8, w8
  3c:	mov	w0, wzr
  40:	add	x8, x9, x8, lsl #5
  44:	str	xzr, [x8, #8]
  48:	b	5c <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x5c>
  4c:	str	w8, [x0, #72]
  50:	ldr	q0, [x2]
  54:	stur	q0, [x0, #56]
  58:	mov	w0, #0x1                   	// #1
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret

0000000000000068 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb>:
  68:	sub	sp, sp, #0x1b0
  6c:	stp	x29, x30, [sp, #336]
  70:	stp	x28, x27, [sp, #352]
  74:	stp	x26, x25, [sp, #368]
  78:	stp	x24, x23, [sp, #384]
  7c:	stp	x22, x21, [sp, #400]
  80:	stp	x20, x19, [sp, #416]
  84:	add	x29, sp, #0x150
  88:	mov	x22, x0
  8c:	mov	x0, x2
  90:	mov	w23, w5
  94:	mov	x24, x4
  98:	mov	x20, x3
  9c:	mov	x21, x2
  a0:	mov	x19, x1
  a4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  a8:	cbz	x0, 138 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd0>
  ac:	mov	x8, x0
  b0:	ldrh	w8, [x8, #4]
  b4:	mov	x0, xzr
  b8:	cmp	w8, #0x10
  bc:	str	w8, [sp, #140]
  c0:	b.le	140 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd8>
  c4:	cmp	w8, #0x39
  c8:	b.hi	328 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2c0>  // b.pmore
  cc:	mov	w9, #0x1                   	// #1
  d0:	mov	x10, #0xc80000              	// #13107200
  d4:	lsl	x9, x9, x8
  d8:	movk	x10, #0x200, lsl #48
  dc:	tst	x9, x10
  e0:	b.ne	158 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf0>  // b.any
  e4:	cmp	x8, #0x1e
  e8:	b.eq	184 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x11c>  // b.none
  ec:	cmp	x8, #0x2e
  f0:	b.ne	328 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2c0>  // b.any
  f4:	ldrh	w8, [x19, #12]
  f8:	cmp	w8, #0x39
  fc:	b.eq	108 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa0>  // b.none
 100:	cmp	w8, #0x11
 104:	b.ne	158 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf0>  // b.any
 108:	sub	x8, x29, #0x90
 10c:	mov	w1, #0x3f                  	// #63
 110:	mov	x0, x21
 114:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 118:	ldurb	w8, [x29, #-96]
 11c:	cbz	w8, 650 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5e8>
 120:	sub	x0, x29, #0x90
 124:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 128:	tst	x1, #0xff
 12c:	b.eq	650 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5e8>  // b.none
 130:	cbnz	x0, 158 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf0>
 134:	b	720 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6b8>
 138:	str	wzr, [sp, #140]
 13c:	b	720 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6b8>
 140:	cmp	w8, #0x2
 144:	b.eq	158 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf0>  // b.none
 148:	cmp	w8, #0x4
 14c:	b.eq	158 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf0>  // b.none
 150:	cmp	w8, #0xd
 154:	b.ne	720 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6b8>  // b.any
 158:	sub	x8, x29, #0x90
 15c:	mov	w1, #0x34                  	// #52
 160:	mov	x0, x21
 164:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 168:	ldurb	w8, [x29, #-96]
 16c:	cbz	w8, 184 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x11c>
 170:	sub	x0, x29, #0x90
 174:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 178:	tst	x1, #0xff
 17c:	b.eq	184 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x11c>  // b.none
 180:	cbnz	x0, 650 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5e8>
 184:	mov	w1, #0x2                   	// #2
 188:	mov	x0, x21
 18c:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
 190:	mov	x25, x0
 194:	mov	w1, #0x1                   	// #1
 198:	mov	x0, x21
 19c:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
 1a0:	mov	x26, x0
 1a4:	stp	xzr, xzr, [sp, #112]
 1a8:	stp	xzr, xzr, [sp, #96]
 1ac:	cbz	x25, 1c8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x160>
 1b0:	mov	x0, x25
 1b4:	bl	0 <strlen>
 1b8:	mov	x2, x0
 1bc:	mov	x0, x24
 1c0:	mov	x1, x25
 1c4:	b	1e4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x17c>
 1c8:	ldr	w8, [sp, #140]
 1cc:	cmp	w8, #0x39
 1d0:	b.ne	1ec <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x184>  // b.any
 1d4:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 1d8:	add	x1, x1, #0x0
 1dc:	mov	w2, #0x15                  	// #21
 1e0:	mov	x0, x24
 1e4:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 1e8:	stp	x0, x1, [sp, #112]
 1ec:	cbz	x26, 210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1a8>
 1f0:	cmp	x26, x25
 1f4:	b.eq	210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1a8>  // b.none
 1f8:	mov	x0, x26
 1fc:	bl	0 <strlen>
 200:	mov	x2, x0
 204:	mov	x0, x24
 208:	mov	x1, x26
 20c:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 210:	ldr	w8, [sp, #140]
 214:	cmp	w8, #0x17
 218:	b.hi	31c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2b4>  // b.pmore
 21c:	mov	w9, #0x1                   	// #1
 220:	lsl	w8, w9, w8
 224:	mov	w9, #0x14                  	// #20
 228:	movk	w9, #0x88, lsl #16
 22c:	tst	w8, w9
 230:	b.eq	31c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2b4>  // b.none
 234:	tbz	w23, #0, 240 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1d8>
 238:	mov	w23, #0xffffffff            	// #-1
 23c:	b	454 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3ec>
 240:	sub	x8, x29, #0x90
 244:	mov	w1, #0xb                   	// #11
 248:	mov	x0, x21
 24c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 250:	ldurb	w8, [x29, #-96]
 254:	cbz	w8, 274 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x20c>
 258:	sub	x0, x29, #0x90
 25c:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 260:	tst	x1, #0xff
 264:	b.eq	274 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x20c>  // b.none
 268:	mov	x23, x0
 26c:	cbnz	x25, 27c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x214>
 270:	b	288 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x220>
 274:	mov	x23, #0xffffffffffffffff    	// #-1
 278:	cbz	x25, 288 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x220>
 27c:	ldr	w8, [sp, #140]
 280:	cmp	w8, #0x39
 284:	b.eq	454 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3ec>  // b.none
 288:	sub	x8, x29, #0x90
 28c:	mov	w1, #0x3a                  	// #58
 290:	mov	x0, x21
 294:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 298:	ldurb	w8, [x29, #-96]
 29c:	cbz	w8, 454 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3ec>
 2a0:	sub	x0, x29, #0x90
 2a4:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 2a8:	tst	x1, #0xff
 2ac:	b.eq	454 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3ec>  // b.none
 2b0:	mov	x26, x0
 2b4:	cbz	w26, 454 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3ec>
 2b8:	ldr	x1, [x20]
 2bc:	ldr	x0, [x1, #8]
 2c0:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitE>
 2c4:	cbz	x0, 454 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3ec>
 2c8:	ldr	w8, [sp, #140]
 2cc:	add	x27, x0, #0x8
 2d0:	mov	x0, x27
 2d4:	cmp	w8, #0x39
 2d8:	ccmp	x25, #0x0, #0x0, eq  // eq = none
 2dc:	csinc	w26, w26, wzr, ne  // ne = any
 2e0:	mov	x1, x26
 2e4:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
 2e8:	tbz	w0, #0, 454 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3ec>
 2ec:	sub	x8, x29, #0x90
 2f0:	mov	w1, #0x3b                  	// #59
 2f4:	mov	x0, x21
 2f8:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 2fc:	ldurb	w8, [x29, #-96]
 300:	cbz	w8, 340 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2d8>
 304:	sub	x0, x29, #0x90
 308:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 30c:	tst	x1, #0xff
 310:	b.eq	340 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2d8>  // b.none
 314:	mov	x25, x0
 318:	b	344 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2dc>
 31c:	ldr	x8, [sp, #120]
 320:	cbnz	x8, 234 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1cc>
 324:	b	650 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5e8>
 328:	cmp	w8, #0x11
 32c:	b.ne	720 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6b8>  // b.any
 330:	tst	x19, #0x7
 334:	mov	x0, x19
 338:	b.eq	720 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6b8>  // b.none
 33c:	b	844 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7dc>
 340:	mov	x25, xzr
 344:	mov	x8, x20
 348:	ldr	x9, [x20, #712]
 34c:	ldr	x8, [x20, #704]
 350:	sub	x9, x9, x8
 354:	cmp	x26, x9, asr #4
 358:	b.cs	378 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x310>  // b.hs, b.nlast
 35c:	add	x9, x8, x26, lsl #4
 360:	ldr	x9, [x9, #8]
 364:	cbz	x9, 378 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x310>
 368:	lsl	x10, x26, #4
 36c:	ldr	x8, [x8, x10]
 370:	stp	x8, x9, [sp, #96]
 374:	b	450 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3e8>
 378:	sub	x8, x29, #0x90
 37c:	add	x8, x8, #0x10
 380:	stp	x8, xzr, [x29, #-144]
 384:	sturb	wzr, [x29, #-128]
 388:	ldr	x0, [x20]
 38c:	str	x8, [sp]
 390:	bl	0 <_ZN4llvm9DWARFUnit17getCompilationDirEv>
 394:	mov	x28, x0
 398:	str	x25, [sp, #8]
 39c:	cbz	x0, 3b0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x348>
 3a0:	mov	x0, x28
 3a4:	bl	0 <strlen>
 3a8:	mov	x3, x0
 3ac:	b	3b4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x34c>
 3b0:	mov	x3, xzr
 3b4:	sub	x5, x29, #0x90
 3b8:	mov	w4, #0x2                   	// #2
 3bc:	mov	w6, #0x2                   	// #2
 3c0:	mov	x0, x27
 3c4:	mov	x1, x26
 3c8:	mov	x2, x28
 3cc:	mov	x25, x23
 3d0:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
 3d4:	tbz	w0, #0, 884 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x81c>
 3d8:	ldp	x1, x8, [x29, #-144]
 3dc:	add	x9, sp, #0x40
 3e0:	add	x23, x9, #0x10
 3e4:	add	x0, sp, #0x40
 3e8:	add	x2, x1, x8
 3ec:	add	x27, x22, #0xd8
 3f0:	str	x23, [sp, #64]
 3f4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 3f8:	add	x1, sp, #0x40
 3fc:	mov	x0, x27
 400:	mov	x2, x24
 404:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 408:	mov	x2, x0
 40c:	ldr	x0, [sp, #64]
 410:	stp	x2, x1, [sp, #96]
 414:	cmp	x0, x23
 418:	b.eq	428 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3c0>  // b.none
 41c:	bl	0 <_ZdlPv>
 420:	ldp	x2, x3, [sp, #96]
 424:	b	42c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3c4>
 428:	mov	x3, x1
 42c:	mov	x0, x20
 430:	mov	w1, w26
 434:	mov	x23, x25
 438:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 43c:	ldur	x0, [x29, #-144]
 440:	ldp	x8, x25, [sp]
 444:	cmp	x0, x8
 448:	b.eq	450 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3e8>  // b.none
 44c:	bl	0 <_ZdlPv>
 450:	cbnz	w25, 460 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3f8>
 454:	ldr	x8, [sp, #120]
 458:	cbz	x8, 650 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5e8>
 45c:	mov	w25, wzr
 460:	ldr	w8, [x19]
 464:	add	x27, sp, #0x90
 468:	movi	v0.2d, #0x0
 46c:	str	x20, [sp, #16]
 470:	stur	xzr, [x29, #-32]
 474:	stp	q0, q0, [x27, #128]
 478:	stp	q0, q0, [x27, #96]
 47c:	stp	q0, q0, [x27, #64]
 480:	str	q0, [x27, #48]
 484:	str	w8, [sp, #144]
 488:	adrp	x20, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 48c:	ldr	x20, [x20]
 490:	adrp	x26, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 494:	ldarb	w8, [x20]
 498:	ldr	x26, [x26]
 49c:	tbz	w8, #0, 794 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x72c>
 4a0:	ldr	x8, [x26]
 4a4:	sub	x28, x29, #0x90
 4a8:	add	x3, x28, #0x40
 4ac:	sub	x0, x29, #0x90
 4b0:	sub	x2, x29, #0x90
 4b4:	add	x4, sp, #0x90
 4b8:	add	x5, sp, #0x8c
 4bc:	add	x6, sp, #0x70
 4c0:	mov	x1, xzr
 4c4:	stur	x8, [x29, #-24]
 4c8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 4cc:	ldr	w8, [sp, #140]
 4d0:	mov	x24, x0
 4d4:	cmp	w8, #0x39
 4d8:	b.ne	540 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4d8>  // b.any
 4dc:	ldr	x8, [sp, #120]
 4e0:	cmp	x8, #0x15
 4e4:	b.ne	53c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4d4>  // b.any
 4e8:	ldr	x8, [sp, #112]
 4ec:	mov	x9, #0x6128                	// #24872
 4f0:	mov	x10, #0x7375                	// #29557
 4f4:	movk	x9, #0x6f6e, lsl #16
 4f8:	ldp	x11, x12, [x8]
 4fc:	movk	x10, #0x6e20, lsl #16
 500:	ldur	x8, [x8, #13]
 504:	mov	x13, #0x656d                	// #25965
 508:	movk	x9, #0x796e, lsl #32
 50c:	movk	x10, #0x6d61, lsl #32
 510:	movk	x13, #0x7073, lsl #16
 514:	movk	x9, #0x6f6d, lsl #48
 518:	movk	x10, #0x7365, lsl #48
 51c:	movk	x13, #0x6361, lsl #32
 520:	movk	x13, #0x2965, lsl #48
 524:	eor	x9, x11, x9
 528:	eor	x10, x12, x10
 52c:	eor	x8, x8, x13
 530:	orr	x9, x9, x10
 534:	orr	x8, x9, x8
 538:	cbz	x8, 740 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6d8>
 53c:	mov	w8, #0x39                  	// #57
 540:	sturh	w8, [x29, #-132]
 544:	ldurb	w8, [x29, #-130]
 548:	ldp	q1, q0, [sp, #96]
 54c:	add	x26, x22, #0xb8
 550:	add	x1, sp, #0x20
 554:	and	w8, w8, #0xfe
 558:	add	x2, sp, #0x90
 55c:	mov	x0, x26
 560:	stp	w24, w25, [x29, #-144]
 564:	stur	w23, [x29, #-136]
 568:	sturb	w8, [x29, #-130]
 56c:	stp	q0, q1, [x27, #64]
 570:	stp	x19, xzr, [x29, #-96]
 574:	stp	xzr, xzr, [x29, #-80]
 578:	str	x28, [sp, #32]
 57c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 580:	ldr	w8, [x22, #208]
 584:	ldp	x10, x9, [x22, #184]
 588:	ldr	x11, [sp, #144]
 58c:	tst	w0, #0x1
 590:	add	x0, sp, #0x20
 594:	add	x8, x9, x8, lsl #3
 598:	csel	x9, x11, x8, ne  // ne = any
 59c:	add	x1, sp, #0x90
 5a0:	stp	x26, x10, [sp, #32]
 5a4:	stp	x26, x10, [sp, #144]
 5a8:	stp	x9, x8, [sp, #48]
 5ac:	stp	x8, x8, [sp, #160]
 5b0:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 5b4:	tbz	w0, #0, 658 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f0>
 5b8:	mov	w1, #0x50                  	// #80
 5bc:	mov	w2, #0x4                   	// #4
 5c0:	mov	x0, x22
 5c4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 5c8:	ldr	x9, [sp, #16]
 5cc:	ldr	w8, [sp, #140]
 5d0:	ldrb	w10, [x0, #14]
 5d4:	ldp	q1, q0, [sp, #96]
 5d8:	ldr	q2, [x21]
 5dc:	ldr	w9, [x9, #8]
 5e0:	strh	w8, [x0, #12]
 5e4:	and	w8, w10, #0xfe
 5e8:	stp	w24, w25, [x0]
 5ec:	str	w23, [x0, #8]
 5f0:	str	x19, [x0, #48]
 5f4:	stp	q0, q1, [x0, #16]
 5f8:	stur	q2, [x0, #56]
 5fc:	stp	w9, wzr, [x0, #72]
 600:	strb	w8, [x0, #14]
 604:	str	x0, [sp, #24]
 608:	add	x8, sp, #0x90
 60c:	add	x1, sp, #0x18
 610:	sub	x2, x29, #0x98
 614:	mov	x0, x26
 618:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 61c:	ldr	q0, [sp, #144]
 620:	ldr	q1, [x27, #16]
 624:	ldrb	w8, [sp, #176]
 628:	stp	q0, q1, [sp, #32]
 62c:	cbnz	w8, 68c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x624>
 630:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 634:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 638:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 63c:	add	x0, x0, #0x0
 640:	add	x1, x1, #0x0
 644:	add	x3, x3, #0x0
 648:	mov	w2, #0xbc                  	// #188
 64c:	bl	0 <__assert_fail>
 650:	mov	x0, xzr
 654:	b	720 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6b8>
 658:	ldr	w8, [sp, #140]
 65c:	cmp	w8, #0x39
 660:	b.eq	68c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x624>  // b.none
 664:	ldp	x8, x9, [sp, #32]
 668:	ldr	x8, [x8]
 66c:	cmp	x8, x9
 670:	b.ne	824 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7bc>  // b.any
 674:	ldr	x8, [sp, #48]
 678:	ldr	x1, [sp, #16]
 67c:	mov	x2, x21
 680:	ldr	x0, [x8]
 684:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 688:	tbz	w0, #0, 6fc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x694>
 68c:	ldr	w8, [x26, #24]
 690:	ldp	x10, x9, [x26]
 694:	add	x0, sp, #0x20
 698:	add	x1, sp, #0x90
 69c:	add	x8, x9, x8, lsl #3
 6a0:	stp	x26, x10, [sp, #144]
 6a4:	stp	x8, x8, [sp, #160]
 6a8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6ac:	tbz	w0, #0, 864 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7fc>
 6b0:	ldr	w8, [sp, #140]
 6b4:	cmp	w8, #0x17
 6b8:	b.eq	6fc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x694>  // b.none
 6bc:	cmp	w8, #0x2e
 6c0:	b.ne	6d8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x670>  // b.any
 6c4:	ldrh	w8, [x19, #12]
 6c8:	cmp	w8, #0x2
 6cc:	b.eq	6d8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x670>  // b.none
 6d0:	cmp	w8, #0x13
 6d4:	b.ne	6fc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x694>  // b.any
 6d8:	ldp	x8, x9, [sp, #32]
 6dc:	ldr	x8, [x8]
 6e0:	cmp	x8, x9
 6e4:	b.ne	824 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7bc>  // b.any
 6e8:	ldr	x8, [sp, #48]
 6ec:	ldr	x0, [x8]
 6f0:	tst	x0, #0x7
 6f4:	b.eq	720 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6b8>  // b.none
 6f8:	b	844 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7dc>
 6fc:	ldp	x8, x9, [sp, #32]
 700:	ldr	x8, [x8]
 704:	cmp	x8, x9
 708:	b.ne	824 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7bc>  // b.any
 70c:	ldr	x8, [sp, #48]
 710:	ldr	x8, [x8]
 714:	tst	x8, #0x7
 718:	b.ne	844 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7dc>  // b.any
 71c:	orr	x0, x8, #0x4
 720:	ldp	x20, x19, [sp, #416]
 724:	ldp	x22, x21, [sp, #400]
 728:	ldp	x24, x23, [sp, #384]
 72c:	ldp	x26, x25, [sp, #368]
 730:	ldp	x28, x27, [sp, #352]
 734:	ldp	x29, x30, [sp, #336]
 738:	add	sp, sp, #0x1b0
 73c:	ret
 740:	movi	v0.2d, #0x0
 744:	stur	xzr, [x29, #-32]
 748:	stp	q0, q0, [x27, #128]
 74c:	stp	q0, q0, [x27, #96]
 750:	stp	q0, q0, [x27, #64]
 754:	str	q0, [x27, #48]
 758:	ldarb	w8, [x20]
 75c:	tbz	w8, #0, 7dc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x774>
 760:	ldr	x8, [x26]
 764:	sub	x9, x29, #0x90
 768:	add	x3, x9, #0x40
 76c:	orr	x2, x9, #0x4
 770:	sub	x0, x29, #0x90
 774:	add	x4, sp, #0x60
 778:	mov	x1, xzr
 77c:	stur	x8, [x29, #-24]
 780:	stur	w24, [x29, #-144]
 784:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 788:	ldr	w8, [sp, #140]
 78c:	mov	x24, x0
 790:	b	540 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4d8>
 794:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 798:	ldr	x0, [x0]
 79c:	bl	0 <__cxa_guard_acquire>
 7a0:	cbz	w0, 4a0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x438>
 7a4:	adrp	x8, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
 7a8:	ldr	x8, [x8]
 7ac:	mov	x9, #0x8ccd                	// #36045
 7b0:	movk	x9, #0xed55, lsl #16
 7b4:	movk	x9, #0xafd7, lsl #32
 7b8:	ldr	x8, [x8]
 7bc:	movk	x9, #0xff51, lsl #48
 7c0:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 7c4:	cmp	x8, #0x0
 7c8:	csel	x8, x9, x8, eq  // eq = none
 7cc:	str	x8, [x26]
 7d0:	ldr	x0, [x0]
 7d4:	bl	0 <__cxa_guard_release>
 7d8:	b	4a0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x438>
 7dc:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 7e0:	ldr	x0, [x0]
 7e4:	bl	0 <__cxa_guard_acquire>
 7e8:	cbz	w0, 760 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6f8>
 7ec:	adrp	x8, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
 7f0:	ldr	x8, [x8]
 7f4:	mov	x9, #0x8ccd                	// #36045
 7f8:	movk	x9, #0xed55, lsl #16
 7fc:	movk	x9, #0xafd7, lsl #32
 800:	ldr	x8, [x8]
 804:	movk	x9, #0xff51, lsl #48
 808:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 80c:	cmp	x8, #0x0
 810:	csel	x8, x9, x8, eq  // eq = none
 814:	str	x8, [x26]
 818:	ldr	x0, [x0]
 81c:	bl	0 <__cxa_guard_release>
 820:	b	760 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6f8>
 824:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 828:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 82c:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 830:	add	x0, x0, #0x0
 834:	add	x1, x1, #0x0
 838:	add	x3, x3, #0x0
 83c:	mov	w2, #0x4b9                 	// #1209
 840:	bl	0 <__assert_fail>
 844:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 848:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 84c:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 850:	add	x0, x0, #0x0
 854:	add	x1, x1, #0x0
 858:	add	x3, x3, #0x0
 85c:	mov	w2, #0xb3                  	// #179
 860:	bl	0 <__assert_fail>
 864:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 868:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 86c:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 870:	add	x0, x0, #0x0
 874:	add	x1, x1, #0x0
 878:	add	x3, x3, #0x0
 87c:	mov	w2, #0xc5                  	// #197
 880:	bl	0 <__assert_fail>
 884:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 888:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 88c:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 890:	add	x0, x0, #0x0
 894:	add	x1, x1, #0x0
 898:	add	x3, x3, #0x0
 89c:	mov	w2, #0x91                  	// #145
 8a0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE:

0000000000000000 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>:
   0:	str	d8, [sp, #-64]!
   4:	stp	x29, x30, [sp, #8]
   8:	str	x28, [sp, #24]
   c:	stp	x22, x21, [sp, #32]
  10:	stp	x20, x19, [sp, #48]
  14:	mov	x29, sp
  18:	sub	sp, sp, #0x2d0
  1c:	mov	x21, x1
  20:	ldp	x8, x1, [x1]
  24:	mov	x19, x2
  28:	mov	x20, x0
  2c:	mov	w2, #0x2                   	// #2
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
  38:	stp	x0, x1, [x29, #-16]
  3c:	ldp	x0, x1, [x21]
  40:	mov	w2, #0x2                   	// #2
  44:	bl	0 <_ZN4llvm3sys4path11parent_pathENS_9StringRefENS1_5StyleE>
  48:	adrp	x9, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  4c:	ldr	d8, [x9]
  50:	mov	x8, x0
  54:	add	x9, sp, #0x1b0
  58:	add	x2, x0, x1
  5c:	add	x9, x9, #0x10
  60:	add	x0, sp, #0x1b0
  64:	mov	x1, x8
  68:	str	x9, [sp, #432]
  6c:	str	d8, [sp, #440]
  70:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  74:	ldr	x1, [sp, #432]
  78:	ldr	w2, [sp, #440]
  7c:	mov	x0, x20
  80:	bl	0 <_ZNK4llvm13StringMapImpl7FindKeyENS_9StringRefE>
  84:	cmn	w0, #0x1
  88:	b.eq	9c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x9c>  // b.none
  8c:	ldr	w8, [x20, #8]
  90:	sxtw	x9, w0
  94:	cmp	x9, x8
  98:	b.ne	18c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x18c>  // b.any
  9c:	add	x8, sp, #0xa0
  a0:	add	x8, x8, #0x10
  a4:	add	x0, sp, #0x50
  a8:	add	x1, sp, #0x1b0
  ac:	str	x8, [sp, #160]
  b0:	str	d8, [sp, #168]
  b4:	add	x21, sp, #0x50
  b8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  bc:	add	x0, sp, #0x50
  c0:	add	x1, sp, #0xa0
  c4:	mov	w2, wzr
  c8:	bl	0 <_ZN4llvm3sys2fs9real_pathERKNS_5TwineERNS_15SmallVectorImplIcEEb>
  cc:	ldr	x1, [sp, #160]
  d0:	ldr	w8, [sp, #168]
  d4:	add	x21, x21, #0x10
  d8:	str	x21, [sp, #80]
  dc:	cbz	x1, f4 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0xf4>
  e0:	add	x2, x1, x8
  e4:	add	x0, sp, #0x50
  e8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  ec:	ldr	x8, [sp, #80]
  f0:	b	100 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x100>
  f4:	str	xzr, [sp, #88]
  f8:	strb	wzr, [sp, #96]
  fc:	mov	x8, x21
 100:	ldr	x1, [sp, #432]
 104:	ldr	w2, [sp, #440]
 108:	add	x9, sp, #0x70
 10c:	cmp	x8, x21
 110:	add	x3, x9, #0x10
 114:	add	x22, x9, #0x20
 118:	stp	x1, x2, [sp, #112]
 11c:	str	x22, [sp, #128]
 120:	b.eq	134 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x134>  // b.none
 124:	ldr	x9, [sp, #96]
 128:	str	x8, [sp, #128]
 12c:	str	x9, [sp, #144]
 130:	b	13c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x13c>
 134:	ldr	q0, [x21]
 138:	str	q0, [x22]
 13c:	ldr	x8, [sp, #88]
 140:	mov	x0, x20
 144:	stp	x21, xzr, [sp, #80]
 148:	strb	wzr, [sp, #96]
 14c:	str	x8, [sp, #136]
 150:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 154:	ldr	x0, [sp, #128]
 158:	cmp	x0, x22
 15c:	b.eq	164 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x164>  // b.none
 160:	bl	0 <_ZdlPv>
 164:	ldr	x0, [sp, #80]
 168:	cmp	x0, x21
 16c:	b.eq	174 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x174>  // b.none
 170:	bl	0 <_ZdlPv>
 174:	ldr	x0, [sp, #160]
 178:	add	x8, sp, #0xa0
 17c:	add	x8, x8, #0x10
 180:	cmp	x0, x8
 184:	b.eq	18c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x18c>  // b.none
 188:	bl	0 <free>
 18c:	ldr	x1, [sp, #432]
 190:	ldr	w2, [sp, #440]
 194:	mov	x0, x20
 198:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 19c:	ldr	x8, [x0]
 1a0:	add	x9, sp, #0xa0
 1a4:	add	x21, x9, #0x10
 1a8:	add	x0, sp, #0xa0
 1ac:	ldp	x1, x8, [x8, #8]
 1b0:	str	x21, [sp, #160]
 1b4:	str	d8, [sp, #168]
 1b8:	add	x2, x1, x8
 1bc:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1c0:	add	x0, sp, #0x50
 1c4:	sub	x1, x29, #0x10
 1c8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1cc:	adrp	x20, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1d0:	add	x20, x20, #0x0
 1d4:	add	x0, sp, #0x38
 1d8:	mov	x1, x20
 1dc:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1e0:	add	x0, sp, #0x20
 1e4:	mov	x1, x20
 1e8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1ec:	add	x0, sp, #0x8
 1f0:	mov	x1, x20
 1f4:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1f8:	add	x0, sp, #0xa0
 1fc:	add	x1, sp, #0x50
 200:	add	x2, sp, #0x38
 204:	add	x3, sp, #0x20
 208:	add	x4, sp, #0x8
 20c:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 210:	ldr	x1, [sp, #160]
 214:	ldr	w2, [sp, #168]
 218:	mov	x0, x19
 21c:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 220:	mov	x19, x0
 224:	ldr	x0, [sp, #160]
 228:	mov	x20, x1
 22c:	cmp	x0, x21
 230:	b.eq	238 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x238>  // b.none
 234:	bl	0 <free>
 238:	ldr	x0, [sp, #432]
 23c:	add	x8, sp, #0x1b0
 240:	add	x8, x8, #0x10
 244:	cmp	x0, x8
 248:	b.eq	250 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x250>  // b.none
 24c:	bl	0 <free>
 250:	mov	x0, x19
 254:	mov	x1, x20
 258:	add	sp, sp, #0x2d0
 25c:	ldp	x20, x19, [sp, #48]
 260:	ldp	x22, x21, [sp, #32]
 264:	ldr	x28, [sp, #24]
 268:	ldp	x29, x30, [sp, #8]
 26c:	ldr	d8, [sp], #64
 270:	ret

Disassembly of section .text._ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE:

0000000000000000 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x9, [x0, #712]
  14:	ldr	x8, [x0, #704]
  18:	mov	w22, w1
  1c:	mov	x19, x3
  20:	mov	x20, x2
  24:	sub	x9, x9, x8
  28:	cmp	x22, x9, asr #4
  2c:	b.cc	44 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE+0x44>  // b.lo, b.ul, b.last
  30:	add	x21, x0, #0x2c0
  34:	add	w1, w1, #0x1
  38:	mov	x0, x21
  3c:	bl	0 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>
  40:	ldr	x8, [x21]
  44:	add	x8, x8, x22, lsl #4
  48:	stp	x20, x19, [x8]
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldp	x22, x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE:

0000000000000000 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #544]
   c:	cmp	x8, x1
  10:	b.hi	3c <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE+0x3c>  // b.pmore
  14:	ldr	x9, [x0, #552]
  18:	cmp	x9, x1
  1c:	b.ls	3c <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE+0x3c>  // b.plast
  20:	sub	x8, x1, x8
  24:	mov	w9, #0xaaab                	// #43691
  28:	lsr	x8, x8, #3
  2c:	movk	w9, #0xaaaa, lsl #16
  30:	mul	w0, w8, w9
  34:	ldp	x29, x30, [sp], #16
  38:	ret
  3c:	adrp	x0, 0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  40:	adrp	x1, 0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  44:	adrp	x3, 0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  48:	add	x0, x0, #0x0
  4c:	add	x1, x1, #0x0
  50:	add	x3, x3, #0x0
  54:	mov	w2, #0xf3                  	// #243
  58:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv:

0000000000000000 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 24 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x24>
  10:	ldr	x8, [x0, #8]
  14:	cbz	x8, 24 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x24>
  18:	ldr	x0, [x8, #16]
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  28:	adrp	x1, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  2c:	adrp	x3, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x3c                  	// #60
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x106                 	// #262
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x128                 	// #296
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_:

0000000000000000 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	w8, w9, [x0, #8]
  14:	sub	x20, x2, x1
  18:	mov	x22, x2
  1c:	mov	x21, x1
  20:	sub	x9, x9, x8
  24:	mov	x19, x0
  28:	cmp	x20, x9
  2c:	b.ls	44 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x44>  // b.plast
  30:	add	x2, x20, x8
  34:	add	x1, x19, #0x10
  38:	mov	w3, #0x1                   	// #1
  3c:	mov	x0, x19
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	cmp	x21, x22
  48:	b.eq	64 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x64>  // b.none
  4c:	ldr	x8, [x19]
  50:	ldr	w9, [x19, #8]
  54:	mov	x1, x21
  58:	mov	x2, x20
  5c:	add	x0, x8, x9
  60:	bl	0 <memcpy>
  64:	ldp	w8, w9, [x19, #8]
  68:	add	x8, x20, x8
  6c:	cmp	x8, x9
  70:	b.hi	88 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x88>  // b.pmore
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldp	x22, x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  8c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  90:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  94:	add	x0, x0, #0x0
  98:	add	x1, x1, #0x0
  9c:	add	x3, x3, #0x0
  a0:	mov	w2, #0x43                  	// #67
  a4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x3
  18:	mov	x23, x2
  1c:	mov	x24, x1
  20:	mov	x20, x0
  24:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  28:	ldr	x8, [x20]
  2c:	mov	w21, w0
  30:	add	x19, x8, w0, uxtw #3
  34:	ldr	x8, [x19]
  38:	cmn	x8, #0x8
  3c:	b.eq	60 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x60>  // b.none
  40:	cbz	x8, 6c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x6c>
  44:	b	4c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x4c>
  48:	ldr	x8, [x19, #8]!
  4c:	cbz	x8, 48 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x48>
  50:	cmn	x8, #0x8
  54:	b.eq	48 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x48>  // b.none
  58:	mov	x1, xzr
  5c:	b	d0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xd0>
  60:	ldr	w8, [x20, #16]
  64:	sub	w8, w8, #0x1
  68:	str	w8, [x20, #16]
  6c:	add	x2, x20, #0x18
  70:	mov	x0, x24
  74:	mov	x1, x23
  78:	mov	x3, x22
  7c:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  80:	str	x0, [x19]
  84:	ldp	w8, w9, [x20, #12]
  88:	ldr	w10, [x20, #8]
  8c:	add	w8, w8, #0x1
  90:	add	w9, w9, w8
  94:	cmp	w9, w10
  98:	str	w8, [x20, #12]
  9c:	b.hi	e8 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xe8>  // b.pmore
  a0:	mov	x0, x20
  a4:	mov	w1, w21
  a8:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
  ac:	ldr	x8, [x20]
  b0:	add	x19, x8, w0, uxtw #3
  b4:	ldr	x8, [x19]
  b8:	cbz	x8, c4 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xc4>
  bc:	cmn	x8, #0x8
  c0:	b.ne	cc <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xcc>  // b.any
  c4:	add	x19, x19, #0x8
  c8:	b	b4 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xb4>
  cc:	mov	w1, #0x1                   	// #1
  d0:	mov	x0, x19
  d4:	ldp	x20, x19, [sp, #48]
  d8:	ldp	x22, x21, [sp, #32]
  dc:	ldp	x24, x23, [sp, #16]
  e0:	ldp	x29, x30, [sp], #64
  e4:	ret
  e8:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  ec:	adrp	x1, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  f0:	adrp	x3, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  f4:	add	x0, x0, #0x0
  f8:	add	x1, x1, #0x0
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x1bb                 	// #443
 104:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	add	x23, x1, #0x29
  18:	mov	x20, x0
  1c:	mov	x0, x23
  20:	mov	x21, x3
  24:	mov	x19, x1
  28:	bl	0 <malloc>
  2c:	mov	x22, x0
  30:	cbnz	x0, 70 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x70>
  34:	cbz	x23, 50 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x50>
  38:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  3c:	add	x0, x0, #0x0
  40:	mov	w1, #0x1                   	// #1
  44:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  48:	mov	x22, xzr
  4c:	b	70 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x70>
  50:	mov	w0, #0x1                   	// #1
  54:	bl	0 <malloc>
  58:	mov	x22, x0
  5c:	cbnz	x0, 70 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x70>
  60:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  64:	add	x0, x0, #0x0
  68:	mov	w1, #0x1                   	// #1
  6c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  70:	add	x9, x22, #0x18
  74:	stp	x19, x9, [x22]
  78:	mov	x8, x21
  7c:	ldr	x10, [x8], #16
  80:	cmp	x10, x8
  84:	b.eq	98 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x98>  // b.none
  88:	str	x10, [x22, #8]
  8c:	ldr	x9, [x21, #16]
  90:	str	x9, [x22, #24]
  94:	b	a0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0xa0>
  98:	ldr	q0, [x10]
  9c:	str	q0, [x9]
  a0:	ldr	x9, [x21, #8]
  a4:	str	x9, [x22, #16]
  a8:	stp	x8, xzr, [x21]
  ac:	strb	wzr, [x21, #16]
  b0:	add	x21, x22, #0x28
  b4:	cbz	x19, c8 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0xc8>
  b8:	mov	x0, x21
  bc:	mov	x1, x20
  c0:	mov	x2, x19
  c4:	bl	0 <memcpy>
  c8:	strb	wzr, [x21, x19]
  cc:	mov	x0, x22
  d0:	ldp	x20, x19, [sp, #48]
  d4:	ldp	x22, x21, [sp, #32]
  d8:	ldr	x23, [sp, #16]
  dc:	ldp	x29, x30, [sp], #64
  e0:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x2
  18:	mov	x23, x1
  1c:	mov	x20, x0
  20:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  24:	ldr	x8, [x20]
  28:	mov	w21, w0
  2c:	add	x19, x8, w0, uxtw #3
  30:	ldr	x8, [x19]
  34:	cmn	x8, #0x8
  38:	b.eq	5c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x5c>  // b.none
  3c:	cbz	x8, 68 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x68>
  40:	b	48 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x48>
  44:	ldr	x8, [x19, #8]!
  48:	cbz	x8, 44 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x44>
  4c:	cmn	x8, #0x8
  50:	b.eq	44 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x44>  // b.none
  54:	mov	x1, xzr
  58:	b	c8 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xc8>
  5c:	ldr	w8, [x20, #16]
  60:	sub	w8, w8, #0x1
  64:	str	w8, [x20, #16]
  68:	add	x2, x20, #0x18
  6c:	mov	x0, x23
  70:	mov	x1, x22
  74:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  78:	str	x0, [x19]
  7c:	ldp	w8, w9, [x20, #12]
  80:	ldr	w10, [x20, #8]
  84:	add	w8, w8, #0x1
  88:	add	w9, w9, w8
  8c:	cmp	w9, w10
  90:	str	w8, [x20, #12]
  94:	b.hi	e0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xe0>  // b.pmore
  98:	mov	x0, x20
  9c:	mov	w1, w21
  a0:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
  a4:	ldr	x8, [x20]
  a8:	add	x19, x8, w0, uxtw #3
  ac:	ldr	x8, [x19]
  b0:	cbz	x8, bc <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xbc>
  b4:	cmn	x8, #0x8
  b8:	b.ne	c4 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xc4>  // b.any
  bc:	add	x19, x19, #0x8
  c0:	b	ac <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xac>
  c4:	mov	w1, #0x1                   	// #1
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #48]
  d0:	ldp	x22, x21, [sp, #32]
  d4:	ldr	x23, [sp, #16]
  d8:	ldp	x29, x30, [sp], #64
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  e4:	adrp	x1, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  e8:	adrp	x3, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x1bb                 	// #443
  fc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	add	x22, x1, #0x29
  14:	mov	x20, x0
  18:	mov	x0, x22
  1c:	mov	x19, x1
  20:	bl	0 <malloc>
  24:	mov	x21, x0
  28:	cbnz	x0, 68 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x68>
  2c:	cbz	x22, 48 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x48>
  30:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  34:	add	x0, x0, #0x0
  38:	mov	w1, #0x1                   	// #1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	mov	x21, xzr
  44:	b	68 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x68>
  48:	mov	w0, #0x1                   	// #1
  4c:	bl	0 <malloc>
  50:	mov	x21, x0
  54:	cbnz	x0, 68 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x68>
  58:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  5c:	add	x0, x0, #0x0
  60:	mov	w1, #0x1                   	// #1
  64:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  68:	mov	x8, x21
  6c:	strb	wzr, [x8, #24]!
  70:	add	x22, x21, #0x28
  74:	stp	x19, x8, [x21]
  78:	str	xzr, [x21, #16]
  7c:	cbz	x19, 90 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x90>
  80:	mov	x0, x22
  84:	mov	x1, x20
  88:	mov	x2, x19
  8c:	bl	0 <memcpy>
  90:	strb	wzr, [x22, x19]
  94:	mov	x0, x21
  98:	ldp	x20, x19, [sp, #32]
  9c:	ldp	x22, x21, [sp, #16]
  a0:	ldp	x29, x30, [sp], #48
  a4:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>:
   0:	ldp	x9, x8, [x0]
   4:	sub	x10, x8, x9
   8:	asr	x10, x10, #4
   c:	cmp	x10, x1
  10:	b.cs	1c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm+0x1c>  // b.hs, b.nlast
  14:	sub	x1, x1, x10
  18:	b	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  1c:	b.ls	30 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm+0x30>  // b.plast
  20:	add	x9, x9, x1, lsl #4
  24:	cmp	x9, x8
  28:	b.eq	30 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm+0x30>  // b.none
  2c:	str	x9, [x0, #8]
  30:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>:
   0:	cbz	x1, f0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xf0>
   4:	stp	x29, x30, [sp, #-64]!
   8:	stp	x24, x23, [sp, #16]
   c:	stp	x22, x21, [sp, #32]
  10:	stp	x20, x19, [sp, #48]
  14:	mov	x29, sp
  18:	mov	x22, x0
  1c:	mov	x24, x0
  20:	ldr	x21, [x22, #8]!
  24:	ldr	x8, [x0]
  28:	ldr	x9, [x24, #16]!
  2c:	mov	x19, x1
  30:	mov	x20, x0
  34:	sub	x9, x9, x21
  38:	cmp	x1, x9, asr #4
  3c:	b.ls	c4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xc4>  // b.plast
  40:	adrp	x2, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  44:	sub	x8, x21, x8
  48:	add	x2, x2, #0x0
  4c:	mov	x0, x20
  50:	mov	x1, x19
  54:	asr	x23, x8, #4
  58:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  5c:	mov	x21, x0
  60:	mov	x0, x20
  64:	mov	x1, x21
  68:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  6c:	add	x23, x0, x23, lsl #4
  70:	mov	x22, x0
  74:	lsl	x2, x19, #4
  78:	mov	x0, x23
  7c:	mov	w1, wzr
  80:	bl	0 <memset>
  84:	ldp	x0, x8, [x20]
  88:	cmp	x0, x8
  8c:	b.eq	ac <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xac>  // b.none
  90:	mov	x9, x22
  94:	ldr	q0, [x0], #16
  98:	cmp	x8, x0
  9c:	str	q0, [x9]
  a0:	add	x9, x9, #0x10
  a4:	b.ne	94 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x94>  // b.any
  a8:	ldr	x0, [x20]
  ac:	cbz	x0, b4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xb4>
  b0:	bl	0 <_ZdlPv>
  b4:	add	x8, x23, x19, lsl #4
  b8:	stp	x22, x8, [x20]
  bc:	add	x8, x22, x21, lsl #4
  c0:	b	dc <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xdc>
  c4:	lsl	x2, x19, #4
  c8:	mov	x0, x21
  cc:	mov	w1, wzr
  d0:	bl	0 <memset>
  d4:	add	x8, x21, x19, lsl #4
  d8:	mov	x24, x22
  dc:	str	x8, [x24]
  e0:	ldp	x20, x19, [sp, #48]
  e4:	ldp	x22, x21, [sp, #32]
  e8:	ldp	x24, x23, [sp, #16]
  ec:	ldp	x29, x30, [sp], #64
  f0:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  14:	sub	x10, x8, x9, asr #4
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #4
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #59
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #59
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #4
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldr	x10, [x0, #80]
  1c:	ldr	x8, [x0]
  20:	mov	w9, #0x1                   	// #1
  24:	lsl	x9, x9, x2
  28:	sub	x24, x9, #0x1
  2c:	add	x12, x10, x1
  30:	add	x10, x24, x8
  34:	neg	x23, x9
  38:	and	x10, x10, x23
  3c:	sub	x10, x10, x8
  40:	adds	x11, x10, x1
  44:	str	x12, [x0, #80]
  48:	b.cs	130 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x130>  // b.hs, b.nlast
  4c:	ldr	x12, [x0, #8]
  50:	mov	x19, x1
  54:	mov	x20, x0
  58:	sub	x12, x12, x8
  5c:	cmp	x11, x12
  60:	b.ls	e0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xe0>  // b.plast
  64:	add	x8, x19, x9
  68:	sub	x21, x8, #0x1
  6c:	cmp	x21, #0x1, lsl #12
  70:	b.ls	ec <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xec>  // b.plast
  74:	mov	x0, x21
  78:	bl	0 <malloc>
  7c:	mov	x22, x0
  80:	cbnz	x0, 94 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x94>
  84:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  88:	add	x0, x0, #0x0
  8c:	mov	w1, #0x1                   	// #1
  90:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  94:	add	x0, x20, #0x40
  98:	mov	x1, sp
  9c:	stp	x22, x21, [sp]
  a0:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  a4:	adds	x8, x24, x22
  a8:	b.cs	150 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x150>  // b.hs, b.nlast
  ac:	and	x0, x8, x23
  b0:	add	x8, x0, x19
  b4:	add	x9, x21, x22
  b8:	cmp	x8, x9
  bc:	b.ls	118 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x118>  // b.plast
  c0:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  c4:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  c8:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  cc:	add	x0, x0, #0x0
  d0:	add	x1, x1, #0x0
  d4:	add	x3, x3, #0x0
  d8:	mov	w2, #0xfb                  	// #251
  dc:	bl	0 <__assert_fail>
  e0:	add	x0, x8, x10
  e4:	add	x8, x0, x19
  e8:	b	114 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x114>
  ec:	mov	x0, x20
  f0:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  f4:	ldr	x8, [x20]
  f8:	adds	x8, x24, x8
  fc:	b.cs	150 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x150>  // b.hs, b.nlast
 100:	ldr	x9, [x20, #8]
 104:	and	x0, x8, x23
 108:	add	x8, x0, x19
 10c:	cmp	x8, x9
 110:	b.hi	170 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x170>  // b.pmore
 114:	str	x8, [x20]
 118:	ldp	x20, x19, [sp, #64]
 11c:	ldp	x22, x21, [sp, #48]
 120:	ldp	x24, x23, [sp, #32]
 124:	ldp	x29, x30, [sp, #16]
 128:	add	sp, sp, #0x50
 12c:	ret
 130:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 134:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 138:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0xdc                  	// #220
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 154:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 158:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0xbb                  	// #187
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 174:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 178:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x106                 	// #262
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	q0, [x20]
  28:	str	q0, [x9, w8, uxtw #4]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	60 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x60>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	mov	x0, x19
  50:	mov	x1, xzr
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  58:	ldr	w8, [x19, #8]
  5c:	b	20 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x20>
  60:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  64:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  68:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  6c:	add	x0, x0, #0x0
  70:	add	x1, x1, #0x0
  74:	add	x3, x3, #0x0
  78:	mov	w2, #0x43                  	// #67
  7c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #24]
  14:	mov	w9, #0x1e                  	// #30
  18:	mov	x19, x0
  1c:	lsr	x8, x8, #7
  20:	cmp	x8, #0x1e
  24:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  28:	mov	w9, #0x1000                	// #4096
  2c:	lsl	x20, x9, x8
  30:	mov	x0, x20
  34:	bl	0 <malloc>
  38:	mov	x21, x0
  3c:	cbnz	x0, 50 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0x50>
  40:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  44:	add	x0, x0, #0x0
  48:	mov	w1, #0x1                   	// #1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	add	x0, x19, #0x10
  54:	add	x1, x29, #0x18
  58:	str	x21, [x29, #24]
  5c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  60:	ldr	x8, [x29, #24]
  64:	add	x9, x8, x20
  68:	stp	x8, x9, [x19]
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldr	x21, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	lsl	x0, x21, #4
  6c:	bl	0 <malloc>
  70:	mov	x20, x0
  74:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  78:	cbz	x21, 94 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x94>
  7c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  80:	add	x0, x0, #0x0
  84:	mov	w1, #0x1                   	// #1
  88:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  8c:	mov	x20, xzr
  90:	b	b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  94:	mov	w0, #0x1                   	// #1
  98:	bl	0 <malloc>
  9c:	mov	x20, x0
  a0:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  a8:	add	x0, x0, #0x0
  ac:	mov	w1, #0x1                   	// #1
  b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b4:	ldr	w8, [x19, #8]
  b8:	ldr	x0, [x19]
  bc:	cbz	w8, e0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xe0>
  c0:	lsl	x8, x8, #4
  c4:	mov	x9, x20
  c8:	ldr	q0, [x0], #16
  cc:	subs	x8, x8, #0x10
  d0:	str	q0, [x9]
  d4:	add	x9, x9, #0x10
  d8:	b.ne	c8 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xc8>  // b.any
  dc:	ldr	x0, [x19]
  e0:	add	x8, x19, #0x10
  e4:	cmp	x0, x8
  e8:	b.eq	f0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xf0>  // b.none
  ec:	bl	0 <free>
  f0:	str	x20, [x19]
  f4:	str	w21, [x19, #12]
  f8:	ldp	x20, x19, [sp, #32]
  fc:	ldr	x21, [sp, #16]
 100:	ldp	x29, x30, [sp], #48
 104:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	str	x1, [sp]
  18:	ldr	w4, [x4]
  1c:	mov	x1, sp
  20:	mov	x19, x6
  24:	mov	x20, x5
  28:	mov	x21, x3
  2c:	mov	x22, x0
  30:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  34:	ldr	x8, [sp]
  38:	mov	x2, x0
  3c:	add	x1, sp, #0x8
  40:	mov	x0, x22
  44:	str	x8, [sp, #8]
  48:	ldr	w4, [x20]
  4c:	mov	x3, x21
  50:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  54:	ldr	x1, [sp, #8]
  58:	mov	x2, x0
  5c:	mov	x0, x22
  60:	mov	x3, x21
  64:	mov	x4, x19
  68:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldp	x29, x30, [sp, #16]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	str	x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	add	x23, x2, #0x4
  1c:	cmp	x23, x3
  20:	str	w4, [x29, #28]
  24:	b.ls	68 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0x68>  // b.plast
  28:	sub	x22, x3, x2
  2c:	mov	x21, x1
  30:	mov	x19, x0
  34:	add	x1, x29, #0x1c
  38:	mov	x0, x2
  3c:	mov	x2, x22
  40:	mov	x20, x3
  44:	bl	0 <memcpy>
  48:	ldr	x8, [x21]
  4c:	cbz	x8, 70 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0x70>
  50:	add	x0, x19, #0x40
  54:	mov	x1, x19
  58:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  5c:	ldr	x8, [x21]
  60:	add	x8, x8, #0x40
  64:	b	a0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0xa0>
  68:	str	w4, [x2]
  6c:	b	c8 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0xc8>
  70:	ldr	x1, [x19, #120]
  74:	add	x8, sp, #0x8
  78:	mov	x0, x19
  7c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  80:	ldr	x8, [sp, #56]
  84:	ldur	q0, [sp, #40]
  88:	ldur	q1, [sp, #24]
  8c:	ldur	q2, [sp, #8]
  90:	str	x8, [x19, #112]
  94:	mov	w8, #0x40                  	// #64
  98:	stp	q1, q0, [x19, #80]
  9c:	str	q2, [x19, #64]
  a0:	mov	w9, #0x4                   	// #4
  a4:	sub	x2, x9, x22
  a8:	add	x23, x19, x2
  ac:	cmp	x23, x20
  b0:	str	x8, [x21]
  b4:	b.hi	e4 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0xe4>  // b.pmore
  b8:	add	x8, x29, #0x1c
  bc:	add	x1, x8, x22
  c0:	mov	x0, x19
  c4:	bl	0 <memcpy>
  c8:	mov	x0, x23
  cc:	ldp	x20, x19, [sp, #112]
  d0:	ldp	x22, x21, [sp, #96]
  d4:	ldr	x23, [sp, #80]
  d8:	ldp	x29, x30, [sp, #64]
  dc:	add	sp, sp, #0x80
  e0:	ret
  e4:	adrp	x0, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  e8:	adrp	x1, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	mov	w2, #0x21f                 	// #543
  f8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state6createEPKcm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>:
   0:	mov	x9, x0
   4:	mov	x0, x8
   8:	stp	xzr, x1, [x8]
   c:	mov	x8, #0xf273                	// #62067
  10:	movk	x8, #0xbe98, lsl #16
  14:	mov	x10, #0x2d69                	// #11625
  18:	movk	x8, #0xb66f, lsl #32
  1c:	movk	x10, #0xeb38, lsl #16
  20:	movk	x8, #0xb492, lsl #48
  24:	movk	x10, #0xea08, lsl #32
  28:	movk	x10, #0x9ddf, lsl #48
  2c:	eor	x11, x1, x8
  30:	mul	x12, x11, x10
  34:	eor	x12, x12, x12, lsr #47
  38:	eor	x12, x12, x8
  3c:	mul	x8, x1, x8
  40:	eor	x13, x1, x1, lsr #47
  44:	stp	x8, x13, [x0, #32]
  48:	eor	x8, x13, x8
  4c:	mul	x8, x8, x10
  50:	eor	x13, x8, x13
  54:	eor	x8, x13, x8, lsr #47
  58:	mul	x12, x12, x10
  5c:	mul	x8, x8, x10
  60:	eor	x12, x12, x12, lsr #47
  64:	eor	x8, x8, x8, lsr #47
  68:	ror	x11, x11, #49
  6c:	mul	x12, x12, x10
  70:	mul	x8, x8, x10
  74:	mov	x1, x9
  78:	stp	x12, x11, [x0, #16]
  7c:	str	x8, [x0, #48]
  80:	b	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state3mixEPKc:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	ldp	x8, x9, [x0]
  18:	mov	x1, x0
  1c:	ldr	x10, [x1, #24]!
  20:	ldr	x11, [x20, #8]
  24:	mov	x12, #0xf273                	// #62067
  28:	add	x8, x9, x8
  2c:	movk	x12, #0xbe98, lsl #16
  30:	add	x8, x8, x10
  34:	movk	x12, #0xb66f, lsl #32
  38:	add	x8, x8, x11
  3c:	movk	x12, #0xb492, lsl #48
  40:	ror	x8, x8, #37
  44:	mul	x8, x8, x12
  48:	mov	x2, x0
  4c:	str	x8, [x0]
  50:	ldr	x11, [x2, #32]!
  54:	ldr	x13, [x20, #48]
  58:	mov	x21, x0
  5c:	mov	x22, x0
  60:	add	x9, x11, x9
  64:	add	x9, x9, x13
  68:	ror	x9, x9, #42
  6c:	mul	x9, x9, x12
  70:	str	x9, [x0, #8]
  74:	ldr	x13, [x21, #48]!
  78:	add	x9, x9, x10
  7c:	ldr	x10, [x0, #16]
  80:	mov	x19, x0
  84:	eor	x8, x13, x8
  88:	str	x8, [x0]
  8c:	ldr	x13, [x20, #40]
  90:	mul	x11, x11, x12
  94:	add	x9, x9, x13
  98:	str	x9, [x0, #8]
  9c:	ldr	x9, [x22, #40]!
  a0:	add	x10, x9, x10
  a4:	add	x8, x9, x8
  a8:	ror	x9, x10, #33
  ac:	mul	x9, x9, x12
  b0:	str	x9, [x0, #16]
  b4:	mov	x0, x20
  b8:	str	x11, [x1]
  bc:	str	x8, [x2]
  c0:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  c4:	ldr	x8, [x19, #16]
  c8:	ldr	x9, [x21]
  cc:	add	x0, x20, #0x20
  d0:	mov	x1, x22
  d4:	mov	x2, x21
  d8:	add	x8, x9, x8
  dc:	str	x8, [x22]
  e0:	ldr	x8, [x19, #8]
  e4:	ldr	x9, [x20, #16]
  e8:	add	x8, x9, x8
  ec:	str	x8, [x21]
  f0:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  f4:	ldr	x8, [x19]
  f8:	ldr	x9, [x19, #16]
  fc:	str	x8, [x19, #16]
 100:	str	x9, [x19]
 104:	ldp	x20, x19, [sp, #32]
 108:	ldp	x22, x21, [sp, #16]
 10c:	ldp	x29, x30, [sp], #48
 110:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>:
   0:	ldr	x8, [x0]
   4:	ldr	x9, [x1]
   8:	add	x8, x9, x8
   c:	str	x8, [x1]
  10:	ldr	x9, [x0, #24]
  14:	ldr	x10, [x2]
  18:	add	x8, x9, x8
  1c:	add	x8, x8, x10
  20:	ror	x8, x8, #21
  24:	str	x8, [x2]
  28:	ldr	x8, [x1]
  2c:	ldp	x10, x11, [x0, #8]
  30:	add	x10, x10, x8
  34:	add	x10, x10, x11
  38:	str	x10, [x1]
  3c:	ldr	x11, [x2]
  40:	ror	x10, x10, #44
  44:	add	x8, x11, x8
  48:	add	x8, x8, x10
  4c:	str	x8, [x2]
  50:	ldr	x8, [x1]
  54:	add	x8, x8, x9
  58:	str	x8, [x1]
  5c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	str	x1, [x29, #24]
  14:	ldp	x8, x1, [x4]
  18:	mov	x21, x0
  1c:	mov	x19, x3
  20:	mov	x20, x2
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  2c:	mov	x4, x0
  30:	add	x1, x29, #0x18
  34:	mov	x0, x21
  38:	mov	x2, x20
  3c:	mov	x3, x19
  40:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  44:	ldr	x1, [x29, #24]
  48:	mov	x2, x0
  4c:	mov	x0, x21
  50:	mov	x3, x19
  54:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	str	x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	add	x23, x2, #0x8
  1c:	cmp	x23, x3
  20:	str	x4, [x29, #24]
  24:	b.ls	68 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x68>  // b.plast
  28:	sub	x22, x3, x2
  2c:	mov	x21, x1
  30:	mov	x19, x0
  34:	add	x1, x29, #0x18
  38:	mov	x0, x2
  3c:	mov	x2, x22
  40:	mov	x20, x3
  44:	bl	0 <memcpy>
  48:	ldr	x8, [x21]
  4c:	cbz	x8, 70 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x70>
  50:	add	x0, x19, #0x40
  54:	mov	x1, x19
  58:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  5c:	ldr	x8, [x21]
  60:	add	x8, x8, #0x40
  64:	b	a0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0xa0>
  68:	str	x4, [x2]
  6c:	b	c8 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0xc8>
  70:	ldr	x1, [x19, #120]
  74:	add	x8, sp, #0x8
  78:	mov	x0, x19
  7c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  80:	ldr	x8, [sp, #56]
  84:	ldur	q0, [sp, #40]
  88:	ldur	q1, [sp, #24]
  8c:	ldur	q2, [sp, #8]
  90:	str	x8, [x19, #112]
  94:	mov	w8, #0x40                  	// #64
  98:	stp	q1, q0, [x19, #80]
  9c:	str	q2, [x19, #64]
  a0:	mov	w9, #0x8                   	// #8
  a4:	sub	x2, x9, x22
  a8:	add	x23, x19, x2
  ac:	cmp	x23, x20
  b0:	str	x8, [x21]
  b4:	b.hi	e4 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0xe4>  // b.pmore
  b8:	add	x8, x29, #0x18
  bc:	add	x1, x8, x22
  c0:	mov	x0, x19
  c4:	bl	0 <memcpy>
  c8:	mov	x0, x23
  cc:	ldp	x20, x19, [sp, #112]
  d0:	ldp	x22, x21, [sp, #96]
  d4:	ldr	x23, [sp, #80]
  d8:	ldp	x29, x30, [sp, #64]
  dc:	add	sp, sp, #0x80
  e0:	ret
  e4:	adrp	x0, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  e8:	adrp	x1, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	mov	w2, #0x21f                 	// #543
  f8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x0
  18:	cbz	x1, 5c <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_+0x5c>
  1c:	mov	x21, x1
  20:	mov	x0, x20
  24:	mov	x1, x19
  28:	mov	x2, x3
  2c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  30:	add	x22, x20, #0x40
  34:	mov	x0, x22
  38:	mov	x1, x20
  3c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  40:	sub	x8, x21, x20
  44:	add	x1, x8, x19
  48:	mov	x0, x22
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldp	x22, x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  5c:	ldr	x2, [x20, #120]
  60:	sub	x1, x19, x20
  64:	mov	x0, x20
  68:	ldp	x20, x19, [sp, #32]
  6c:	ldp	x22, x21, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	b	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>

Disassembly of section .text._ZN4llvm7hashing6detail10hash_shortEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>:
   0:	sub	x8, x1, #0x4
   4:	cmp	x8, #0x4
   8:	b.hi	50 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x50>  // b.pmore
   c:	add	x9, x0, x1
  10:	ldr	w8, [x0]
  14:	ldur	w9, [x9, #-4]
  18:	mov	x10, #0x2d69                	// #11625
  1c:	movk	x10, #0xeb38, lsl #16
  20:	add	x8, x1, x8, lsl #3
  24:	eor	x9, x9, x2
  28:	movk	x10, #0xea08, lsl #32
  2c:	eor	x8, x9, x8
  30:	movk	x10, #0x9ddf, lsl #48
  34:	mul	x8, x8, x10
  38:	eor	x9, x8, x9
  3c:	eor	x8, x9, x8, lsr #47
  40:	mul	x8, x8, x10
  44:	eor	x8, x8, x8, lsr #47
  48:	mul	x0, x8, x10
  4c:	ret
  50:	sub	x8, x1, #0x9
  54:	cmp	x8, #0x7
  58:	b.hi	a8 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xa8>  // b.pmore
  5c:	add	x9, x0, x1
  60:	ldur	x9, [x9, #-8]
  64:	ldr	x8, [x0]
  68:	mov	x11, #0x2d69                	// #11625
  6c:	movk	x11, #0xeb38, lsl #16
  70:	add	x10, x9, x1
  74:	eor	x8, x8, x2
  78:	ror	x10, x10, x1
  7c:	movk	x11, #0xea08, lsl #32
  80:	eor	x8, x8, x10
  84:	movk	x11, #0x9ddf, lsl #48
  88:	mul	x8, x8, x11
  8c:	eor	x10, x8, x10
  90:	eor	x8, x10, x8, lsr #47
  94:	mul	x8, x8, x11
  98:	eor	x8, x8, x8, lsr #47
  9c:	mul	x8, x8, x11
  a0:	eor	x0, x8, x9
  a4:	ret
  a8:	sub	x8, x1, #0x11
  ac:	cmp	x8, #0xf
  b0:	b.hi	15c <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x15c>  // b.pmore
  b4:	mov	x8, #0xf273                	// #62067
  b8:	ldp	x9, x10, [x0]
  bc:	movk	x8, #0xbe98, lsl #16
  c0:	movk	x8, #0xb66f, lsl #32
  c4:	movk	x8, #0xb492, lsl #48
  c8:	add	x11, x0, x1
  cc:	mov	x12, #0x404f                	// #16463
  d0:	mov	x14, #0x6557                	// #25943
  d4:	mul	x8, x9, x8
  d8:	ldp	x11, x9, [x11, #-16]
  dc:	movk	x12, #0x2f90, lsl #16
  e0:	movk	x14, #0x509e, lsl #16
  e4:	movk	x12, #0x6a3b, lsl #32
  e8:	mov	x13, #0x3127                	// #12583
  ec:	movk	x14, #0xd7c7, lsl #32
  f0:	movk	x12, #0x9ae1, lsl #48
  f4:	movk	x13, #0x97cb, lsl #16
  f8:	movk	x14, #0xc949, lsl #48
  fc:	movk	x13, #0xc85c, lsl #32
 100:	add	x15, x2, x1
 104:	eor	x14, x10, x14
 108:	mul	x9, x9, x12
 10c:	sub	x10, x8, x10
 110:	movk	x13, #0xc3a5, lsl #48
 114:	ror	x12, x14, #20
 118:	add	x8, x15, x8
 11c:	ror	x10, x10, #43
 120:	eor	x14, x9, x2
 124:	add	x8, x8, x12
 128:	ror	x12, x14, #30
 12c:	madd	x10, x11, x13, x10
 130:	sub	x8, x8, x9
 134:	add	x9, x10, x12
 138:	mov	x10, #0x2d69                	// #11625
 13c:	movk	x10, #0xeb38, lsl #16
 140:	movk	x10, #0xea08, lsl #32
 144:	eor	x9, x9, x8
 148:	movk	x10, #0x9ddf, lsl #48
 14c:	mul	x9, x9, x10
 150:	eor	x8, x9, x8
 154:	eor	x8, x8, x9, lsr #47
 158:	b	40 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x40>
 15c:	mov	x8, #0x404f                	// #16463
 160:	movk	x8, #0x2f90, lsl #16
 164:	movk	x8, #0x6a3b, lsl #32
 168:	cmp	x1, #0x21
 16c:	movk	x8, #0x9ae1, lsl #48
 170:	b.cc	220 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x220>  // b.lo, b.ul, b.last
 174:	add	x9, x0, x1
 178:	ldp	x15, x17, [x9, #-16]
 17c:	mov	x10, #0x3127                	// #12583
 180:	ldp	x11, x12, [x0]
 184:	movk	x10, #0x97cb, lsl #16
 188:	movk	x10, #0xc85c, lsl #32
 18c:	ldp	x14, x13, [x0, #16]
 190:	ldp	x16, x9, [x9, #-32]
 194:	movk	x10, #0xc3a5, lsl #48
 198:	add	x18, x15, x1
 19c:	madd	x11, x18, x10, x11
 1a0:	add	x12, x11, x12
 1a4:	add	x16, x16, x14
 1a8:	ror	x18, x11, #37
 1ac:	add	x14, x12, x14
 1b0:	ror	x12, x12, #7
 1b4:	add	x11, x11, x13
 1b8:	add	x12, x12, x18
 1bc:	add	x18, x16, x17
 1c0:	add	x9, x9, x16
 1c4:	ror	x16, x16, #37
 1c8:	ror	x11, x11, #52
 1cc:	add	x13, x14, x13
 1d0:	ror	x18, x18, #52
 1d4:	add	x15, x9, x15
 1d8:	ror	x14, x14, #31
 1dc:	add	x11, x12, x11
 1e0:	add	x12, x13, x16
 1e4:	ror	x9, x9, #7
 1e8:	add	x17, x15, x17
 1ec:	add	x11, x11, x14
 1f0:	add	x12, x12, x18
 1f4:	ror	x15, x15, #31
 1f8:	add	x9, x12, x9
 1fc:	add	x12, x17, x11
 200:	add	x9, x9, x15
 204:	mul	x12, x12, x10
 208:	madd	x9, x9, x8, x12
 20c:	eor	x9, x9, x9, lsr #47
 210:	mul	x9, x9, x10
 214:	eor	x9, x9, x2
 218:	add	x9, x9, x11
 21c:	b	260 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x260>
 220:	cbz	x1, 26c <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x26c>
 224:	lsr	x10, x1, #1
 228:	ldrb	w9, [x0]
 22c:	add	x11, x1, x0
 230:	ldrb	w10, [x0, x10]
 234:	ldurb	w11, [x11, #-1]
 238:	mov	x12, #0x6557                	// #25943
 23c:	movk	x12, #0x509e, lsl #16
 240:	movk	x12, #0xd7c7, lsl #32
 244:	bfi	x9, x10, #8, #8
 248:	movk	x12, #0xc949, lsl #48
 24c:	add	x10, x1, x11, lsl #2
 250:	mul	x9, x9, x8
 254:	mul	x10, x10, x12
 258:	eor	x9, x9, x2
 25c:	eor	x9, x9, x10
 260:	eor	x9, x9, x9, lsr #47
 264:	mul	x0, x9, x8
 268:	ret
 26c:	eor	x0, x2, x8
 270:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state8finalizeEm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>:
   0:	mov	x8, #0xf273                	// #62067
   4:	ldp	x10, x9, [x0]
   8:	movk	x8, #0xbe98, lsl #16
   c:	ldp	x12, x11, [x0, #16]
  10:	movk	x8, #0xb66f, lsl #32
  14:	movk	x8, #0xb492, lsl #48
  18:	eor	x13, x1, x1, lsr #47
  1c:	madd	x10, x13, x8, x10
  20:	ldp	x14, x13, [x0, #32]
  24:	ldr	x15, [x0, #48]
  28:	eor	x9, x9, x9, lsr #47
  2c:	madd	x8, x9, x8, x12
  30:	mov	x9, #0x2d69                	// #11625
  34:	movk	x9, #0xeb38, lsl #16
  38:	movk	x9, #0xea08, lsl #32
  3c:	movk	x9, #0x9ddf, lsl #48
  40:	eor	x11, x13, x11
  44:	eor	x12, x15, x14
  48:	mul	x11, x11, x9
  4c:	mul	x12, x12, x9
  50:	eor	x13, x11, x13
  54:	eor	x14, x12, x15
  58:	eor	x11, x13, x11, lsr #47
  5c:	eor	x12, x14, x12, lsr #47
  60:	mul	x11, x11, x9
  64:	mul	x12, x12, x9
  68:	eor	x11, x11, x11, lsr #47
  6c:	eor	x12, x12, x12, lsr #47
  70:	madd	x8, x11, x9, x8
  74:	madd	x10, x12, x9, x10
  78:	eor	x8, x10, x8
  7c:	mul	x8, x8, x9
  80:	eor	x10, x8, x10
  84:	eor	x8, x10, x8, lsr #47
  88:	mul	x8, x8, x9
  8c:	eor	x8, x8, x8, lsr #47
  90:	mul	x0, x8, x9
  94:	ret

Disassembly of section .text._ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag:

0000000000000000 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	x0, x1
  14:	mov	x20, x2
  18:	b.eq	60 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x60>  // b.none
  1c:	mov	x19, x0
  20:	subs	x9, x20, x1
  24:	b.eq	5c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x5c>  // b.none
  28:	sub	x8, x20, x19
  2c:	sub	x11, x1, x19
  30:	cmp	x8, x11, lsl #1
  34:	b.ne	74 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x74>  // b.any
  38:	mov	x8, x1
  3c:	ldrb	w9, [x8]
  40:	ldrb	w10, [x19]
  44:	strb	w9, [x19], #1
  48:	cmp	x1, x19
  4c:	strb	w10, [x8], #1
  50:	b.ne	3c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x3c>  // b.any
  54:	mov	x20, x1
  58:	b	60 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x60>
  5c:	mov	x20, x19
  60:	mov	x0, x20
  64:	ldp	x20, x19, [sp, #32]
  68:	ldp	x22, x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret
  74:	add	x20, x19, x9
  78:	sub	x10, x8, x11
  7c:	mov	x9, x11
  80:	cmp	x11, x10
  84:	b.ge	d4 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xd4>  // b.tcont
  88:	cmp	x9, #0x1
  8c:	b.eq	128 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x128>  // b.none
  90:	cmp	x10, #0x1
  94:	mov	x10, x8
  98:	b.lt	bc <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xbc>  // b.tstop
  9c:	ldrb	w11, [x19, x9]
  a0:	ldrb	w12, [x19]
  a4:	sub	x10, x10, #0x1
  a8:	cmp	x9, x10
  ac:	strb	w11, [x19]
  b0:	strb	w12, [x19, x9]
  b4:	add	x19, x19, #0x1
  b8:	b.ne	9c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x9c>  // b.any
  bc:	sdiv	x10, x8, x9
  c0:	msub	x8, x10, x9, x8
  c4:	cbz	x8, 60 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x60>
  c8:	sub	x11, x9, x8
  cc:	mov	x8, x9
  d0:	b	78 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x78>
  d4:	cmp	x10, #0x1
  d8:	add	x11, x19, x8
  dc:	b.eq	14c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x14c>  // b.none
  e0:	cmp	x9, #0x1
  e4:	b.lt	110 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x110>  // b.tstop
  e8:	sub	x11, x19, #0x1
  ec:	mov	x12, x8
  f0:	ldrb	w13, [x11, x12]
  f4:	ldrb	w14, [x11, x9]
  f8:	strb	w13, [x11, x9]
  fc:	strb	w14, [x11, x12]
 100:	sub	x9, x9, #0x1
 104:	sub	x12, x12, #0x1
 108:	cbnz	x9, f0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xf0>
 10c:	b	114 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x114>
 110:	sub	x19, x11, x10
 114:	sdiv	x9, x8, x10
 118:	msub	x11, x9, x10, x8
 11c:	mov	x8, x10
 120:	cbnz	x11, 78 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x78>
 124:	b	60 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x60>
 128:	ldrb	w21, [x19]
 12c:	subs	x2, x8, #0x1
 130:	add	x22, x19, x8
 134:	b.eq	144 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x144>  // b.none
 138:	add	x1, x19, #0x1
 13c:	mov	x0, x19
 140:	bl	0 <memmove>
 144:	sturb	w21, [x22, #-1]
 148:	b	60 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x60>
 14c:	mov	x8, x11
 150:	ldrb	w21, [x8, #-1]!
 154:	subs	x2, x8, x19
 158:	b.eq	168 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x168>  // b.none
 15c:	sub	x0, x11, x2
 160:	mov	x1, x19
 164:	bl	0 <memmove>
 168:	strb	w21, [x19]
 16c:	b	60 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x60>

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	w9, [x0, #24]
  1c:	mov	x19, x2
  20:	cbz	w9, 64 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x64>
  24:	mov	x8, x0
  28:	ldr	x0, [x1]
  2c:	mov	x20, x1
  30:	orr	x10, x0, #0x8
  34:	cmn	x10, #0x8
  38:	b.eq	f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xf0>  // b.none
  3c:	ldr	w10, [x0]
  40:	ldr	x22, [x8, #8]
  44:	sub	w23, w9, #0x1
  48:	and	w24, w10, w23
  4c:	add	x21, x22, w24, uxtw #3
  50:	ldr	x1, [x21]
  54:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  58:	tbz	w0, #0, 88 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x88>
  5c:	mov	w0, #0x1                   	// #1
  60:	b	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x6c>
  64:	mov	x21, xzr
  68:	mov	w0, wzr
  6c:	str	x21, [x19]
  70:	ldp	x20, x19, [sp, #64]
  74:	ldp	x22, x21, [sp, #48]
  78:	ldp	x24, x23, [sp, #32]
  7c:	ldr	x25, [sp, #16]
  80:	ldp	x29, x30, [sp], #80
  84:	ret
  88:	mov	x9, xzr
  8c:	mov	w10, #0x1                   	// #1
  90:	ldr	x8, [x21]
  94:	cmn	x8, #0x8
  98:	b.eq	e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xe0>  // b.none
  9c:	cmn	x8, #0x10
  a0:	add	w8, w24, w10
  a4:	ccmp	x9, #0x0, #0x0, eq  // eq = none
  a8:	and	w24, w8, w23
  ac:	csel	x9, x9, x21, ne  // ne = any
  b0:	add	x21, x22, w24, uxtw #3
  b4:	ldr	x0, [x20]
  b8:	ldr	x1, [x21]
  bc:	str	x9, [x29, #24]
  c0:	add	w25, w10, #0x1
  c4:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  c8:	ldr	x9, [x29, #24]
  cc:	mov	w8, w0
  d0:	mov	w0, #0x1                   	// #1
  d4:	mov	w10, w25
  d8:	tbnz	w8, #0, 6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x6c>
  dc:	b	90 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x90>
  e0:	cmp	x9, #0x0
  e4:	mov	w0, wzr
  e8:	csel	x21, x21, x9, eq  // eq = none
  ec:	b	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x6c>
  f0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  f4:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  f8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  fc:	add	x0, x0, #0x0
 100:	add	x1, x1, #0x0
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x252                 	// #594
 10c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_:

0000000000000000 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>:
   0:	orr	x8, x1, #0x8
   4:	cmn	x8, #0x8
   8:	b.ne	18 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x18>  // b.any
   c:	cmp	x1, x0
  10:	cset	w0, eq  // eq = none
  14:	ret
  18:	ldr	w8, [x0]
  1c:	ldr	w9, [x1]
  20:	cmp	w8, w9
  24:	b.ne	68 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x68>  // b.any
  28:	ldr	w8, [x0, #4]
  2c:	ldr	w9, [x1, #4]
  30:	cmp	w8, w9
  34:	b.ne	68 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x68>  // b.any
  38:	ldr	w8, [x0, #8]
  3c:	ldr	w9, [x1, #8]
  40:	cmp	w8, w9
  44:	b.ne	68 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x68>  // b.any
  48:	ldr	x8, [x0, #16]
  4c:	ldr	x9, [x1, #16]
  50:	cmp	x8, x9
  54:	b.ne	68 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x68>  // b.any
  58:	ldr	x8, [x0, #32]
  5c:	ldr	x9, [x1, #32]
  60:	cmp	x8, x9
  64:	b.eq	70 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x70>  // b.none
  68:	mov	w0, wzr
  6c:	ret
  70:	ldr	x8, [x0, #48]
  74:	ldr	x9, [x1, #48]
  78:	ldr	w8, [x8]
  7c:	ldr	w9, [x9]
  80:	cmp	w8, w9
  84:	b	10 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x10>

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #16]
   c:	cbz	x8, 20 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x20>
  10:	ldp	x9, x10, [x0]
  14:	ldr	x9, [x9]
  18:	cmp	x9, x10
  1c:	b.ne	98 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x98>  // b.any
  20:	ldr	x9, [x1, #16]
  24:	cbz	x9, 58 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x58>
  28:	ldp	x10, x11, [x1]
  2c:	ldr	x12, [x10]
  30:	cmp	x12, x11
  34:	b.eq	5c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x5c>  // b.none
  38:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  3c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  40:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  44:	add	x0, x0, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x3, x3, #0x0
  50:	mov	w2, #0x4c1                 	// #1217
  54:	bl	0 <__assert_fail>
  58:	ldr	x10, [x1]
  5c:	ldr	x11, [x0]
  60:	cmp	x11, x10
  64:	b.ne	78 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x78>  // b.any
  68:	cmp	x8, x9
  6c:	cset	w0, eq  // eq = none
  70:	ldp	x29, x30, [sp], #16
  74:	ret
  78:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  7c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  80:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0x4c3                 	// #1219
  94:	bl	0 <__assert_fail>
  98:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  9c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  a0:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x4c0                 	// #1216
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	add	x2, x29, #0x18
  14:	mov	x21, x1
  18:	mov	x20, x0
  1c:	mov	x19, x8
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  24:	ldr	x3, [x29, #24]
  28:	tbz	w0, #0, 34 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_+0x34>
  2c:	mov	w8, wzr
  30:	b	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_+0x54>
  34:	mov	x0, x20
  38:	mov	x1, x21
  3c:	mov	x2, x21
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  44:	ldr	x8, [x21]
  48:	mov	x3, x0
  4c:	str	x8, [x0]
  50:	mov	w8, #0x1                   	// #1
  54:	ldr	w9, [x20, #24]
  58:	ldp	x11, x10, [x20]
  5c:	strb	w8, [x19, #32]
  60:	ldr	x21, [sp, #16]
  64:	add	x9, x10, x9, lsl #3
  68:	stp	x20, x11, [x19]
  6c:	stp	x3, x9, [x19, #16]
  70:	ldp	x20, x19, [sp, #32]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	w9, [x0, #24]
  1c:	mov	x19, x2
  20:	cbz	w9, 64 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x64>
  24:	mov	x8, x0
  28:	ldr	x0, [x1]
  2c:	mov	x20, x1
  30:	orr	x10, x0, #0x8
  34:	cmn	x10, #0x8
  38:	b.eq	f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xf0>  // b.none
  3c:	ldr	w10, [x0]
  40:	ldr	x22, [x8, #8]
  44:	sub	w23, w9, #0x1
  48:	and	w24, w10, w23
  4c:	add	x21, x22, w24, uxtw #3
  50:	ldr	x1, [x21]
  54:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  58:	tbz	w0, #0, 88 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x88>
  5c:	mov	w0, #0x1                   	// #1
  60:	b	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x6c>
  64:	mov	x21, xzr
  68:	mov	w0, wzr
  6c:	str	x21, [x19]
  70:	ldp	x20, x19, [sp, #64]
  74:	ldp	x22, x21, [sp, #48]
  78:	ldp	x24, x23, [sp, #32]
  7c:	ldr	x25, [sp, #16]
  80:	ldp	x29, x30, [sp], #80
  84:	ret
  88:	mov	x9, xzr
  8c:	mov	w10, #0x1                   	// #1
  90:	ldr	x8, [x21]
  94:	cmn	x8, #0x8
  98:	b.eq	e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xe0>  // b.none
  9c:	cmn	x8, #0x10
  a0:	add	w8, w24, w10
  a4:	ccmp	x9, #0x0, #0x0, eq  // eq = none
  a8:	and	w24, w8, w23
  ac:	csel	x9, x9, x21, ne  // ne = any
  b0:	add	x21, x22, w24, uxtw #3
  b4:	ldr	x0, [x20]
  b8:	ldr	x1, [x21]
  bc:	str	x9, [x29, #24]
  c0:	add	w25, w10, #0x1
  c4:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  c8:	ldr	x9, [x29, #24]
  cc:	mov	w8, w0
  d0:	mov	w0, #0x1                   	// #1
  d4:	mov	w10, w25
  d8:	tbnz	w8, #0, 6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x6c>
  dc:	b	90 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x90>
  e0:	cmp	x9, #0x0
  e4:	mov	w0, wzr
  e8:	csel	x21, x21, x9, eq  // eq = none
  ec:	b	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x6c>
  f0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  f4:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  f8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  fc:	add	x0, x0, #0x0
 100:	add	x1, x1, #0x0
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x252                 	// #594
 10c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldr	w8, [x0, #16]
  14:	ldr	w1, [x0, #24]
  18:	ldr	x9, [x0]
  1c:	mov	x20, x2
  20:	lsl	w10, w8, #2
  24:	add	w10, w10, #0x4
  28:	add	w11, w1, w1, lsl #1
  2c:	mov	x19, x0
  30:	add	x9, x9, #0x1
  34:	cmp	w10, w11
  38:	str	x9, [x0]
  3c:	b.cs	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x94>  // b.hs, b.nlast
  40:	ldr	w9, [x19, #20]
  44:	mvn	w8, w8
  48:	add	w8, w1, w8
  4c:	sub	w8, w8, w9
  50:	cmp	w8, w1, lsr #3
  54:	b.ls	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x98>  // b.plast
  58:	cbz	x3, b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0xb8>
  5c:	ldr	w8, [x19, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x19, #16]
  68:	ldr	x8, [x3]
  6c:	cmn	x8, #0x8
  70:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x80>  // b.none
  74:	ldr	w8, [x19, #20]
  78:	sub	w8, w8, #0x1
  7c:	str	w8, [x19, #20]
  80:	ldp	x20, x19, [sp, #32]
  84:	ldp	x29, x30, [sp, #16]
  88:	mov	x0, x3
  8c:	add	sp, sp, #0x30
  90:	ret
  94:	lsl	w1, w1, #1
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  a0:	add	x2, sp, #0x8
  a4:	mov	x0, x19
  a8:	mov	x1, x20
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  b0:	ldr	x3, [sp, #8]
  b4:	cbnz	x3, 5c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x5c>
  b8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  bc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  c0:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x22f                 	// #559
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	w8, w1, #0x1
  14:	orr	x8, x8, x8, lsr #1
  18:	orr	x8, x8, x8, lsr #2
  1c:	orr	x8, x8, x8, lsr #4
  20:	orr	x8, x8, x8, lsr #8
  24:	orr	x8, x8, x8, lsr #16
  28:	lsr	x9, x8, #32
  2c:	orr	w8, w9, w8
  30:	add	w9, w8, #0x1
  34:	ldr	w21, [x0, #24]
  38:	ldr	x19, [x0, #8]
  3c:	cmp	w9, #0x40
  40:	mov	w9, #0x40                  	// #64
  44:	csinc	w8, w9, w8, ls  // ls = plast
  48:	mov	x20, x0
  4c:	str	w8, [x0, #24]
  50:	lsl	x0, x8, #3
  54:	bl	0 <_Znwm>
  58:	str	x0, [x20, #8]
  5c:	cbz	x19, 84 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0x84>
  60:	add	x2, x19, x21, lsl #3
  64:	mov	x0, x20
  68:	mov	x1, x19
  6c:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  70:	mov	x0, x19
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZdlPv>
  84:	mov	x0, x20
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldr	x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	b	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #24]
   c:	str	xzr, [x0, #16]
  10:	sub	w8, w9, #0x1
  14:	tst	w9, w8
  18:	b.ne	40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0x40>  // b.any
  1c:	cbz	w9, 38 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0x38>
  20:	ldr	x8, [x0, #8]
  24:	lsl	x9, x9, #3
  28:	mov	x10, #0xfffffffffffffff8    	// #-8
  2c:	subs	x9, x9, #0x8
  30:	str	x10, [x8], #8
  34:	b.ne	2c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0x2c>  // b.any
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  44:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  48:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x15c                 	// #348
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	x21, x0
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  20:	cmp	x20, x19
  24:	b.eq	70 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x70>  // b.none
  28:	ldr	x8, [x20]
  2c:	orr	x8, x8, #0x8
  30:	cmn	x8, #0x8
  34:	b.eq	64 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x64>  // b.none
  38:	add	x2, x29, #0x18
  3c:	mov	x0, x21
  40:	mov	x1, x20
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  48:	tbnz	w0, #0, 80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x80>
  4c:	ldr	x8, [x29, #24]
  50:	ldr	x9, [x20]
  54:	str	x9, [x8]
  58:	ldr	w8, [x21, #16]
  5c:	add	w8, w8, #0x1
  60:	str	w8, [x21, #16]
  64:	add	x20, x20, #0x8
  68:	cmp	x19, x20
  6c:	b.ne	28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x28>  // b.any
  70:	ldp	x20, x19, [sp, #32]
  74:	ldr	x21, [sp, #16]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret
  80:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  84:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  88:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  8c:	add	x0, x0, #0x0
  90:	add	x1, x1, #0x0
  94:	add	x3, x3, #0x0
  98:	mov	w2, #0x17a                 	// #378
  9c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #16]
   c:	cbz	x8, 20 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x20>
  10:	ldp	x9, x10, [x0]
  14:	ldr	x9, [x9]
  18:	cmp	x9, x10
  1c:	b.ne	98 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x98>  // b.any
  20:	ldr	x9, [x1, #16]
  24:	cbz	x9, 58 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x58>
  28:	ldp	x10, x11, [x1]
  2c:	ldr	x12, [x10]
  30:	cmp	x12, x11
  34:	b.eq	5c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x5c>  // b.none
  38:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  3c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  40:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  44:	add	x0, x0, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x3, x3, #0x0
  50:	mov	w2, #0x4c8                 	// #1224
  54:	bl	0 <__assert_fail>
  58:	ldr	x10, [x1]
  5c:	ldr	x11, [x0]
  60:	cmp	x11, x10
  64:	b.ne	78 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x78>  // b.any
  68:	cmp	x8, x9
  6c:	cset	w0, ne  // ne = any
  70:	ldp	x29, x30, [sp], #16
  74:	ret
  78:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  7c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  80:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0x4ca                 	// #1226
  94:	bl	0 <__assert_fail>
  98:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  9c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  a0:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x4c7                 	// #1223
  b4:	bl	0 <__assert_fail>

DWARFLinker.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm12AddressesMapD1Ev>:
   0:	ret

0000000000000004 <_ZN4llvm12AddressesMapD0Ev>:
   4:	brk	#0x1

0000000000000008 <_ZN4llvm12DwarfEmitterD1Ev>:
   8:	ret

000000000000000c <_ZN4llvm12DwarfEmitterD0Ev>:
   c:	brk	#0x1
