
ARM_ZH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004480  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08004650  08004650  00014650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046b4  080046b4  000200d8  2**0
                  CONTENTS
  4 .ARM          00000008  080046b4  080046b4  000146b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046bc  080046bc  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046bc  080046bc  000146bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080046c0  080046c0  000146c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  080046c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  200000d8  0800479c  000200d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  0800479c  000201e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c61e  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f8f  00000000  00000000  0002c726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  0002e6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000818  00000000  00000000  0002ef98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000267c2  00000000  00000000  0002f7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b82a  00000000  00000000  00055f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eda73  00000000  00000000  0006179c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014f20f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000268c  00000000  00000000  0014f264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000d8 	.word	0x200000d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004638 	.word	0x08004638

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000dc 	.word	0x200000dc
 800020c:	08004638 	.word	0x08004638

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <LCD_clock>:
 */

#include "main.h"
#include "lcd.h"

void LCD_clock(void){
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0

	HAL_Delay(6);
 80005ac:	2006      	movs	r0, #6
 80005ae:	f000 fedf 	bl	8001370 <HAL_Delay>
	// lcd e 1
	HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_SET);
 80005b2:	2201      	movs	r2, #1
 80005b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005b8:	4808      	ldr	r0, [pc, #32]	; (80005dc <LCD_clock+0x34>)
 80005ba:	f001 fced 	bl	8001f98 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80005be:	2005      	movs	r0, #5
 80005c0:	f000 fed6 	bl	8001370 <HAL_Delay>
	//lcd e 0
	HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ca:	4804      	ldr	r0, [pc, #16]	; (80005dc <LCD_clock+0x34>)
 80005cc:	f001 fce4 	bl	8001f98 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005d0:	2001      	movs	r0, #1
 80005d2:	f000 fecd 	bl	8001370 <HAL_Delay>
}
 80005d6:	bf00      	nop
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40021000 	.word	0x40021000

080005e0 <LCD_write>:

void LCD_write(uint8_t data){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]

	//felso 4 bit
	HAL_GPIO_WritePin(LCD_DATA_7_GPIO_Port, LCD_DATA_7_Pin, ((data>>7)&0x01));
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	09db      	lsrs	r3, r3, #7
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	461a      	mov	r2, r3
 80005f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005f6:	482e      	ldr	r0, [pc, #184]	; (80006b0 <LCD_write+0xd0>)
 80005f8:	f001 fcce 	bl	8001f98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_6_GPIO_Port, LCD_DATA_6_Pin, ((data>>6)&0x01));
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	099b      	lsrs	r3, r3, #6
 8000600:	b2db      	uxtb	r3, r3
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	b2db      	uxtb	r3, r3
 8000608:	461a      	mov	r2, r3
 800060a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800060e:	4829      	ldr	r0, [pc, #164]	; (80006b4 <LCD_write+0xd4>)
 8000610:	f001 fcc2 	bl	8001f98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_5_GPIO_Port, LCD_DATA_5_Pin, ((data>>5)&0x01));
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	095b      	lsrs	r3, r3, #5
 8000618:	b2db      	uxtb	r3, r3
 800061a:	f003 0301 	and.w	r3, r3, #1
 800061e:	b2db      	uxtb	r3, r3
 8000620:	461a      	mov	r2, r3
 8000622:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000626:	4823      	ldr	r0, [pc, #140]	; (80006b4 <LCD_write+0xd4>)
 8000628:	f001 fcb6 	bl	8001f98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_4_GPIO_Port, LCD_DATA_4_Pin, ((data>>4)&0x01));
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	091b      	lsrs	r3, r3, #4
 8000630:	b2db      	uxtb	r3, r3
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	b2db      	uxtb	r3, r3
 8000638:	461a      	mov	r2, r3
 800063a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800063e:	481d      	ldr	r0, [pc, #116]	; (80006b4 <LCD_write+0xd4>)
 8000640:	f001 fcaa 	bl	8001f98 <HAL_GPIO_WritePin>

	LCD_clock();
 8000644:	f7ff ffb0 	bl	80005a8 <LCD_clock>

	//also 4
	HAL_GPIO_WritePin(LCD_DATA_7_GPIO_Port, LCD_DATA_7_Pin, ((data>>3)&0x01));
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	08db      	lsrs	r3, r3, #3
 800064c:	b2db      	uxtb	r3, r3
 800064e:	f003 0301 	and.w	r3, r3, #1
 8000652:	b2db      	uxtb	r3, r3
 8000654:	461a      	mov	r2, r3
 8000656:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800065a:	4815      	ldr	r0, [pc, #84]	; (80006b0 <LCD_write+0xd0>)
 800065c:	f001 fc9c 	bl	8001f98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_6_GPIO_Port, LCD_DATA_6_Pin, ((data>>2)&0x01));
 8000660:	79fb      	ldrb	r3, [r7, #7]
 8000662:	089b      	lsrs	r3, r3, #2
 8000664:	b2db      	uxtb	r3, r3
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	b2db      	uxtb	r3, r3
 800066c:	461a      	mov	r2, r3
 800066e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000672:	4810      	ldr	r0, [pc, #64]	; (80006b4 <LCD_write+0xd4>)
 8000674:	f001 fc90 	bl	8001f98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_5_GPIO_Port, LCD_DATA_5_Pin, ((data>>1)&0x01));
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	085b      	lsrs	r3, r3, #1
 800067c:	b2db      	uxtb	r3, r3
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	b2db      	uxtb	r3, r3
 8000684:	461a      	mov	r2, r3
 8000686:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800068a:	480a      	ldr	r0, [pc, #40]	; (80006b4 <LCD_write+0xd4>)
 800068c:	f001 fc84 	bl	8001f98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_4_GPIO_Port, LCD_DATA_4_Pin, ((data)&0x01));
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	b2db      	uxtb	r3, r3
 8000698:	461a      	mov	r2, r3
 800069a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800069e:	4805      	ldr	r0, [pc, #20]	; (80006b4 <LCD_write+0xd4>)
 80006a0:	f001 fc7a 	bl	8001f98 <HAL_GPIO_WritePin>

	LCD_clock();
 80006a4:	f7ff ff80 	bl	80005a8 <LCD_clock>
}
 80006a8:	bf00      	nop
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40020400 	.word	0x40020400
 80006b4:	40021000 	.word	0x40021000

080006b8 <LCD_data>:

void LCD_data(uint8_t adat){
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 80006c2:	2201      	movs	r2, #1
 80006c4:	2180      	movs	r1, #128	; 0x80
 80006c6:	4805      	ldr	r0, [pc, #20]	; (80006dc <LCD_data+0x24>)
 80006c8:	f001 fc66 	bl	8001f98 <HAL_GPIO_WritePin>
	LCD_write(adat);
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f7ff ff86 	bl	80005e0 <LCD_write>
}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40021000 	.word	0x40021000

080006e0 <LCD_cmd>:

void LCD_cmd(uint8_t cmd){
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2180      	movs	r1, #128	; 0x80
 80006ee:	4805      	ldr	r0, [pc, #20]	; (8000704 <LCD_cmd+0x24>)
 80006f0:	f001 fc52 	bl	8001f98 <HAL_GPIO_WritePin>
	LCD_write(cmd);
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	4618      	mov	r0, r3
 80006f8:	f7ff ff72 	bl	80005e0 <LCD_write>
}
 80006fc:	bf00      	nop
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	40021000 	.word	0x40021000

08000708 <LCD_init>:

void LCD_init(void){
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0

	LCD_cmd(0x20);
 800070c:	2020      	movs	r0, #32
 800070e:	f7ff ffe7 	bl	80006e0 <LCD_cmd>
	LCD_clock();
 8000712:	f7ff ff49 	bl	80005a8 <LCD_clock>
	LCD_clock();
 8000716:	f7ff ff47 	bl	80005a8 <LCD_clock>
	LCD_clock();
 800071a:	f7ff ff45 	bl	80005a8 <LCD_clock>
	// mod - 4 bit 2 sor, 5x8pont matrix
	// 3x - nem tudjuk milyen modban volt
	LCD_cmd(0x28);
 800071e:	2028      	movs	r0, #40	; 0x28
 8000720:	f7ff ffde 	bl	80006e0 <LCD_cmd>
	LCD_cmd(0x28);
 8000724:	2028      	movs	r0, #40	; 0x28
 8000726:	f7ff ffdb 	bl	80006e0 <LCD_cmd>
	LCD_cmd(0x28);
 800072a:	2028      	movs	r0, #40	; 0x28
 800072c:	f7ff ffd8 	bl	80006e0 <LCD_cmd>

	//alaphelyzet
	LCD_cmd(0x02);
 8000730:	2002      	movs	r0, #2
 8000732:	f7ff ffd5 	bl	80006e0 <LCD_cmd>
	// lcd torles
	LCD_cmd(0x01);
 8000736:	2001      	movs	r0, #1
 8000738:	f7ff ffd2 	bl	80006e0 <LCD_cmd>
	//kurzor beallitasa
	LCD_cmd(0x08 | (1<<2) | (0<<1) | (0<<0));
 800073c:	200c      	movs	r0, #12
 800073e:	f7ff ffcf 	bl	80006e0 <LCD_cmd>
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}

08000746 <LCD_string>:

void LCD_string(char *p){
 8000746:	b580      	push	{r7, lr}
 8000748:	b082      	sub	sp, #8
 800074a:	af00      	add	r7, sp, #0
 800074c:	6078      	str	r0, [r7, #4]

	while(*p){
 800074e:	e006      	b.n	800075e <LCD_string+0x18>

		LCD_data(*p++);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	607a      	str	r2, [r7, #4]
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	4618      	mov	r0, r3
 800075a:	f7ff ffad 	bl	80006b8 <LCD_data>
	while(*p){
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d1f4      	bne.n	8000750 <LCD_string+0xa>
	}
}
 8000766:	bf00      	nop
 8000768:	bf00      	nop
 800076a:	3708      	adds	r7, #8
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <LCD_xy>:

void LCD_xy(uint8_t x, uint8_t y){
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	460a      	mov	r2, r1
 800077a:	71fb      	strb	r3, [r7, #7]
 800077c:	4613      	mov	r3, r2
 800077e:	71bb      	strb	r3, [r7, #6]

	uint8_t position;

		switch (y)
 8000780:	79bb      	ldrb	r3, [r7, #6]
 8000782:	3b01      	subs	r3, #1
 8000784:	2b03      	cmp	r3, #3
 8000786:	d820      	bhi.n	80007ca <LCD_xy+0x5a>
 8000788:	a201      	add	r2, pc, #4	; (adr r2, 8000790 <LCD_xy+0x20>)
 800078a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800078e:	bf00      	nop
 8000790:	080007a1 	.word	0x080007a1
 8000794:	080007a9 	.word	0x080007a9
 8000798:	080007b1 	.word	0x080007b1
 800079c:	080007b9 	.word	0x080007b9
		{
			case 1:    // 1. sor
			position = LCD_START_DDADR + LCD_ADR_LINE1 + x;
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	3b80      	subs	r3, #128	; 0x80
 80007a4:	73fb      	strb	r3, [r7, #15]
			break;
 80007a6:	e00b      	b.n	80007c0 <LCD_xy+0x50>

			case 2:    // 2. sor
			position = LCD_START_DDADR + LCD_ADR_LINE2 + x;
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	3b40      	subs	r3, #64	; 0x40
 80007ac:	73fb      	strb	r3, [r7, #15]
			break;
 80007ae:	e007      	b.n	80007c0 <LCD_xy+0x50>

			case 3:    // 3. sor
			position = LCD_START_DDADR + LCD_ADR_LINE3 + x;
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	3b70      	subs	r3, #112	; 0x70
 80007b4:	73fb      	strb	r3, [r7, #15]
			break;
 80007b6:	e003      	b.n	80007c0 <LCD_xy+0x50>

			case 4:    // 4. sor
			position = LCD_START_DDADR + LCD_ADR_LINE4 + x;
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	3b30      	subs	r3, #48	; 0x30
 80007bc:	73fb      	strb	r3, [r7, #15]
			break;
 80007be:	bf00      	nop

			default:
			return;
		}
		LCD_cmd(position); // beallitas
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff8c 	bl	80006e0 <LCD_cmd>
 80007c8:	e000      	b.n	80007cc <LCD_xy+0x5c>
			return;
 80007ca:	bf00      	nop

}
 80007cc:	3710      	adds	r7, #16
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop

080007d4 <LCD_num>:

void LCD_num(uint8_t szam)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
	char ki[5];
	sprintf(ki,"%d",szam);
 80007de:	79fa      	ldrb	r2, [r7, #7]
 80007e0:	f107 0308 	add.w	r3, r7, #8
 80007e4:	4906      	ldr	r1, [pc, #24]	; (8000800 <LCD_num+0x2c>)
 80007e6:	4618      	mov	r0, r3
 80007e8:	f003 faf8 	bl	8003ddc <siprintf>
	LCD_string(ki);
 80007ec:	f107 0308 	add.w	r3, r7, #8
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff ffa8 	bl	8000746 <LCD_string>
}
 80007f6:	bf00      	nop
 80007f8:	3710      	adds	r7, #16
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	08004650 	.word	0x08004650

08000804 <LCD_ki>:
static void MX_ADC1_Init(void);
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */

void LCD_ki()
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0

	  LCD_cmd(0x01);
 8000808:	2001      	movs	r0, #1
 800080a:	f7ff ff69 	bl	80006e0 <LCD_cmd>

	  LCD_xy(0,1);
 800080e:	2101      	movs	r1, #1
 8000810:	2000      	movs	r0, #0
 8000812:	f7ff ffad 	bl	8000770 <LCD_xy>
	  LCD_string("P1");
 8000816:	4837      	ldr	r0, [pc, #220]	; (80008f4 <LCD_ki+0xf0>)
 8000818:	f7ff ff95 	bl	8000746 <LCD_string>

	  LCD_xy(0,3);
 800081c:	2103      	movs	r1, #3
 800081e:	2000      	movs	r0, #0
 8000820:	f7ff ffa6 	bl	8000770 <LCD_xy>
	  LCD_string("P2");
 8000824:	4834      	ldr	r0, [pc, #208]	; (80008f8 <LCD_ki+0xf4>)
 8000826:	f7ff ff8e 	bl	8000746 <LCD_string>

	  LCD_xy(0,2);
 800082a:	2102      	movs	r1, #2
 800082c:	2000      	movs	r0, #0
 800082e:	f7ff ff9f 	bl	8000770 <LCD_xy>
	  LCD_num(player_1_score);
 8000832:	4b32      	ldr	r3, [pc, #200]	; (80008fc <LCD_ki+0xf8>)
 8000834:	881b      	ldrh	r3, [r3, #0]
 8000836:	b2db      	uxtb	r3, r3
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ffcb 	bl	80007d4 <LCD_num>

	  LCD_xy(0,4);
 800083e:	2104      	movs	r1, #4
 8000840:	2000      	movs	r0, #0
 8000842:	f7ff ff95 	bl	8000770 <LCD_xy>
	  LCD_num(player_2_score);
 8000846:	4b2e      	ldr	r3, [pc, #184]	; (8000900 <LCD_ki+0xfc>)
 8000848:	881b      	ldrh	r3, [r3, #0]
 800084a:	b2db      	uxtb	r3, r3
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff ffc1 	bl	80007d4 <LCD_num>

	  LCD_xy(5,1);
 8000852:	2101      	movs	r1, #1
 8000854:	2005      	movs	r0, #5
 8000856:	f7ff ff8b 	bl	8000770 <LCD_xy>
	  LCD_num(dobas);
 800085a:	4b2a      	ldr	r3, [pc, #168]	; (8000904 <LCD_ki+0x100>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff ffb8 	bl	80007d4 <LCD_num>
	  LCD_num(kor);
 8000864:	4b28      	ldr	r3, [pc, #160]	; (8000908 <LCD_ki+0x104>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff ffb3 	bl	80007d4 <LCD_num>
	  LCD_xy(11,1);
 800086e:	2101      	movs	r1, #1
 8000870:	200b      	movs	r0, #11
 8000872:	f7ff ff7d 	bl	8000770 <LCD_xy>

	  if(dobas == 3)
 8000876:	4b23      	ldr	r3, [pc, #140]	; (8000904 <LCD_ki+0x100>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b03      	cmp	r3, #3
 800087c:	d124      	bne.n	80008c8 <LCD_ki+0xc4>
	  {

		  if(jatekos == 1)
 800087e:	4b23      	ldr	r3, [pc, #140]	; (800090c <LCD_ki+0x108>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b01      	cmp	r3, #1
 8000884:	d10d      	bne.n	80008a2 <LCD_ki+0x9e>
		  {
			  jatekos = 2;
 8000886:	4b21      	ldr	r3, [pc, #132]	; (800090c <LCD_ki+0x108>)
 8000888:	2202      	movs	r2, #2
 800088a:	701a      	strb	r2, [r3, #0]
			  dobas = 0;
 800088c:	4b1d      	ldr	r3, [pc, #116]	; (8000904 <LCD_ki+0x100>)
 800088e:	2200      	movs	r2, #0
 8000890:	701a      	strb	r2, [r3, #0]
			  LCD_xy(2,1);
 8000892:	2101      	movs	r1, #1
 8000894:	2002      	movs	r0, #2
 8000896:	f7ff ff6b 	bl	8000770 <LCD_xy>
			  LCD_data(' ');
 800089a:	2020      	movs	r0, #32
 800089c:	f7ff ff0c 	bl	80006b8 <LCD_data>
 80008a0:	e012      	b.n	80008c8 <LCD_ki+0xc4>
		  }
		  else
		  {
			  kor++;
 80008a2:	4b19      	ldr	r3, [pc, #100]	; (8000908 <LCD_ki+0x104>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	3301      	adds	r3, #1
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	4b17      	ldr	r3, [pc, #92]	; (8000908 <LCD_ki+0x104>)
 80008ac:	701a      	strb	r2, [r3, #0]
			  jatekos = 1;
 80008ae:	4b17      	ldr	r3, [pc, #92]	; (800090c <LCD_ki+0x108>)
 80008b0:	2201      	movs	r2, #1
 80008b2:	701a      	strb	r2, [r3, #0]
			  dobas = 0;
 80008b4:	4b13      	ldr	r3, [pc, #76]	; (8000904 <LCD_ki+0x100>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	701a      	strb	r2, [r3, #0]
			  LCD_xy(2,3);
 80008ba:	2103      	movs	r1, #3
 80008bc:	2002      	movs	r0, #2
 80008be:	f7ff ff57 	bl	8000770 <LCD_xy>
			  LCD_data(' ');
 80008c2:	2020      	movs	r0, #32
 80008c4:	f7ff fef8 	bl	80006b8 <LCD_data>
		  }
	  }

	  if(jatekos == 1)
 80008c8:	4b10      	ldr	r3, [pc, #64]	; (800090c <LCD_ki+0x108>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d107      	bne.n	80008e0 <LCD_ki+0xdc>
	  {
		  LCD_xy(2,1);
 80008d0:	2101      	movs	r1, #1
 80008d2:	2002      	movs	r0, #2
 80008d4:	f7ff ff4c 	bl	8000770 <LCD_xy>
		  LCD_data('<');
 80008d8:	203c      	movs	r0, #60	; 0x3c
 80008da:	f7ff feed 	bl	80006b8 <LCD_data>
	 /* LCD_xy(3,2);
	  LCD_string(row1);

	  LCD_xy(3,4);
	  LCD_string(row1);*/
}
 80008de:	e006      	b.n	80008ee <LCD_ki+0xea>
		  LCD_xy(2,3);
 80008e0:	2103      	movs	r1, #3
 80008e2:	2002      	movs	r0, #2
 80008e4:	f7ff ff44 	bl	8000770 <LCD_xy>
		  LCD_data('<');
 80008e8:	203c      	movs	r0, #60	; 0x3c
 80008ea:	f7ff fee5 	bl	80006b8 <LCD_data>
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	08004654 	.word	0x08004654
 80008f8:	08004658 	.word	0x08004658
 80008fc:	200000f6 	.word	0x200000f6
 8000900:	200000f8 	.word	0x200000f8
 8000904:	200000f4 	.word	0x200000f4
 8000908:	200000f5 	.word	0x200000f5
 800090c:	20000000 	.word	0x20000000

08000910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000916:	f000 fcce 	bl	80012b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800091a:	f000 f8e9 	bl	8000af0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800091e:	f000 f9e3 	bl	8000ce8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000922:	f000 f95f 	bl	8000be4 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8000926:	f000 f9af 	bl	8000c88 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  LCD_init();
 800092a:	f7ff feed 	bl	8000708 <LCD_init>

  LCD_ki();
 800092e:	f7ff ff69 	bl	8000804 <LCD_ki>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  matrix_search();
 8000932:	f000 fb13 	bl	8000f5c <matrix_search>
	  uint8_t key = get_key();
 8000936:	f000 fb5d 	bl	8000ff4 <get_key>
 800093a:	4603      	mov	r3, r0
 800093c:	71fb      	strb	r3, [r7, #7]

	  if(key<12)
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	2b0b      	cmp	r3, #11
 8000942:	f200 80c6 	bhi.w	8000ad2 <main+0x1c2>
	  {
		  switch(key)
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	2b0b      	cmp	r3, #11
 800094a:	d8f2      	bhi.n	8000932 <main+0x22>
 800094c:	a201      	add	r2, pc, #4	; (adr r2, 8000954 <main+0x44>)
 800094e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000952:	bf00      	nop
 8000954:	08000985 	.word	0x08000985
 8000958:	08000997 	.word	0x08000997
 800095c:	080009a9 	.word	0x080009a9
 8000960:	08000a4d 	.word	0x08000a4d
 8000964:	08000a5f 	.word	0x08000a5f
 8000968:	08000a71 	.word	0x08000a71
 800096c:	08000a83 	.word	0x08000a83
 8000970:	08000a95 	.word	0x08000a95
 8000974:	08000aa7 	.word	0x08000aa7
 8000978:	08000abd 	.word	0x08000abd
 800097c:	08000933 	.word	0x08000933
 8000980:	08000933 	.word	0x08000933
		  {
			  case 0:
				  dobas++;
 8000984:	4b54      	ldr	r3, [pc, #336]	; (8000ad8 <main+0x1c8>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	3301      	adds	r3, #1
 800098a:	b2da      	uxtb	r2, r3
 800098c:	4b52      	ldr	r3, [pc, #328]	; (8000ad8 <main+0x1c8>)
 800098e:	701a      	strb	r2, [r3, #0]
				  LCD_ki();
 8000990:	f7ff ff38 	bl	8000804 <LCD_ki>
				  break;
 8000994:	e09e      	b.n	8000ad4 <main+0x1c4>
			  case 1:
				  dobas++;
 8000996:	4b50      	ldr	r3, [pc, #320]	; (8000ad8 <main+0x1c8>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	3301      	adds	r3, #1
 800099c:	b2da      	uxtb	r2, r3
 800099e:	4b4e      	ldr	r3, [pc, #312]	; (8000ad8 <main+0x1c8>)
 80009a0:	701a      	strb	r2, [r3, #0]
				  LCD_ki();
 80009a2:	f7ff ff2f 	bl	8000804 <LCD_ki>
				  break;
 80009a6:	e095      	b.n	8000ad4 <main+0x1c4>

			  case 2:
				  dobas++;
 80009a8:	4b4b      	ldr	r3, [pc, #300]	; (8000ad8 <main+0x1c8>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	3301      	adds	r3, #1
 80009ae:	b2da      	uxtb	r2, r3
 80009b0:	4b49      	ldr	r3, [pc, #292]	; (8000ad8 <main+0x1c8>)
 80009b2:	701a      	strb	r2, [r3, #0]
				  if(jatekos == 1)
 80009b4:	4b49      	ldr	r3, [pc, #292]	; (8000adc <main+0x1cc>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d122      	bne.n	8000a02 <main+0xf2>
				  {
					  if(dupla == 1)
 80009bc:	4b48      	ldr	r3, [pc, #288]	; (8000ae0 <main+0x1d0>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d109      	bne.n	80009d8 <main+0xc8>
					  {
						  dupla = 0;
 80009c4:	4b46      	ldr	r3, [pc, #280]	; (8000ae0 <main+0x1d0>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	701a      	strb	r2, [r3, #0]
						  row1[1]+=2;
 80009ca:	4b46      	ldr	r3, [pc, #280]	; (8000ae4 <main+0x1d4>)
 80009cc:	785b      	ldrb	r3, [r3, #1]
 80009ce:	3302      	adds	r3, #2
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4b44      	ldr	r3, [pc, #272]	; (8000ae4 <main+0x1d4>)
 80009d4:	705a      	strb	r2, [r3, #1]
 80009d6:	e036      	b.n	8000a46 <main+0x136>
					  }
					  else
					  {
						if(tripla == 1)
 80009d8:	4b43      	ldr	r3, [pc, #268]	; (8000ae8 <main+0x1d8>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d109      	bne.n	80009f4 <main+0xe4>
						{
							  tripla = 0;
 80009e0:	4b41      	ldr	r3, [pc, #260]	; (8000ae8 <main+0x1d8>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	701a      	strb	r2, [r3, #0]
							  row1[1]+=3;
 80009e6:	4b3f      	ldr	r3, [pc, #252]	; (8000ae4 <main+0x1d4>)
 80009e8:	785b      	ldrb	r3, [r3, #1]
 80009ea:	3303      	adds	r3, #3
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	4b3d      	ldr	r3, [pc, #244]	; (8000ae4 <main+0x1d4>)
 80009f0:	705a      	strb	r2, [r3, #1]
 80009f2:	e028      	b.n	8000a46 <main+0x136>
						}
						else
						{
							row1[1]++;
 80009f4:	4b3b      	ldr	r3, [pc, #236]	; (8000ae4 <main+0x1d4>)
 80009f6:	785b      	ldrb	r3, [r3, #1]
 80009f8:	3301      	adds	r3, #1
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	4b39      	ldr	r3, [pc, #228]	; (8000ae4 <main+0x1d4>)
 80009fe:	705a      	strb	r2, [r3, #1]
 8000a00:	e021      	b.n	8000a46 <main+0x136>
						}
					  }
				  }
				  else
				  {
					  if(dupla == 1)
 8000a02:	4b37      	ldr	r3, [pc, #220]	; (8000ae0 <main+0x1d0>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d109      	bne.n	8000a1e <main+0x10e>
					  {
						  dupla = 0;
 8000a0a:	4b35      	ldr	r3, [pc, #212]	; (8000ae0 <main+0x1d0>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
						  row2[1]+=2;
 8000a10:	4b36      	ldr	r3, [pc, #216]	; (8000aec <main+0x1dc>)
 8000a12:	785b      	ldrb	r3, [r3, #1]
 8000a14:	3302      	adds	r3, #2
 8000a16:	b2da      	uxtb	r2, r3
 8000a18:	4b34      	ldr	r3, [pc, #208]	; (8000aec <main+0x1dc>)
 8000a1a:	705a      	strb	r2, [r3, #1]
 8000a1c:	e013      	b.n	8000a46 <main+0x136>
					  }
					  else
					  {
						if(tripla == 1)
 8000a1e:	4b32      	ldr	r3, [pc, #200]	; (8000ae8 <main+0x1d8>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d109      	bne.n	8000a3a <main+0x12a>
						{
							  tripla = 0;
 8000a26:	4b30      	ldr	r3, [pc, #192]	; (8000ae8 <main+0x1d8>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	701a      	strb	r2, [r3, #0]
							  row2[1]+=3;
 8000a2c:	4b2f      	ldr	r3, [pc, #188]	; (8000aec <main+0x1dc>)
 8000a2e:	785b      	ldrb	r3, [r3, #1]
 8000a30:	3303      	adds	r3, #3
 8000a32:	b2da      	uxtb	r2, r3
 8000a34:	4b2d      	ldr	r3, [pc, #180]	; (8000aec <main+0x1dc>)
 8000a36:	705a      	strb	r2, [r3, #1]
 8000a38:	e005      	b.n	8000a46 <main+0x136>
						}
						else
						{
							row2[1]++;
 8000a3a:	4b2c      	ldr	r3, [pc, #176]	; (8000aec <main+0x1dc>)
 8000a3c:	785b      	ldrb	r3, [r3, #1]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	4b2a      	ldr	r3, [pc, #168]	; (8000aec <main+0x1dc>)
 8000a44:	705a      	strb	r2, [r3, #1]
						}
					  }
				  }
				  LCD_ki();
 8000a46:	f7ff fedd 	bl	8000804 <LCD_ki>
				  break;
 8000a4a:	e043      	b.n	8000ad4 <main+0x1c4>

			  case 3:
				  dobas++;
 8000a4c:	4b22      	ldr	r3, [pc, #136]	; (8000ad8 <main+0x1c8>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	3301      	adds	r3, #1
 8000a52:	b2da      	uxtb	r2, r3
 8000a54:	4b20      	ldr	r3, [pc, #128]	; (8000ad8 <main+0x1c8>)
 8000a56:	701a      	strb	r2, [r3, #0]

				  LCD_ki();
 8000a58:	f7ff fed4 	bl	8000804 <LCD_ki>
				  break;
 8000a5c:	e03a      	b.n	8000ad4 <main+0x1c4>

			  case 4:
				  dobas++;
 8000a5e:	4b1e      	ldr	r3, [pc, #120]	; (8000ad8 <main+0x1c8>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	3301      	adds	r3, #1
 8000a64:	b2da      	uxtb	r2, r3
 8000a66:	4b1c      	ldr	r3, [pc, #112]	; (8000ad8 <main+0x1c8>)
 8000a68:	701a      	strb	r2, [r3, #0]

				  LCD_ki();
 8000a6a:	f7ff fecb 	bl	8000804 <LCD_ki>
				  break;
 8000a6e:	e031      	b.n	8000ad4 <main+0x1c4>

			  case 5:
				  dobas++;
 8000a70:	4b19      	ldr	r3, [pc, #100]	; (8000ad8 <main+0x1c8>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	3301      	adds	r3, #1
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	4b17      	ldr	r3, [pc, #92]	; (8000ad8 <main+0x1c8>)
 8000a7a:	701a      	strb	r2, [r3, #0]

				  LCD_ki();
 8000a7c:	f7ff fec2 	bl	8000804 <LCD_ki>
				  break;
 8000a80:	e028      	b.n	8000ad4 <main+0x1c4>

			  case 6:
				  dobas++;
 8000a82:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <main+0x1c8>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	3301      	adds	r3, #1
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	4b13      	ldr	r3, [pc, #76]	; (8000ad8 <main+0x1c8>)
 8000a8c:	701a      	strb	r2, [r3, #0]

				  LCD_ki();
 8000a8e:	f7ff feb9 	bl	8000804 <LCD_ki>
				  break;
 8000a92:	e01f      	b.n	8000ad4 <main+0x1c4>

			  case 7:
				  dobas++;
 8000a94:	4b10      	ldr	r3, [pc, #64]	; (8000ad8 <main+0x1c8>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	4b0e      	ldr	r3, [pc, #56]	; (8000ad8 <main+0x1c8>)
 8000a9e:	701a      	strb	r2, [r3, #0]

				  LCD_ki();
 8000aa0:	f7ff feb0 	bl	8000804 <LCD_ki>
				  break;
 8000aa4:	e016      	b.n	8000ad4 <main+0x1c4>

			  case 8:
				  dupla = 1;
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	; (8000ae0 <main+0x1d0>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	701a      	strb	r2, [r3, #0]
				  LCD_xy(11,1);
 8000aac:	2101      	movs	r1, #1
 8000aae:	200b      	movs	r0, #11
 8000ab0:	f7ff fe5e 	bl	8000770 <LCD_xy>
				  LCD_data('D');
 8000ab4:	2044      	movs	r0, #68	; 0x44
 8000ab6:	f7ff fdff 	bl	80006b8 <LCD_data>

				  break;
 8000aba:	e00b      	b.n	8000ad4 <main+0x1c4>
			  case 9:
				  tripla = 1;
 8000abc:	4b0a      	ldr	r3, [pc, #40]	; (8000ae8 <main+0x1d8>)
 8000abe:	2201      	movs	r2, #1
 8000ac0:	701a      	strb	r2, [r3, #0]
				  LCD_xy(11,1);
 8000ac2:	2101      	movs	r1, #1
 8000ac4:	200b      	movs	r0, #11
 8000ac6:	f7ff fe53 	bl	8000770 <LCD_xy>
				  LCD_data('T');
 8000aca:	2054      	movs	r0, #84	; 0x54
 8000acc:	f7ff fdf4 	bl	80006b8 <LCD_data>
				  break;
 8000ad0:	e000      	b.n	8000ad4 <main+0x1c4>

				  break;
			  case 11:
				  break;
		  }
	  }
 8000ad2:	bf00      	nop
  {
 8000ad4:	e72d      	b.n	8000932 <main+0x22>
 8000ad6:	bf00      	nop
 8000ad8:	200000f4 	.word	0x200000f4
 8000adc:	20000000 	.word	0x20000000
 8000ae0:	200000fa 	.word	0x200000fa
 8000ae4:	20000004 	.word	0x20000004
 8000ae8:	200000fb 	.word	0x200000fb
 8000aec:	20000014 	.word	0x20000014

08000af0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b0b4      	sub	sp, #208	; 0xd0
 8000af4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000af6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000afa:	2230      	movs	r2, #48	; 0x30
 8000afc:	2100      	movs	r1, #0
 8000afe:	4618      	mov	r0, r3
 8000b00:	f003 f964 	bl	8003dcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b04:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b14:	f107 0308 	add.w	r3, r7, #8
 8000b18:	2284      	movs	r2, #132	; 0x84
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f003 f955 	bl	8003dcc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b22:	4b2e      	ldr	r3, [pc, #184]	; (8000bdc <SystemClock_Config+0xec>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b26:	4a2d      	ldr	r2, [pc, #180]	; (8000bdc <SystemClock_Config+0xec>)
 8000b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2e:	4b2b      	ldr	r3, [pc, #172]	; (8000bdc <SystemClock_Config+0xec>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b36:	607b      	str	r3, [r7, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b3a:	4b29      	ldr	r3, [pc, #164]	; (8000be0 <SystemClock_Config+0xf0>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b42:	4a27      	ldr	r2, [pc, #156]	; (8000be0 <SystemClock_Config+0xf0>)
 8000b44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b48:	6013      	str	r3, [r2, #0]
 8000b4a:	4b25      	ldr	r3, [pc, #148]	; (8000be0 <SystemClock_Config+0xf0>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b52:	603b      	str	r3, [r7, #0]
 8000b54:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b56:	2302      	movs	r3, #2
 8000b58:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b62:	2310      	movs	r3, #16
 8000b64:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000b72:	4618      	mov	r0, r3
 8000b74:	f001 fa2a 	bl	8001fcc <HAL_RCC_OscConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000b7e:	f000 f983 	bl	8000e88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b82:	230f      	movs	r3, #15
 8000b84:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ba0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f001 fcb4 	bl	8002514 <HAL_RCC_ClockConfig>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000bb2:	f000 f969 	bl	8000e88 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000bb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bba:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc0:	f107 0308 	add.w	r3, r7, #8
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f001 fe7b 	bl	80028c0 <HAL_RCCEx_PeriphCLKConfig>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000bd0:	f000 f95a 	bl	8000e88 <Error_Handler>
  }
}
 8000bd4:	bf00      	nop
 8000bd6:	37d0      	adds	r7, #208	; 0xd0
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	40023800 	.word	0x40023800
 8000be0:	40007000 	.word	0x40007000

08000be4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bea:	463b      	mov	r3, r7
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000bf6:	4b21      	ldr	r3, [pc, #132]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000bf8:	4a21      	ldr	r2, [pc, #132]	; (8000c80 <MX_ADC1_Init+0x9c>)
 8000bfa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000bfc:	4b1f      	ldr	r3, [pc, #124]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c02:	4b1e      	ldr	r3, [pc, #120]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c08:	4b1c      	ldr	r3, [pc, #112]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c0e:	4b1b      	ldr	r3, [pc, #108]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c14:	4b19      	ldr	r3, [pc, #100]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c1c:	4b17      	ldr	r3, [pc, #92]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c22:	4b16      	ldr	r3, [pc, #88]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c24:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <MX_ADC1_Init+0xa0>)
 8000c26:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c28:	4b14      	ldr	r3, [pc, #80]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c2e:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c34:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c3c:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c42:	480e      	ldr	r0, [pc, #56]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c44:	f000 fbb8 	bl	80013b8 <HAL_ADC_Init>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000c4e:	f000 f91b 	bl	8000e88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000c52:	2303      	movs	r3, #3
 8000c54:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c56:	2301      	movs	r3, #1
 8000c58:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c5e:	463b      	mov	r3, r7
 8000c60:	4619      	mov	r1, r3
 8000c62:	4806      	ldr	r0, [pc, #24]	; (8000c7c <MX_ADC1_Init+0x98>)
 8000c64:	f000 fbec 	bl	8001440 <HAL_ADC_ConfigChannel>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000c6e:	f000 f90b 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	2000018c 	.word	0x2000018c
 8000c80:	40012000 	.word	0x40012000
 8000c84:	0f000001 	.word	0x0f000001

08000c88 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c8c:	4b14      	ldr	r3, [pc, #80]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000c8e:	4a15      	ldr	r2, [pc, #84]	; (8000ce4 <MX_USART3_UART_Init+0x5c>)
 8000c90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000c92:	4b13      	ldr	r3, [pc, #76]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000c94:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000c98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c9a:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ca0:	4b0f      	ldr	r3, [pc, #60]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ca6:	4b0e      	ldr	r3, [pc, #56]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cac:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000cae:	220c      	movs	r2, #12
 8000cb0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb8:	4b09      	ldr	r3, [pc, #36]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cbe:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cca:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <MX_USART3_UART_Init+0x58>)
 8000ccc:	f002 f9e8 	bl	80030a0 <HAL_UART_Init>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000cd6:	f000 f8d7 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20000108 	.word	0x20000108
 8000ce4:	40004800 	.word	0x40004800

08000ce8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08c      	sub	sp, #48	; 0x30
 8000cec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cee:	f107 031c 	add.w	r3, r7, #28
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
 8000cfc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfe:	4b5d      	ldr	r3, [pc, #372]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4a5c      	ldr	r2, [pc, #368]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4b5a      	ldr	r3, [pc, #360]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	61bb      	str	r3, [r7, #24]
 8000d14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d16:	4b57      	ldr	r3, [pc, #348]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1a:	4a56      	ldr	r2, [pc, #344]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d1c:	f043 0302 	orr.w	r3, r3, #2
 8000d20:	6313      	str	r3, [r2, #48]	; 0x30
 8000d22:	4b54      	ldr	r3, [pc, #336]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	617b      	str	r3, [r7, #20]
 8000d2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d2e:	4b51      	ldr	r3, [pc, #324]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	4a50      	ldr	r2, [pc, #320]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d34:	f043 0320 	orr.w	r3, r3, #32
 8000d38:	6313      	str	r3, [r2, #48]	; 0x30
 8000d3a:	4b4e      	ldr	r3, [pc, #312]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	f003 0320 	and.w	r3, r3, #32
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d46:	4b4b      	ldr	r3, [pc, #300]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4a:	4a4a      	ldr	r2, [pc, #296]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d4c:	f043 0310 	orr.w	r3, r3, #16
 8000d50:	6313      	str	r3, [r2, #48]	; 0x30
 8000d52:	4b48      	ldr	r3, [pc, #288]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	f003 0310 	and.w	r3, r3, #16
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d5e:	4b45      	ldr	r3, [pc, #276]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	4a44      	ldr	r2, [pc, #272]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d64:	f043 0308 	orr.w	r3, r3, #8
 8000d68:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6a:	4b42      	ldr	r3, [pc, #264]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	f003 0308 	and.w	r3, r3, #8
 8000d72:	60bb      	str	r3, [r7, #8]
 8000d74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d76:	4b3f      	ldr	r3, [pc, #252]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	4a3e      	ldr	r2, [pc, #248]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d80:	6313      	str	r3, [r2, #48]	; 0x30
 8000d82:	4b3c      	ldr	r3, [pc, #240]	; (8000e74 <MX_GPIO_Init+0x18c>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GREEN_Pin|LCD_DATA_7_Pin|RED_Pin|BLUE_Pin, GPIO_PIN_RESET);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f244 4181 	movw	r1, #17537	; 0x4481
 8000d94:	4838      	ldr	r0, [pc, #224]	; (8000e78 <MX_GPIO_Init+0x190>)
 8000d96:	f001 f8ff 	bl	8001f98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, KB_PC3_OUT_row1_Pin|KB_PC5_OUT_row3_Pin, GPIO_PIN_RESET);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000da0:	4836      	ldr	r0, [pc, #216]	; (8000e7c <MX_GPIO_Init+0x194>)
 8000da2:	f001 f8f9 	bl	8001f98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_RS_Pin|LCD_E_Pin|LCD_DATA_4_Pin|KB_PC4_OUT_row2_Pin
 8000da6:	2200      	movs	r2, #0
 8000da8:	f24f 4180 	movw	r1, #62592	; 0xf480
 8000dac:	4834      	ldr	r0, [pc, #208]	; (8000e80 <MX_GPIO_Init+0x198>)
 8000dae:	f001 f8f3 	bl	8001f98 <HAL_GPIO_WritePin>
                          |LCD_DATA_5_Pin|LCD_DATA_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KB_PC6_OUT_row4_GPIO_Port, KB_PC6_OUT_row4_Pin, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000db8:	4832      	ldr	r0, [pc, #200]	; (8000e84 <MX_GPIO_Init+0x19c>)
 8000dba:	f001 f8ed 	bl	8001f98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GREEN_Pin LCD_DATA_7_Pin RED_Pin BLUE_Pin */
  GPIO_InitStruct.Pin = GREEN_Pin|LCD_DATA_7_Pin|RED_Pin|BLUE_Pin;
 8000dbe:	f244 4381 	movw	r3, #17537	; 0x4481
 8000dc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f107 031c 	add.w	r3, r7, #28
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4828      	ldr	r0, [pc, #160]	; (8000e78 <MX_GPIO_Init+0x190>)
 8000dd8:	f000 ff1a 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : KB_PC0_IN_LEFT_Pin */
  GPIO_InitStruct.Pin = KB_PC0_IN_LEFT_Pin;
 8000ddc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de2:	2300      	movs	r3, #0
 8000de4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(KB_PC0_IN_LEFT_GPIO_Port, &GPIO_InitStruct);
 8000dea:	f107 031c 	add.w	r3, r7, #28
 8000dee:	4619      	mov	r1, r3
 8000df0:	4822      	ldr	r0, [pc, #136]	; (8000e7c <MX_GPIO_Init+0x194>)
 8000df2:	f000 ff0d 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : KB_PC3_OUT_row1_Pin KB_PC5_OUT_row3_Pin */
  GPIO_InitStruct.Pin = KB_PC3_OUT_row1_Pin|KB_PC5_OUT_row3_Pin;
 8000df6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000dfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e04:	2300      	movs	r3, #0
 8000e06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e08:	f107 031c 	add.w	r3, r7, #28
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	481b      	ldr	r0, [pc, #108]	; (8000e7c <MX_GPIO_Init+0x194>)
 8000e10:	f000 fefe 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_E_Pin LCD_DATA_4_Pin KB_PC4_OUT_row2_Pin
                           LCD_DATA_5_Pin LCD_DATA_6_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_E_Pin|LCD_DATA_4_Pin|KB_PC4_OUT_row2_Pin
 8000e14:	f24f 4380 	movw	r3, #62592	; 0xf480
 8000e18:	61fb      	str	r3, [r7, #28]
                          |LCD_DATA_5_Pin|LCD_DATA_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e22:	2300      	movs	r3, #0
 8000e24:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e26:	f107 031c 	add.w	r3, r7, #28
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4814      	ldr	r0, [pc, #80]	; (8000e80 <MX_GPIO_Init+0x198>)
 8000e2e:	f000 feef 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : KB_PC1_IN_CENTER_Pin KB_PC2_IN_RIGHT_Pin */
  GPIO_InitStruct.Pin = KB_PC1_IN_CENTER_Pin|KB_PC2_IN_RIGHT_Pin;
 8000e32:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8000e36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e40:	f107 031c 	add.w	r3, r7, #28
 8000e44:	4619      	mov	r1, r3
 8000e46:	480e      	ldr	r0, [pc, #56]	; (8000e80 <MX_GPIO_Init+0x198>)
 8000e48:	f000 fee2 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : KB_PC6_OUT_row4_Pin */
  GPIO_InitStruct.Pin = KB_PC6_OUT_row4_Pin;
 8000e4c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e52:	2301      	movs	r3, #1
 8000e54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(KB_PC6_OUT_row4_GPIO_Port, &GPIO_InitStruct);
 8000e5e:	f107 031c 	add.w	r3, r7, #28
 8000e62:	4619      	mov	r1, r3
 8000e64:	4807      	ldr	r0, [pc, #28]	; (8000e84 <MX_GPIO_Init+0x19c>)
 8000e66:	f000 fed3 	bl	8001c10 <HAL_GPIO_Init>

}
 8000e6a:	bf00      	nop
 8000e6c:	3730      	adds	r7, #48	; 0x30
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40023800 	.word	0x40023800
 8000e78:	40020400 	.word	0x40020400
 8000e7c:	40021400 	.word	0x40021400
 8000e80:	40021000 	.word	0x40021000
 8000e84:	40021800 	.word	0x40021800

08000e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e8c:	b672      	cpsid	i
}
 8000e8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e90:	e7fe      	b.n	8000e90 <Error_Handler+0x8>
	...

08000e94 <matrix_row>:
GPIO_TypeDef *sor_gpio_port[4] = {KB_PC3_OUT_row1_GPIO_Port, KB_PC4_OUT_row2_GPIO_Port, KB_PC5_OUT_row3_GPIO_Port, KB_PC6_OUT_row4_GPIO_Port};

GPIO_TypeDef *matrix_gpio_port[7] = {KB_PC6_OUT_row4_GPIO_Port, KB_PC5_OUT_row3_GPIO_Port, KB_PC4_OUT_row2_GPIO_Port, KB_PC3_OUT_row1_GPIO_Port, KB_PC2_IN_RIGHT_GPIO_Port, KB_PC1_IN_CENTER_GPIO_Port, KB_PC0_IN_LEFT_GPIO_Port};


void matrix_row(uint8_t row){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]

	uint8_t i = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	73fb      	strb	r3, [r7, #15]

	while(i<4){
 8000ea2:	e020      	b.n	8000ee6 <matrix_row+0x52>
		if(i==(row-1)) HAL_GPIO_WritePin(sor_gpio_port[i], sor_pin[i], GPIO_PIN_SET);
 8000ea4:	7bfa      	ldrb	r2, [r7, #15]
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	3b01      	subs	r3, #1
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d10c      	bne.n	8000ec8 <matrix_row+0x34>
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	4a11      	ldr	r2, [pc, #68]	; (8000ef8 <matrix_row+0x64>)
 8000eb2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000eb6:	7bfb      	ldrb	r3, [r7, #15]
 8000eb8:	4a10      	ldr	r2, [pc, #64]	; (8000efc <matrix_row+0x68>)
 8000eba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	f001 f869 	bl	8001f98 <HAL_GPIO_WritePin>
 8000ec6:	e00b      	b.n	8000ee0 <matrix_row+0x4c>
		else HAL_GPIO_WritePin(sor_gpio_port[i], sor_pin[i], GPIO_PIN_RESET);
 8000ec8:	7bfb      	ldrb	r3, [r7, #15]
 8000eca:	4a0b      	ldr	r2, [pc, #44]	; (8000ef8 <matrix_row+0x64>)
 8000ecc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ed0:	7bfb      	ldrb	r3, [r7, #15]
 8000ed2:	4a0a      	ldr	r2, [pc, #40]	; (8000efc <matrix_row+0x68>)
 8000ed4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	4619      	mov	r1, r3
 8000edc:	f001 f85c 	bl	8001f98 <HAL_GPIO_WritePin>

		i++;
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	73fb      	strb	r3, [r7, #15]
	while(i<4){
 8000ee6:	7bfb      	ldrb	r3, [r7, #15]
 8000ee8:	2b03      	cmp	r3, #3
 8000eea:	d9db      	bls.n	8000ea4 <matrix_row+0x10>
	}
}
 8000eec:	bf00      	nop
 8000eee:	bf00      	nop
 8000ef0:	3710      	adds	r7, #16
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	2000003c 	.word	0x2000003c
 8000efc:	20000024 	.word	0x20000024

08000f00 <matrix_scann>:


uint8_t matrix_scann(void){
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0

	uint8_t bill = 0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	71fb      	strb	r3, [r7, #7]
	uint8_t seged = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	717b      	strb	r3, [r7, #5]
	uint8_t i = 0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	71bb      	strb	r3, [r7, #6]

	while(i<7){
 8000f12:	e016      	b.n	8000f42 <matrix_scann+0x42>
		seged=HAL_GPIO_ReadPin(matrix_gpio_port[i], matrix_pin[i]);
 8000f14:	79bb      	ldrb	r3, [r7, #6]
 8000f16:	4a0f      	ldr	r2, [pc, #60]	; (8000f54 <matrix_scann+0x54>)
 8000f18:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f1c:	79bb      	ldrb	r3, [r7, #6]
 8000f1e:	490e      	ldr	r1, [pc, #56]	; (8000f58 <matrix_scann+0x58>)
 8000f20:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000f24:	4619      	mov	r1, r3
 8000f26:	4610      	mov	r0, r2
 8000f28:	f001 f81e 	bl	8001f68 <HAL_GPIO_ReadPin>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	717b      	strb	r3, [r7, #5]
		bill=(bill<<1)+seged;
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	b2da      	uxtb	r2, r3
 8000f36:	797b      	ldrb	r3, [r7, #5]
 8000f38:	4413      	add	r3, r2
 8000f3a:	71fb      	strb	r3, [r7, #7]
		i++;
 8000f3c:	79bb      	ldrb	r3, [r7, #6]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	71bb      	strb	r3, [r7, #6]
	while(i<7){
 8000f42:	79bb      	ldrb	r3, [r7, #6]
 8000f44:	2b06      	cmp	r3, #6
 8000f46:	d9e5      	bls.n	8000f14 <matrix_scann+0x14>
	}
		return bill;
 8000f48:	79fb      	ldrb	r3, [r7, #7]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	2000004c 	.word	0x2000004c
 8000f58:	2000002c 	.word	0x2000002c

08000f5c <matrix_search>:


int matrix_search(void){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
	uint8_t num=0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	71fb      	strb	r3, [r7, #7]
	uint8_t bill=0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	71bb      	strb	r3, [r7, #6]

	matrix_row(row);
 8000f6a:	4b1f      	ldr	r3, [pc, #124]	; (8000fe8 <matrix_search+0x8c>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff ff90 	bl	8000e94 <matrix_row>
	HAL_Delay(5);
 8000f74:	2005      	movs	r0, #5
 8000f76:	f000 f9fb 	bl	8001370 <HAL_Delay>
	bill=matrix_scann();
 8000f7a:	f7ff ffc1 	bl	8000f00 <matrix_scann>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71bb      	strb	r3, [r7, #6]

	while(num<12){
 8000f82:	e01a      	b.n	8000fba <matrix_search+0x5e>

		if(bill==billtomb[num]){
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	4a19      	ldr	r2, [pc, #100]	; (8000fec <matrix_search+0x90>)
 8000f88:	5cd3      	ldrb	r3, [r2, r3]
 8000f8a:	79ba      	ldrb	r2, [r7, #6]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d10e      	bne.n	8000fae <matrix_search+0x52>
			m_button2=num;
 8000f90:	4a17      	ldr	r2, [pc, #92]	; (8000ff0 <matrix_search+0x94>)
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	7013      	strb	r3, [r2, #0]

			while(matrix_scann()==billtomb[num]);
 8000f96:	bf00      	nop
 8000f98:	f7ff ffb2 	bl	8000f00 <matrix_scann>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	4a12      	ldr	r2, [pc, #72]	; (8000fec <matrix_search+0x90>)
 8000fa4:	5cd3      	ldrb	r3, [r2, r3]
 8000fa6:	4299      	cmp	r1, r3
 8000fa8:	d0f6      	beq.n	8000f98 <matrix_search+0x3c>

			return 0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	e017      	b.n	8000fde <matrix_search+0x82>
		}
		else{

			m_button2=12;
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <matrix_search+0x94>)
 8000fb0:	220c      	movs	r2, #12
 8000fb2:	701a      	strb	r2, [r3, #0]
			num++;
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	71fb      	strb	r3, [r7, #7]
	while(num<12){
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	2b0b      	cmp	r3, #11
 8000fbe:	d9e1      	bls.n	8000f84 <matrix_search+0x28>
		}
	}

	if(row<4) row++;
 8000fc0:	4b09      	ldr	r3, [pc, #36]	; (8000fe8 <matrix_search+0x8c>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b03      	cmp	r3, #3
 8000fc6:	d806      	bhi.n	8000fd6 <matrix_search+0x7a>
 8000fc8:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <matrix_search+0x8c>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	4b05      	ldr	r3, [pc, #20]	; (8000fe8 <matrix_search+0x8c>)
 8000fd2:	701a      	strb	r2, [r3, #0]
 8000fd4:	e002      	b.n	8000fdc <matrix_search+0x80>
	else row=1;
 8000fd6:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <matrix_search+0x8c>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	701a      	strb	r2, [r3, #0]

	return 1;
 8000fdc:	2301      	movs	r3, #1
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000022 	.word	0x20000022
 8000fec:	0800465c 	.word	0x0800465c
 8000ff0:	20000023 	.word	0x20000023

08000ff4 <get_key>:

int get_key(void){
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
	return m_button2;
 8000ff8:	4b03      	ldr	r3, [pc, #12]	; (8001008 <get_key+0x14>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000023 	.word	0x20000023

0800100c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001012:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <HAL_MspInit+0x44>)
 8001014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001016:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <HAL_MspInit+0x44>)
 8001018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800101c:	6413      	str	r3, [r2, #64]	; 0x40
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <HAL_MspInit+0x44>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <HAL_MspInit+0x44>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	4a08      	ldr	r2, [pc, #32]	; (8001050 <HAL_MspInit+0x44>)
 8001030:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001034:	6453      	str	r3, [r2, #68]	; 0x44
 8001036:	4b06      	ldr	r3, [pc, #24]	; (8001050 <HAL_MspInit+0x44>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800103e:	603b      	str	r3, [r7, #0]
 8001040:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	40023800 	.word	0x40023800

08001054 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a15      	ldr	r2, [pc, #84]	; (80010c8 <HAL_ADC_MspInit+0x74>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d123      	bne.n	80010be <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001076:	4b15      	ldr	r3, [pc, #84]	; (80010cc <HAL_ADC_MspInit+0x78>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107a:	4a14      	ldr	r2, [pc, #80]	; (80010cc <HAL_ADC_MspInit+0x78>)
 800107c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001080:	6453      	str	r3, [r2, #68]	; 0x44
 8001082:	4b12      	ldr	r3, [pc, #72]	; (80010cc <HAL_ADC_MspInit+0x78>)
 8001084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800108a:	613b      	str	r3, [r7, #16]
 800108c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	4b0f      	ldr	r3, [pc, #60]	; (80010cc <HAL_ADC_MspInit+0x78>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	4a0e      	ldr	r2, [pc, #56]	; (80010cc <HAL_ADC_MspInit+0x78>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	6313      	str	r3, [r2, #48]	; 0x30
 800109a:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <HAL_ADC_MspInit+0x78>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC_Pin;
 80010a6:	2308      	movs	r3, #8
 80010a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010aa:	2303      	movs	r3, #3
 80010ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 80010b2:	f107 0314 	add.w	r3, r7, #20
 80010b6:	4619      	mov	r1, r3
 80010b8:	4805      	ldr	r0, [pc, #20]	; (80010d0 <HAL_ADC_MspInit+0x7c>)
 80010ba:	f000 fda9 	bl	8001c10 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80010be:	bf00      	nop
 80010c0:	3728      	adds	r7, #40	; 0x28
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40012000 	.word	0x40012000
 80010cc:	40023800 	.word	0x40023800
 80010d0:	40020000 	.word	0x40020000

080010d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	; 0x28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a1b      	ldr	r2, [pc, #108]	; (8001160 <HAL_UART_MspInit+0x8c>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d130      	bne.n	8001158 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80010f6:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <HAL_UART_MspInit+0x90>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fa:	4a1a      	ldr	r2, [pc, #104]	; (8001164 <HAL_UART_MspInit+0x90>)
 80010fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001100:	6413      	str	r3, [r2, #64]	; 0x40
 8001102:	4b18      	ldr	r3, [pc, #96]	; (8001164 <HAL_UART_MspInit+0x90>)
 8001104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001106:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800110e:	4b15      	ldr	r3, [pc, #84]	; (8001164 <HAL_UART_MspInit+0x90>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	4a14      	ldr	r2, [pc, #80]	; (8001164 <HAL_UART_MspInit+0x90>)
 8001114:	f043 0308 	orr.w	r3, r3, #8
 8001118:	6313      	str	r3, [r2, #48]	; 0x30
 800111a:	4b12      	ldr	r3, [pc, #72]	; (8001164 <HAL_UART_MspInit+0x90>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	f003 0308 	and.w	r3, r3, #8
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001126:	f44f 7340 	mov.w	r3, #768	; 0x300
 800112a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001138:	2307      	movs	r3, #7
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	4809      	ldr	r0, [pc, #36]	; (8001168 <HAL_UART_MspInit+0x94>)
 8001144:	f000 fd64 	bl	8001c10 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001148:	2200      	movs	r2, #0
 800114a:	2100      	movs	r1, #0
 800114c:	2027      	movs	r0, #39	; 0x27
 800114e:	f000 fc96 	bl	8001a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001152:	2027      	movs	r0, #39	; 0x27
 8001154:	f000 fcaf 	bl	8001ab6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001158:	bf00      	nop
 800115a:	3728      	adds	r7, #40	; 0x28
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40004800 	.word	0x40004800
 8001164:	40023800 	.word	0x40023800
 8001168:	40020c00 	.word	0x40020c00

0800116c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001170:	e7fe      	b.n	8001170 <NMI_Handler+0x4>

08001172 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001176:	e7fe      	b.n	8001176 <HardFault_Handler+0x4>

08001178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800117c:	e7fe      	b.n	800117c <MemManage_Handler+0x4>

0800117e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001182:	e7fe      	b.n	8001182 <BusFault_Handler+0x4>

08001184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001188:	e7fe      	b.n	8001188 <UsageFault_Handler+0x4>

0800118a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b8:	f000 f8ba 	bl	8001330 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}

080011c0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80011c4:	4802      	ldr	r0, [pc, #8]	; (80011d0 <USART3_IRQHandler+0x10>)
 80011c6:	f001 ffb9 	bl	800313c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000108 	.word	0x20000108

080011d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011dc:	4a14      	ldr	r2, [pc, #80]	; (8001230 <_sbrk+0x5c>)
 80011de:	4b15      	ldr	r3, [pc, #84]	; (8001234 <_sbrk+0x60>)
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e8:	4b13      	ldr	r3, [pc, #76]	; (8001238 <_sbrk+0x64>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d102      	bne.n	80011f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f0:	4b11      	ldr	r3, [pc, #68]	; (8001238 <_sbrk+0x64>)
 80011f2:	4a12      	ldr	r2, [pc, #72]	; (800123c <_sbrk+0x68>)
 80011f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011f6:	4b10      	ldr	r3, [pc, #64]	; (8001238 <_sbrk+0x64>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	429a      	cmp	r2, r3
 8001202:	d207      	bcs.n	8001214 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001204:	f002 fdb8 	bl	8003d78 <__errno>
 8001208:	4603      	mov	r3, r0
 800120a:	220c      	movs	r2, #12
 800120c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800120e:	f04f 33ff 	mov.w	r3, #4294967295
 8001212:	e009      	b.n	8001228 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001214:	4b08      	ldr	r3, [pc, #32]	; (8001238 <_sbrk+0x64>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800121a:	4b07      	ldr	r3, [pc, #28]	; (8001238 <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4413      	add	r3, r2
 8001222:	4a05      	ldr	r2, [pc, #20]	; (8001238 <_sbrk+0x64>)
 8001224:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001226:	68fb      	ldr	r3, [r7, #12]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20050000 	.word	0x20050000
 8001234:	00000400 	.word	0x00000400
 8001238:	200000fc 	.word	0x200000fc
 800123c:	200001e8 	.word	0x200001e8

08001240 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <SystemInit+0x20>)
 8001246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800124a:	4a05      	ldr	r2, [pc, #20]	; (8001260 <SystemInit+0x20>)
 800124c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001250:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001264:	f8df d034 	ldr.w	sp, [pc, #52]	; 800129c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001268:	480d      	ldr	r0, [pc, #52]	; (80012a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800126a:	490e      	ldr	r1, [pc, #56]	; (80012a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800126c:	4a0e      	ldr	r2, [pc, #56]	; (80012a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800126e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001270:	e002      	b.n	8001278 <LoopCopyDataInit>

08001272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001276:	3304      	adds	r3, #4

08001278 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800127a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800127c:	d3f9      	bcc.n	8001272 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127e:	4a0b      	ldr	r2, [pc, #44]	; (80012ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001280:	4c0b      	ldr	r4, [pc, #44]	; (80012b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001284:	e001      	b.n	800128a <LoopFillZerobss>

08001286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001288:	3204      	adds	r2, #4

0800128a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800128a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800128c:	d3fb      	bcc.n	8001286 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800128e:	f7ff ffd7 	bl	8001240 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001292:	f002 fd77 	bl	8003d84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001296:	f7ff fb3b 	bl	8000910 <main>
  bx  lr    
 800129a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800129c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80012a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a4:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 80012a8:	080046c4 	.word	0x080046c4
  ldr r2, =_sbss
 80012ac:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 80012b0:	200001e8 	.word	0x200001e8

080012b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b4:	e7fe      	b.n	80012b4 <ADC_IRQHandler>

080012b6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ba:	2003      	movs	r0, #3
 80012bc:	f000 fbd4 	bl	8001a68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f000 f805 	bl	80012d0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80012c6:	f7ff fea1 	bl	800100c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012d8:	4b12      	ldr	r3, [pc, #72]	; (8001324 <HAL_InitTick+0x54>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <HAL_InitTick+0x58>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	4619      	mov	r1, r3
 80012e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ee:	4618      	mov	r0, r3
 80012f0:	f000 fbef 	bl	8001ad2 <HAL_SYSTICK_Config>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00e      	b.n	800131c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b0f      	cmp	r3, #15
 8001302:	d80a      	bhi.n	800131a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001304:	2200      	movs	r2, #0
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	f04f 30ff 	mov.w	r0, #4294967295
 800130c:	f000 fbb7 	bl	8001a7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001310:	4a06      	ldr	r2, [pc, #24]	; (800132c <HAL_InitTick+0x5c>)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001316:	2300      	movs	r3, #0
 8001318:	e000      	b.n	800131c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
}
 800131c:	4618      	mov	r0, r3
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000068 	.word	0x20000068
 8001328:	20000070 	.word	0x20000070
 800132c:	2000006c 	.word	0x2000006c

08001330 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001334:	4b06      	ldr	r3, [pc, #24]	; (8001350 <HAL_IncTick+0x20>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	4b06      	ldr	r3, [pc, #24]	; (8001354 <HAL_IncTick+0x24>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4413      	add	r3, r2
 8001340:	4a04      	ldr	r2, [pc, #16]	; (8001354 <HAL_IncTick+0x24>)
 8001342:	6013      	str	r3, [r2, #0]
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	20000070 	.word	0x20000070
 8001354:	200001d4 	.word	0x200001d4

08001358 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  return uwTick;
 800135c:	4b03      	ldr	r3, [pc, #12]	; (800136c <HAL_GetTick+0x14>)
 800135e:	681b      	ldr	r3, [r3, #0]
}
 8001360:	4618      	mov	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	200001d4 	.word	0x200001d4

08001370 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001378:	f7ff ffee 	bl	8001358 <HAL_GetTick>
 800137c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001388:	d005      	beq.n	8001396 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800138a:	4b0a      	ldr	r3, [pc, #40]	; (80013b4 <HAL_Delay+0x44>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4413      	add	r3, r2
 8001394:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001396:	bf00      	nop
 8001398:	f7ff ffde 	bl	8001358 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	68fa      	ldr	r2, [r7, #12]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d8f7      	bhi.n	8001398 <HAL_Delay+0x28>
  {
  }
}
 80013a8:	bf00      	nop
 80013aa:	bf00      	nop
 80013ac:	3710      	adds	r7, #16
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000070 	.word	0x20000070

080013b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013c0:	2300      	movs	r3, #0
 80013c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e031      	b.n	8001432 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d109      	bne.n	80013ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f7ff fe3c 	bl	8001054 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2200      	movs	r2, #0
 80013e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ee:	f003 0310 	and.w	r3, r3, #16
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d116      	bne.n	8001424 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013fa:	4b10      	ldr	r3, [pc, #64]	; (800143c <HAL_ADC_Init+0x84>)
 80013fc:	4013      	ands	r3, r2
 80013fe:	f043 0202 	orr.w	r2, r3, #2
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f000 f964 	bl	80016d4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001416:	f023 0303 	bic.w	r3, r3, #3
 800141a:	f043 0201 	orr.w	r2, r3, #1
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	641a      	str	r2, [r3, #64]	; 0x40
 8001422:	e001      	b.n	8001428 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001430:	7bfb      	ldrb	r3, [r7, #15]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	ffffeefd 	.word	0xffffeefd

08001440 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800144a:	2300      	movs	r3, #0
 800144c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001454:	2b01      	cmp	r3, #1
 8001456:	d101      	bne.n	800145c <HAL_ADC_ConfigChannel+0x1c>
 8001458:	2302      	movs	r3, #2
 800145a:	e12a      	b.n	80016b2 <HAL_ADC_ConfigChannel+0x272>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2201      	movs	r2, #1
 8001460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2b09      	cmp	r3, #9
 800146a:	d93a      	bls.n	80014e2 <HAL_ADC_ConfigChannel+0xa2>
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001474:	d035      	beq.n	80014e2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	68d9      	ldr	r1, [r3, #12]
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	b29b      	uxth	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	4613      	mov	r3, r2
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	4413      	add	r3, r2
 800148a:	3b1e      	subs	r3, #30
 800148c:	2207      	movs	r2, #7
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	43da      	mvns	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	400a      	ands	r2, r1
 800149a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a87      	ldr	r2, [pc, #540]	; (80016c0 <HAL_ADC_ConfigChannel+0x280>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d10a      	bne.n	80014bc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	68d9      	ldr	r1, [r3, #12]
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	061a      	lsls	r2, r3, #24
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	430a      	orrs	r2, r1
 80014b8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80014ba:	e035      	b.n	8001528 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68d9      	ldr	r1, [r3, #12]
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	4618      	mov	r0, r3
 80014ce:	4603      	mov	r3, r0
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	4403      	add	r3, r0
 80014d4:	3b1e      	subs	r3, #30
 80014d6:	409a      	lsls	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	430a      	orrs	r2, r1
 80014de:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80014e0:	e022      	b.n	8001528 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	6919      	ldr	r1, [r3, #16]
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	461a      	mov	r2, r3
 80014f0:	4613      	mov	r3, r2
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	4413      	add	r3, r2
 80014f6:	2207      	movs	r2, #7
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	43da      	mvns	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	400a      	ands	r2, r1
 8001504:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	6919      	ldr	r1, [r3, #16]
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	b29b      	uxth	r3, r3
 8001516:	4618      	mov	r0, r3
 8001518:	4603      	mov	r3, r0
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	4403      	add	r3, r0
 800151e:	409a      	lsls	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	2b06      	cmp	r3, #6
 800152e:	d824      	bhi.n	800157a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	4613      	mov	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	3b05      	subs	r3, #5
 8001542:	221f      	movs	r2, #31
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	43da      	mvns	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	400a      	ands	r2, r1
 8001550:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	b29b      	uxth	r3, r3
 800155e:	4618      	mov	r0, r3
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	4613      	mov	r3, r2
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	4413      	add	r3, r2
 800156a:	3b05      	subs	r3, #5
 800156c:	fa00 f203 	lsl.w	r2, r0, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	430a      	orrs	r2, r1
 8001576:	635a      	str	r2, [r3, #52]	; 0x34
 8001578:	e04c      	b.n	8001614 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b0c      	cmp	r3, #12
 8001580:	d824      	bhi.n	80015cc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	4613      	mov	r3, r2
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	4413      	add	r3, r2
 8001592:	3b23      	subs	r3, #35	; 0x23
 8001594:	221f      	movs	r2, #31
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43da      	mvns	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	400a      	ands	r2, r1
 80015a2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	4618      	mov	r0, r3
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	685a      	ldr	r2, [r3, #4]
 80015b6:	4613      	mov	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4413      	add	r3, r2
 80015bc:	3b23      	subs	r3, #35	; 0x23
 80015be:	fa00 f203 	lsl.w	r2, r0, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	430a      	orrs	r2, r1
 80015c8:	631a      	str	r2, [r3, #48]	; 0x30
 80015ca:	e023      	b.n	8001614 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685a      	ldr	r2, [r3, #4]
 80015d6:	4613      	mov	r3, r2
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4413      	add	r3, r2
 80015dc:	3b41      	subs	r3, #65	; 0x41
 80015de:	221f      	movs	r2, #31
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43da      	mvns	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	400a      	ands	r2, r1
 80015ec:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685a      	ldr	r2, [r3, #4]
 8001600:	4613      	mov	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	4413      	add	r3, r2
 8001606:	3b41      	subs	r3, #65	; 0x41
 8001608:	fa00 f203 	lsl.w	r2, r0, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	430a      	orrs	r2, r1
 8001612:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a2a      	ldr	r2, [pc, #168]	; (80016c4 <HAL_ADC_ConfigChannel+0x284>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d10a      	bne.n	8001634 <HAL_ADC_ConfigChannel+0x1f4>
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001626:	d105      	bne.n	8001634 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001628:	4b27      	ldr	r3, [pc, #156]	; (80016c8 <HAL_ADC_ConfigChannel+0x288>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	4a26      	ldr	r2, [pc, #152]	; (80016c8 <HAL_ADC_ConfigChannel+0x288>)
 800162e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001632:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a22      	ldr	r2, [pc, #136]	; (80016c4 <HAL_ADC_ConfigChannel+0x284>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d109      	bne.n	8001652 <HAL_ADC_ConfigChannel+0x212>
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2b12      	cmp	r3, #18
 8001644:	d105      	bne.n	8001652 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001646:	4b20      	ldr	r3, [pc, #128]	; (80016c8 <HAL_ADC_ConfigChannel+0x288>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	4a1f      	ldr	r2, [pc, #124]	; (80016c8 <HAL_ADC_ConfigChannel+0x288>)
 800164c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001650:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a1b      	ldr	r2, [pc, #108]	; (80016c4 <HAL_ADC_ConfigChannel+0x284>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d125      	bne.n	80016a8 <HAL_ADC_ConfigChannel+0x268>
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a17      	ldr	r2, [pc, #92]	; (80016c0 <HAL_ADC_ConfigChannel+0x280>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d003      	beq.n	800166e <HAL_ADC_ConfigChannel+0x22e>
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2b11      	cmp	r3, #17
 800166c:	d11c      	bne.n	80016a8 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800166e:	4b16      	ldr	r3, [pc, #88]	; (80016c8 <HAL_ADC_ConfigChannel+0x288>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4a15      	ldr	r2, [pc, #84]	; (80016c8 <HAL_ADC_ConfigChannel+0x288>)
 8001674:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001678:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a10      	ldr	r2, [pc, #64]	; (80016c0 <HAL_ADC_ConfigChannel+0x280>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d111      	bne.n	80016a8 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001684:	4b11      	ldr	r3, [pc, #68]	; (80016cc <HAL_ADC_ConfigChannel+0x28c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a11      	ldr	r2, [pc, #68]	; (80016d0 <HAL_ADC_ConfigChannel+0x290>)
 800168a:	fba2 2303 	umull	r2, r3, r2, r3
 800168e:	0c9a      	lsrs	r2, r3, #18
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800169a:	e002      	b.n	80016a2 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	3b01      	subs	r3, #1
 80016a0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1f9      	bne.n	800169c <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2200      	movs	r2, #0
 80016ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	10000012 	.word	0x10000012
 80016c4:	40012000 	.word	0x40012000
 80016c8:	40012300 	.word	0x40012300
 80016cc:	20000068 	.word	0x20000068
 80016d0:	431bde83 	.word	0x431bde83

080016d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80016dc:	4b78      	ldr	r3, [pc, #480]	; (80018c0 <ADC_Init+0x1ec>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	4a77      	ldr	r2, [pc, #476]	; (80018c0 <ADC_Init+0x1ec>)
 80016e2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80016e6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80016e8:	4b75      	ldr	r3, [pc, #468]	; (80018c0 <ADC_Init+0x1ec>)
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	4973      	ldr	r1, [pc, #460]	; (80018c0 <ADC_Init+0x1ec>)
 80016f2:	4313      	orrs	r3, r2
 80016f4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	685a      	ldr	r2, [r3, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001704:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6859      	ldr	r1, [r3, #4]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	691b      	ldr	r3, [r3, #16]
 8001710:	021a      	lsls	r2, r3, #8
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	430a      	orrs	r2, r1
 8001718:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	685a      	ldr	r2, [r3, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001728:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6859      	ldr	r1, [r3, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	430a      	orrs	r2, r1
 800173a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800174a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6899      	ldr	r1, [r3, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	68da      	ldr	r2, [r3, #12]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	430a      	orrs	r2, r1
 800175c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001762:	4a58      	ldr	r2, [pc, #352]	; (80018c4 <ADC_Init+0x1f0>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d022      	beq.n	80017ae <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	689a      	ldr	r2, [r3, #8]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001776:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	6899      	ldr	r1, [r3, #8]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	430a      	orrs	r2, r1
 8001788:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001798:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6899      	ldr	r1, [r3, #8]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	430a      	orrs	r2, r1
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	e00f      	b.n	80017ce <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	689a      	ldr	r2, [r3, #8]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017cc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f022 0202 	bic.w	r2, r2, #2
 80017dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	6899      	ldr	r1, [r3, #8]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	005a      	lsls	r2, r3, #1
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d01b      	beq.n	8001834 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800180a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	685a      	ldr	r2, [r3, #4]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800181a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	6859      	ldr	r1, [r3, #4]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001826:	3b01      	subs	r3, #1
 8001828:	035a      	lsls	r2, r3, #13
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	430a      	orrs	r2, r1
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	e007      	b.n	8001844 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	685a      	ldr	r2, [r3, #4]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001842:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001852:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	3b01      	subs	r3, #1
 8001860:	051a      	lsls	r2, r3, #20
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	430a      	orrs	r2, r1
 8001868:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001878:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	6899      	ldr	r1, [r3, #8]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001886:	025a      	lsls	r2, r3, #9
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	430a      	orrs	r2, r1
 800188e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800189e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6899      	ldr	r1, [r3, #8]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	695b      	ldr	r3, [r3, #20]
 80018aa:	029a      	lsls	r2, r3, #10
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	430a      	orrs	r2, r1
 80018b2:	609a      	str	r2, [r3, #8]
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	40012300 	.word	0x40012300
 80018c4:	0f000001 	.word	0x0f000001

080018c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d8:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <__NVIC_SetPriorityGrouping+0x40>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018de:	68ba      	ldr	r2, [r7, #8]
 80018e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e4:	4013      	ands	r3, r2
 80018e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <__NVIC_SetPriorityGrouping+0x44>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f6:	4a04      	ldr	r2, [pc, #16]	; (8001908 <__NVIC_SetPriorityGrouping+0x40>)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	60d3      	str	r3, [r2, #12]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000ed00 	.word	0xe000ed00
 800190c:	05fa0000 	.word	0x05fa0000

08001910 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001914:	4b04      	ldr	r3, [pc, #16]	; (8001928 <__NVIC_GetPriorityGrouping+0x18>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	0a1b      	lsrs	r3, r3, #8
 800191a:	f003 0307 	and.w	r3, r3, #7
}
 800191e:	4618      	mov	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	2b00      	cmp	r3, #0
 800193c:	db0b      	blt.n	8001956 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	f003 021f 	and.w	r2, r3, #31
 8001944:	4907      	ldr	r1, [pc, #28]	; (8001964 <__NVIC_EnableIRQ+0x38>)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	095b      	lsrs	r3, r3, #5
 800194c:	2001      	movs	r0, #1
 800194e:	fa00 f202 	lsl.w	r2, r0, r2
 8001952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	e000e100 	.word	0xe000e100

08001968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001978:	2b00      	cmp	r3, #0
 800197a:	db0a      	blt.n	8001992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	b2da      	uxtb	r2, r3
 8001980:	490c      	ldr	r1, [pc, #48]	; (80019b4 <__NVIC_SetPriority+0x4c>)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	0112      	lsls	r2, r2, #4
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	440b      	add	r3, r1
 800198c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001990:	e00a      	b.n	80019a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	b2da      	uxtb	r2, r3
 8001996:	4908      	ldr	r1, [pc, #32]	; (80019b8 <__NVIC_SetPriority+0x50>)
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	f003 030f 	and.w	r3, r3, #15
 800199e:	3b04      	subs	r3, #4
 80019a0:	0112      	lsls	r2, r2, #4
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	440b      	add	r3, r1
 80019a6:	761a      	strb	r2, [r3, #24]
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	e000e100 	.word	0xe000e100
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019bc:	b480      	push	{r7}
 80019be:	b089      	sub	sp, #36	; 0x24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f1c3 0307 	rsb	r3, r3, #7
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	bf28      	it	cs
 80019da:	2304      	movcs	r3, #4
 80019dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3304      	adds	r3, #4
 80019e2:	2b06      	cmp	r3, #6
 80019e4:	d902      	bls.n	80019ec <NVIC_EncodePriority+0x30>
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	3b03      	subs	r3, #3
 80019ea:	e000      	b.n	80019ee <NVIC_EncodePriority+0x32>
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f0:	f04f 32ff 	mov.w	r2, #4294967295
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43da      	mvns	r2, r3
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	401a      	ands	r2, r3
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a04:	f04f 31ff 	mov.w	r1, #4294967295
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0e:	43d9      	mvns	r1, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a14:	4313      	orrs	r3, r2
         );
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3724      	adds	r7, #36	; 0x24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
	...

08001a24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a34:	d301      	bcc.n	8001a3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a36:	2301      	movs	r3, #1
 8001a38:	e00f      	b.n	8001a5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	; (8001a64 <SysTick_Config+0x40>)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a42:	210f      	movs	r1, #15
 8001a44:	f04f 30ff 	mov.w	r0, #4294967295
 8001a48:	f7ff ff8e 	bl	8001968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a4c:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <SysTick_Config+0x40>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a52:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <SysTick_Config+0x40>)
 8001a54:	2207      	movs	r2, #7
 8001a56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	e000e010 	.word	0xe000e010

08001a68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7ff ff29 	bl	80018c8 <__NVIC_SetPriorityGrouping>
}
 8001a76:	bf00      	nop
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b086      	sub	sp, #24
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	4603      	mov	r3, r0
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
 8001a8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a90:	f7ff ff3e 	bl	8001910 <__NVIC_GetPriorityGrouping>
 8001a94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	68b9      	ldr	r1, [r7, #8]
 8001a9a:	6978      	ldr	r0, [r7, #20]
 8001a9c:	f7ff ff8e 	bl	80019bc <NVIC_EncodePriority>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff5d 	bl	8001968 <__NVIC_SetPriority>
}
 8001aae:	bf00      	nop
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	4603      	mov	r3, r0
 8001abe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff31 	bl	800192c <__NVIC_EnableIRQ>
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff ffa2 	bl	8001a24 <SysTick_Config>
 8001ae0:	4603      	mov	r3, r0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b084      	sub	sp, #16
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001af8:	f7ff fc2e 	bl	8001358 <HAL_GetTick>
 8001afc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d008      	beq.n	8001b1c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2280      	movs	r2, #128	; 0x80
 8001b0e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e052      	b.n	8001bc2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 0216 	bic.w	r2, r2, #22
 8001b2a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	695a      	ldr	r2, [r3, #20]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b3a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d103      	bne.n	8001b4c <HAL_DMA_Abort+0x62>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d007      	beq.n	8001b5c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f022 0208 	bic.w	r2, r2, #8
 8001b5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 0201 	bic.w	r2, r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b6c:	e013      	b.n	8001b96 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b6e:	f7ff fbf3 	bl	8001358 <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b05      	cmp	r3, #5
 8001b7a:	d90c      	bls.n	8001b96 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2220      	movs	r2, #32
 8001b80:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2203      	movs	r2, #3
 8001b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e015      	b.n	8001bc2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1e4      	bne.n	8001b6e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba8:	223f      	movs	r2, #63	; 0x3f
 8001baa:	409a      	lsls	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d004      	beq.n	8001be8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2280      	movs	r2, #128	; 0x80
 8001be2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e00c      	b.n	8001c02 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2205      	movs	r2, #5
 8001bec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f022 0201 	bic.w	r2, r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b089      	sub	sp, #36	; 0x24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001c22:	2300      	movs	r3, #0
 8001c24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61fb      	str	r3, [r7, #28]
 8001c2e:	e175      	b.n	8001f1c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001c30:	2201      	movs	r2, #1
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	4013      	ands	r3, r2
 8001c42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	f040 8164 	bne.w	8001f16 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d00b      	beq.n	8001c6e <HAL_GPIO_Init+0x5e>
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d007      	beq.n	8001c6e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c62:	2b11      	cmp	r3, #17
 8001c64:	d003      	beq.n	8001c6e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	2b12      	cmp	r3, #18
 8001c6c:	d130      	bne.n	8001cd0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	2203      	movs	r2, #3
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4013      	ands	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	68da      	ldr	r2, [r3, #12]
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	091b      	lsrs	r3, r3, #4
 8001cba:	f003 0201 	and.w	r2, r3, #1
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	2203      	movs	r2, #3
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d003      	beq.n	8001d10 <HAL_GPIO_Init+0x100>
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2b12      	cmp	r3, #18
 8001d0e:	d123      	bne.n	8001d58 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	08da      	lsrs	r2, r3, #3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3208      	adds	r2, #8
 8001d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	220f      	movs	r2, #15
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	691a      	ldr	r2, [r3, #16]
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	08da      	lsrs	r2, r3, #3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	3208      	adds	r2, #8
 8001d52:	69b9      	ldr	r1, [r7, #24]
 8001d54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	2203      	movs	r2, #3
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 0203 	and.w	r2, r3, #3
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f000 80be 	beq.w	8001f16 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	4b66      	ldr	r3, [pc, #408]	; (8001f34 <HAL_GPIO_Init+0x324>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9e:	4a65      	ldr	r2, [pc, #404]	; (8001f34 <HAL_GPIO_Init+0x324>)
 8001da0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001da4:	6453      	str	r3, [r2, #68]	; 0x44
 8001da6:	4b63      	ldr	r3, [pc, #396]	; (8001f34 <HAL_GPIO_Init+0x324>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001daa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001db2:	4a61      	ldr	r2, [pc, #388]	; (8001f38 <HAL_GPIO_Init+0x328>)
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	089b      	lsrs	r3, r3, #2
 8001db8:	3302      	adds	r3, #2
 8001dba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	f003 0303 	and.w	r3, r3, #3
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	220f      	movs	r2, #15
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a58      	ldr	r2, [pc, #352]	; (8001f3c <HAL_GPIO_Init+0x32c>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d037      	beq.n	8001e4e <HAL_GPIO_Init+0x23e>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a57      	ldr	r2, [pc, #348]	; (8001f40 <HAL_GPIO_Init+0x330>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d031      	beq.n	8001e4a <HAL_GPIO_Init+0x23a>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a56      	ldr	r2, [pc, #344]	; (8001f44 <HAL_GPIO_Init+0x334>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d02b      	beq.n	8001e46 <HAL_GPIO_Init+0x236>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a55      	ldr	r2, [pc, #340]	; (8001f48 <HAL_GPIO_Init+0x338>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d025      	beq.n	8001e42 <HAL_GPIO_Init+0x232>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a54      	ldr	r2, [pc, #336]	; (8001f4c <HAL_GPIO_Init+0x33c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d01f      	beq.n	8001e3e <HAL_GPIO_Init+0x22e>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a53      	ldr	r2, [pc, #332]	; (8001f50 <HAL_GPIO_Init+0x340>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d019      	beq.n	8001e3a <HAL_GPIO_Init+0x22a>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a52      	ldr	r2, [pc, #328]	; (8001f54 <HAL_GPIO_Init+0x344>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d013      	beq.n	8001e36 <HAL_GPIO_Init+0x226>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a51      	ldr	r2, [pc, #324]	; (8001f58 <HAL_GPIO_Init+0x348>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d00d      	beq.n	8001e32 <HAL_GPIO_Init+0x222>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a50      	ldr	r2, [pc, #320]	; (8001f5c <HAL_GPIO_Init+0x34c>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d007      	beq.n	8001e2e <HAL_GPIO_Init+0x21e>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a4f      	ldr	r2, [pc, #316]	; (8001f60 <HAL_GPIO_Init+0x350>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d101      	bne.n	8001e2a <HAL_GPIO_Init+0x21a>
 8001e26:	2309      	movs	r3, #9
 8001e28:	e012      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e2a:	230a      	movs	r3, #10
 8001e2c:	e010      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e2e:	2308      	movs	r3, #8
 8001e30:	e00e      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e32:	2307      	movs	r3, #7
 8001e34:	e00c      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e36:	2306      	movs	r3, #6
 8001e38:	e00a      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e3a:	2305      	movs	r3, #5
 8001e3c:	e008      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e3e:	2304      	movs	r3, #4
 8001e40:	e006      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e42:	2303      	movs	r3, #3
 8001e44:	e004      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e002      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e000      	b.n	8001e50 <HAL_GPIO_Init+0x240>
 8001e4e:	2300      	movs	r3, #0
 8001e50:	69fa      	ldr	r2, [r7, #28]
 8001e52:	f002 0203 	and.w	r2, r2, #3
 8001e56:	0092      	lsls	r2, r2, #2
 8001e58:	4093      	lsls	r3, r2
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001e60:	4935      	ldr	r1, [pc, #212]	; (8001f38 <HAL_GPIO_Init+0x328>)
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	089b      	lsrs	r3, r3, #2
 8001e66:	3302      	adds	r3, #2
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e6e:	4b3d      	ldr	r3, [pc, #244]	; (8001f64 <HAL_GPIO_Init+0x354>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	43db      	mvns	r3, r3
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e92:	4a34      	ldr	r2, [pc, #208]	; (8001f64 <HAL_GPIO_Init+0x354>)
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e98:	4b32      	ldr	r3, [pc, #200]	; (8001f64 <HAL_GPIO_Init+0x354>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	69ba      	ldr	r2, [r7, #24]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d003      	beq.n	8001ebc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ebc:	4a29      	ldr	r2, [pc, #164]	; (8001f64 <HAL_GPIO_Init+0x354>)
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ec2:	4b28      	ldr	r3, [pc, #160]	; (8001f64 <HAL_GPIO_Init+0x354>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d003      	beq.n	8001ee6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ee6:	4a1f      	ldr	r2, [pc, #124]	; (8001f64 <HAL_GPIO_Init+0x354>)
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001eec:	4b1d      	ldr	r3, [pc, #116]	; (8001f64 <HAL_GPIO_Init+0x354>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f10:	4a14      	ldr	r2, [pc, #80]	; (8001f64 <HAL_GPIO_Init+0x354>)
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	61fb      	str	r3, [r7, #28]
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	2b0f      	cmp	r3, #15
 8001f20:	f67f ae86 	bls.w	8001c30 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001f24:	bf00      	nop
 8001f26:	bf00      	nop
 8001f28:	3724      	adds	r7, #36	; 0x24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40013800 	.word	0x40013800
 8001f3c:	40020000 	.word	0x40020000
 8001f40:	40020400 	.word	0x40020400
 8001f44:	40020800 	.word	0x40020800
 8001f48:	40020c00 	.word	0x40020c00
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40021400 	.word	0x40021400
 8001f54:	40021800 	.word	0x40021800
 8001f58:	40021c00 	.word	0x40021c00
 8001f5c:	40022000 	.word	0x40022000
 8001f60:	40022400 	.word	0x40022400
 8001f64:	40013c00 	.word	0x40013c00

08001f68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	460b      	mov	r3, r1
 8001f72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	691a      	ldr	r2, [r3, #16]
 8001f78:	887b      	ldrh	r3, [r7, #2]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d002      	beq.n	8001f86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f80:	2301      	movs	r3, #1
 8001f82:	73fb      	strb	r3, [r7, #15]
 8001f84:	e001      	b.n	8001f8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f86:	2300      	movs	r3, #0
 8001f88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3714      	adds	r7, #20
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	807b      	strh	r3, [r7, #2]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fa8:	787b      	ldrb	r3, [r7, #1]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fae:	887a      	ldrh	r2, [r7, #2]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001fb4:	e003      	b.n	8001fbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001fb6:	887b      	ldrh	r3, [r7, #2]
 8001fb8:	041a      	lsls	r2, r3, #16
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	619a      	str	r2, [r3, #24]
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
	...

08001fcc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e291      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 8087 	beq.w	80020fe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ff0:	4b96      	ldr	r3, [pc, #600]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f003 030c 	and.w	r3, r3, #12
 8001ff8:	2b04      	cmp	r3, #4
 8001ffa:	d00c      	beq.n	8002016 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ffc:	4b93      	ldr	r3, [pc, #588]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 030c 	and.w	r3, r3, #12
 8002004:	2b08      	cmp	r3, #8
 8002006:	d112      	bne.n	800202e <HAL_RCC_OscConfig+0x62>
 8002008:	4b90      	ldr	r3, [pc, #576]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002010:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002014:	d10b      	bne.n	800202e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002016:	4b8d      	ldr	r3, [pc, #564]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d06c      	beq.n	80020fc <HAL_RCC_OscConfig+0x130>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d168      	bne.n	80020fc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e26b      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002036:	d106      	bne.n	8002046 <HAL_RCC_OscConfig+0x7a>
 8002038:	4b84      	ldr	r3, [pc, #528]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a83      	ldr	r2, [pc, #524]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800203e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	e02e      	b.n	80020a4 <HAL_RCC_OscConfig+0xd8>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d10c      	bne.n	8002068 <HAL_RCC_OscConfig+0x9c>
 800204e:	4b7f      	ldr	r3, [pc, #508]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a7e      	ldr	r2, [pc, #504]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002054:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	4b7c      	ldr	r3, [pc, #496]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a7b      	ldr	r2, [pc, #492]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002060:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002064:	6013      	str	r3, [r2, #0]
 8002066:	e01d      	b.n	80020a4 <HAL_RCC_OscConfig+0xd8>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002070:	d10c      	bne.n	800208c <HAL_RCC_OscConfig+0xc0>
 8002072:	4b76      	ldr	r3, [pc, #472]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a75      	ldr	r2, [pc, #468]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	4b73      	ldr	r3, [pc, #460]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a72      	ldr	r2, [pc, #456]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002088:	6013      	str	r3, [r2, #0]
 800208a:	e00b      	b.n	80020a4 <HAL_RCC_OscConfig+0xd8>
 800208c:	4b6f      	ldr	r3, [pc, #444]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a6e      	ldr	r2, [pc, #440]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	4b6c      	ldr	r3, [pc, #432]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a6b      	ldr	r2, [pc, #428]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800209e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d013      	beq.n	80020d4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ac:	f7ff f954 	bl	8001358 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020b4:	f7ff f950 	bl	8001358 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b64      	cmp	r3, #100	; 0x64
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e21f      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c6:	4b61      	ldr	r3, [pc, #388]	; (800224c <HAL_RCC_OscConfig+0x280>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d0f0      	beq.n	80020b4 <HAL_RCC_OscConfig+0xe8>
 80020d2:	e014      	b.n	80020fe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d4:	f7ff f940 	bl	8001358 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020da:	e008      	b.n	80020ee <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020dc:	f7ff f93c 	bl	8001358 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b64      	cmp	r3, #100	; 0x64
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e20b      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ee:	4b57      	ldr	r3, [pc, #348]	; (800224c <HAL_RCC_OscConfig+0x280>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1f0      	bne.n	80020dc <HAL_RCC_OscConfig+0x110>
 80020fa:	e000      	b.n	80020fe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d069      	beq.n	80021de <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800210a:	4b50      	ldr	r3, [pc, #320]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 030c 	and.w	r3, r3, #12
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00b      	beq.n	800212e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002116:	4b4d      	ldr	r3, [pc, #308]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 030c 	and.w	r3, r3, #12
 800211e:	2b08      	cmp	r3, #8
 8002120:	d11c      	bne.n	800215c <HAL_RCC_OscConfig+0x190>
 8002122:	4b4a      	ldr	r3, [pc, #296]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d116      	bne.n	800215c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800212e:	4b47      	ldr	r3, [pc, #284]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d005      	beq.n	8002146 <HAL_RCC_OscConfig+0x17a>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d001      	beq.n	8002146 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e1df      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002146:	4b41      	ldr	r3, [pc, #260]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	493d      	ldr	r1, [pc, #244]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002156:	4313      	orrs	r3, r2
 8002158:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800215a:	e040      	b.n	80021de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d023      	beq.n	80021ac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002164:	4b39      	ldr	r3, [pc, #228]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a38      	ldr	r2, [pc, #224]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800216a:	f043 0301 	orr.w	r3, r3, #1
 800216e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002170:	f7ff f8f2 	bl	8001358 <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002178:	f7ff f8ee 	bl	8001358 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e1bd      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800218a:	4b30      	ldr	r3, [pc, #192]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d0f0      	beq.n	8002178 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002196:	4b2d      	ldr	r3, [pc, #180]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	4929      	ldr	r1, [pc, #164]	; (800224c <HAL_RCC_OscConfig+0x280>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	600b      	str	r3, [r1, #0]
 80021aa:	e018      	b.n	80021de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ac:	4b27      	ldr	r3, [pc, #156]	; (800224c <HAL_RCC_OscConfig+0x280>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a26      	ldr	r2, [pc, #152]	; (800224c <HAL_RCC_OscConfig+0x280>)
 80021b2:	f023 0301 	bic.w	r3, r3, #1
 80021b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b8:	f7ff f8ce 	bl	8001358 <HAL_GetTick>
 80021bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c0:	f7ff f8ca 	bl	8001358 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e199      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021d2:	4b1e      	ldr	r3, [pc, #120]	; (800224c <HAL_RCC_OscConfig+0x280>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1f0      	bne.n	80021c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d038      	beq.n	800225c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d019      	beq.n	8002226 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f2:	4b16      	ldr	r3, [pc, #88]	; (800224c <HAL_RCC_OscConfig+0x280>)
 80021f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021f6:	4a15      	ldr	r2, [pc, #84]	; (800224c <HAL_RCC_OscConfig+0x280>)
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021fe:	f7ff f8ab 	bl	8001358 <HAL_GetTick>
 8002202:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002204:	e008      	b.n	8002218 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002206:	f7ff f8a7 	bl	8001358 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b02      	cmp	r3, #2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e176      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002218:	4b0c      	ldr	r3, [pc, #48]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800221a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d0f0      	beq.n	8002206 <HAL_RCC_OscConfig+0x23a>
 8002224:	e01a      	b.n	800225c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002226:	4b09      	ldr	r3, [pc, #36]	; (800224c <HAL_RCC_OscConfig+0x280>)
 8002228:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800222a:	4a08      	ldr	r2, [pc, #32]	; (800224c <HAL_RCC_OscConfig+0x280>)
 800222c:	f023 0301 	bic.w	r3, r3, #1
 8002230:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002232:	f7ff f891 	bl	8001358 <HAL_GetTick>
 8002236:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002238:	e00a      	b.n	8002250 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800223a:	f7ff f88d 	bl	8001358 <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d903      	bls.n	8002250 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e15c      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
 800224c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002250:	4b91      	ldr	r3, [pc, #580]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002252:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1ee      	bne.n	800223a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0304 	and.w	r3, r3, #4
 8002264:	2b00      	cmp	r3, #0
 8002266:	f000 80a4 	beq.w	80023b2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226a:	4b8b      	ldr	r3, [pc, #556]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10d      	bne.n	8002292 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002276:	4b88      	ldr	r3, [pc, #544]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	4a87      	ldr	r2, [pc, #540]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 800227c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002280:	6413      	str	r3, [r2, #64]	; 0x40
 8002282:	4b85      	ldr	r3, [pc, #532]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800228a:	60bb      	str	r3, [r7, #8]
 800228c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800228e:	2301      	movs	r3, #1
 8002290:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002292:	4b82      	ldr	r3, [pc, #520]	; (800249c <HAL_RCC_OscConfig+0x4d0>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800229a:	2b00      	cmp	r3, #0
 800229c:	d118      	bne.n	80022d0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800229e:	4b7f      	ldr	r3, [pc, #508]	; (800249c <HAL_RCC_OscConfig+0x4d0>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a7e      	ldr	r2, [pc, #504]	; (800249c <HAL_RCC_OscConfig+0x4d0>)
 80022a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022aa:	f7ff f855 	bl	8001358 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b2:	f7ff f851 	bl	8001358 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b64      	cmp	r3, #100	; 0x64
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e120      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022c4:	4b75      	ldr	r3, [pc, #468]	; (800249c <HAL_RCC_OscConfig+0x4d0>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d106      	bne.n	80022e6 <HAL_RCC_OscConfig+0x31a>
 80022d8:	4b6f      	ldr	r3, [pc, #444]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80022da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022dc:	4a6e      	ldr	r2, [pc, #440]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	6713      	str	r3, [r2, #112]	; 0x70
 80022e4:	e02d      	b.n	8002342 <HAL_RCC_OscConfig+0x376>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10c      	bne.n	8002308 <HAL_RCC_OscConfig+0x33c>
 80022ee:	4b6a      	ldr	r3, [pc, #424]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80022f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022f2:	4a69      	ldr	r2, [pc, #420]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80022f4:	f023 0301 	bic.w	r3, r3, #1
 80022f8:	6713      	str	r3, [r2, #112]	; 0x70
 80022fa:	4b67      	ldr	r3, [pc, #412]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80022fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022fe:	4a66      	ldr	r2, [pc, #408]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002300:	f023 0304 	bic.w	r3, r3, #4
 8002304:	6713      	str	r3, [r2, #112]	; 0x70
 8002306:	e01c      	b.n	8002342 <HAL_RCC_OscConfig+0x376>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	2b05      	cmp	r3, #5
 800230e:	d10c      	bne.n	800232a <HAL_RCC_OscConfig+0x35e>
 8002310:	4b61      	ldr	r3, [pc, #388]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002314:	4a60      	ldr	r2, [pc, #384]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002316:	f043 0304 	orr.w	r3, r3, #4
 800231a:	6713      	str	r3, [r2, #112]	; 0x70
 800231c:	4b5e      	ldr	r3, [pc, #376]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 800231e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002320:	4a5d      	ldr	r2, [pc, #372]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002322:	f043 0301 	orr.w	r3, r3, #1
 8002326:	6713      	str	r3, [r2, #112]	; 0x70
 8002328:	e00b      	b.n	8002342 <HAL_RCC_OscConfig+0x376>
 800232a:	4b5b      	ldr	r3, [pc, #364]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 800232c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800232e:	4a5a      	ldr	r2, [pc, #360]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002330:	f023 0301 	bic.w	r3, r3, #1
 8002334:	6713      	str	r3, [r2, #112]	; 0x70
 8002336:	4b58      	ldr	r3, [pc, #352]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233a:	4a57      	ldr	r2, [pc, #348]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 800233c:	f023 0304 	bic.w	r3, r3, #4
 8002340:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d015      	beq.n	8002376 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800234a:	f7ff f805 	bl	8001358 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002350:	e00a      	b.n	8002368 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002352:	f7ff f801 	bl	8001358 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002360:	4293      	cmp	r3, r2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e0ce      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002368:	4b4b      	ldr	r3, [pc, #300]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 800236a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0ee      	beq.n	8002352 <HAL_RCC_OscConfig+0x386>
 8002374:	e014      	b.n	80023a0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002376:	f7fe ffef 	bl	8001358 <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800237c:	e00a      	b.n	8002394 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800237e:	f7fe ffeb 	bl	8001358 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	f241 3288 	movw	r2, #5000	; 0x1388
 800238c:	4293      	cmp	r3, r2
 800238e:	d901      	bls.n	8002394 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e0b8      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002394:	4b40      	ldr	r3, [pc, #256]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d1ee      	bne.n	800237e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023a0:	7dfb      	ldrb	r3, [r7, #23]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d105      	bne.n	80023b2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023a6:	4b3c      	ldr	r3, [pc, #240]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	4a3b      	ldr	r2, [pc, #236]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80023ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f000 80a4 	beq.w	8002504 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023bc:	4b36      	ldr	r3, [pc, #216]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 030c 	and.w	r3, r3, #12
 80023c4:	2b08      	cmp	r3, #8
 80023c6:	d06b      	beq.n	80024a0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d149      	bne.n	8002464 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d0:	4b31      	ldr	r3, [pc, #196]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a30      	ldr	r2, [pc, #192]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80023d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023dc:	f7fe ffbc 	bl	8001358 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e4:	f7fe ffb8 	bl	8001358 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e087      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023f6:	4b28      	ldr	r3, [pc, #160]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f0      	bne.n	80023e4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69da      	ldr	r2, [r3, #28]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a1b      	ldr	r3, [r3, #32]
 800240a:	431a      	orrs	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	019b      	lsls	r3, r3, #6
 8002412:	431a      	orrs	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002418:	085b      	lsrs	r3, r3, #1
 800241a:	3b01      	subs	r3, #1
 800241c:	041b      	lsls	r3, r3, #16
 800241e:	431a      	orrs	r2, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002424:	061b      	lsls	r3, r3, #24
 8002426:	4313      	orrs	r3, r2
 8002428:	4a1b      	ldr	r2, [pc, #108]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 800242a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800242e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002430:	4b19      	ldr	r3, [pc, #100]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a18      	ldr	r2, [pc, #96]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002436:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800243a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800243c:	f7fe ff8c 	bl	8001358 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002444:	f7fe ff88 	bl	8001358 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e057      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002456:	4b10      	ldr	r3, [pc, #64]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0f0      	beq.n	8002444 <HAL_RCC_OscConfig+0x478>
 8002462:	e04f      	b.n	8002504 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002464:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a0b      	ldr	r2, [pc, #44]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 800246a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800246e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002470:	f7fe ff72 	bl	8001358 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002478:	f7fe ff6e 	bl	8001358 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e03d      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800248a:	4b03      	ldr	r3, [pc, #12]	; (8002498 <HAL_RCC_OscConfig+0x4cc>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f0      	bne.n	8002478 <HAL_RCC_OscConfig+0x4ac>
 8002496:	e035      	b.n	8002504 <HAL_RCC_OscConfig+0x538>
 8002498:	40023800 	.word	0x40023800
 800249c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80024a0:	4b1b      	ldr	r3, [pc, #108]	; (8002510 <HAL_RCC_OscConfig+0x544>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d028      	beq.n	8002500 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d121      	bne.n	8002500 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d11a      	bne.n	8002500 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024d0:	4013      	ands	r3, r2
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024d6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024d8:	4293      	cmp	r3, r2
 80024da:	d111      	bne.n	8002500 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e6:	085b      	lsrs	r3, r3, #1
 80024e8:	3b01      	subs	r3, #1
 80024ea:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d107      	bne.n	8002500 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d001      	beq.n	8002504 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e000      	b.n	8002506 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3718      	adds	r7, #24
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40023800 	.word	0x40023800

08002514 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d101      	bne.n	800252c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e0d0      	b.n	80026ce <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800252c:	4b6a      	ldr	r3, [pc, #424]	; (80026d8 <HAL_RCC_ClockConfig+0x1c4>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 030f 	and.w	r3, r3, #15
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	429a      	cmp	r2, r3
 8002538:	d910      	bls.n	800255c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800253a:	4b67      	ldr	r3, [pc, #412]	; (80026d8 <HAL_RCC_ClockConfig+0x1c4>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f023 020f 	bic.w	r2, r3, #15
 8002542:	4965      	ldr	r1, [pc, #404]	; (80026d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	4313      	orrs	r3, r2
 8002548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800254a:	4b63      	ldr	r3, [pc, #396]	; (80026d8 <HAL_RCC_ClockConfig+0x1c4>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	429a      	cmp	r2, r3
 8002556:	d001      	beq.n	800255c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e0b8      	b.n	80026ce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	2b00      	cmp	r3, #0
 8002566:	d020      	beq.n	80025aa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0304 	and.w	r3, r3, #4
 8002570:	2b00      	cmp	r3, #0
 8002572:	d005      	beq.n	8002580 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002574:	4b59      	ldr	r3, [pc, #356]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	4a58      	ldr	r2, [pc, #352]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 800257a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800257e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0308 	and.w	r3, r3, #8
 8002588:	2b00      	cmp	r3, #0
 800258a:	d005      	beq.n	8002598 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800258c:	4b53      	ldr	r3, [pc, #332]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	4a52      	ldr	r2, [pc, #328]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 8002592:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002596:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002598:	4b50      	ldr	r3, [pc, #320]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	494d      	ldr	r1, [pc, #308]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d040      	beq.n	8002638 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d107      	bne.n	80025ce <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025be:	4b47      	ldr	r3, [pc, #284]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d115      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e07f      	b.n	80026ce <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d107      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025d6:	4b41      	ldr	r3, [pc, #260]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d109      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e073      	b.n	80026ce <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e6:	4b3d      	ldr	r3, [pc, #244]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e06b      	b.n	80026ce <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025f6:	4b39      	ldr	r3, [pc, #228]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f023 0203 	bic.w	r2, r3, #3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	4936      	ldr	r1, [pc, #216]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 8002604:	4313      	orrs	r3, r2
 8002606:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002608:	f7fe fea6 	bl	8001358 <HAL_GetTick>
 800260c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800260e:	e00a      	b.n	8002626 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002610:	f7fe fea2 	bl	8001358 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	f241 3288 	movw	r2, #5000	; 0x1388
 800261e:	4293      	cmp	r3, r2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e053      	b.n	80026ce <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002626:	4b2d      	ldr	r3, [pc, #180]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 020c 	and.w	r2, r3, #12
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	429a      	cmp	r2, r3
 8002636:	d1eb      	bne.n	8002610 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002638:	4b27      	ldr	r3, [pc, #156]	; (80026d8 <HAL_RCC_ClockConfig+0x1c4>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 030f 	and.w	r3, r3, #15
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	429a      	cmp	r2, r3
 8002644:	d210      	bcs.n	8002668 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002646:	4b24      	ldr	r3, [pc, #144]	; (80026d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f023 020f 	bic.w	r2, r3, #15
 800264e:	4922      	ldr	r1, [pc, #136]	; (80026d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	4313      	orrs	r3, r2
 8002654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002656:	4b20      	ldr	r3, [pc, #128]	; (80026d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 030f 	and.w	r3, r3, #15
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	429a      	cmp	r2, r3
 8002662:	d001      	beq.n	8002668 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e032      	b.n	80026ce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	2b00      	cmp	r3, #0
 8002672:	d008      	beq.n	8002686 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002674:	4b19      	ldr	r3, [pc, #100]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	4916      	ldr	r1, [pc, #88]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 8002682:	4313      	orrs	r3, r2
 8002684:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0308 	and.w	r3, r3, #8
 800268e:	2b00      	cmp	r3, #0
 8002690:	d009      	beq.n	80026a6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002692:	4b12      	ldr	r3, [pc, #72]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	490e      	ldr	r1, [pc, #56]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026a6:	f000 f821 	bl	80026ec <HAL_RCC_GetSysClockFreq>
 80026aa:	4602      	mov	r2, r0
 80026ac:	4b0b      	ldr	r3, [pc, #44]	; (80026dc <HAL_RCC_ClockConfig+0x1c8>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	091b      	lsrs	r3, r3, #4
 80026b2:	f003 030f 	and.w	r3, r3, #15
 80026b6:	490a      	ldr	r1, [pc, #40]	; (80026e0 <HAL_RCC_ClockConfig+0x1cc>)
 80026b8:	5ccb      	ldrb	r3, [r1, r3]
 80026ba:	fa22 f303 	lsr.w	r3, r2, r3
 80026be:	4a09      	ldr	r2, [pc, #36]	; (80026e4 <HAL_RCC_ClockConfig+0x1d0>)
 80026c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026c2:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <HAL_RCC_ClockConfig+0x1d4>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7fe fe02 	bl	80012d0 <HAL_InitTick>

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	40023c00 	.word	0x40023c00
 80026dc:	40023800 	.word	0x40023800
 80026e0:	08004668 	.word	0x08004668
 80026e4:	20000068 	.word	0x20000068
 80026e8:	2000006c 	.word	0x2000006c

080026ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026ec:	b5b0      	push	{r4, r5, r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80026f2:	2100      	movs	r1, #0
 80026f4:	6079      	str	r1, [r7, #4]
 80026f6:	2100      	movs	r1, #0
 80026f8:	60f9      	str	r1, [r7, #12]
 80026fa:	2100      	movs	r1, #0
 80026fc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80026fe:	2100      	movs	r1, #0
 8002700:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002702:	4952      	ldr	r1, [pc, #328]	; (800284c <HAL_RCC_GetSysClockFreq+0x160>)
 8002704:	6889      	ldr	r1, [r1, #8]
 8002706:	f001 010c 	and.w	r1, r1, #12
 800270a:	2908      	cmp	r1, #8
 800270c:	d00d      	beq.n	800272a <HAL_RCC_GetSysClockFreq+0x3e>
 800270e:	2908      	cmp	r1, #8
 8002710:	f200 8094 	bhi.w	800283c <HAL_RCC_GetSysClockFreq+0x150>
 8002714:	2900      	cmp	r1, #0
 8002716:	d002      	beq.n	800271e <HAL_RCC_GetSysClockFreq+0x32>
 8002718:	2904      	cmp	r1, #4
 800271a:	d003      	beq.n	8002724 <HAL_RCC_GetSysClockFreq+0x38>
 800271c:	e08e      	b.n	800283c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800271e:	4b4c      	ldr	r3, [pc, #304]	; (8002850 <HAL_RCC_GetSysClockFreq+0x164>)
 8002720:	60bb      	str	r3, [r7, #8]
      break;
 8002722:	e08e      	b.n	8002842 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002724:	4b4b      	ldr	r3, [pc, #300]	; (8002854 <HAL_RCC_GetSysClockFreq+0x168>)
 8002726:	60bb      	str	r3, [r7, #8]
      break;
 8002728:	e08b      	b.n	8002842 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800272a:	4948      	ldr	r1, [pc, #288]	; (800284c <HAL_RCC_GetSysClockFreq+0x160>)
 800272c:	6849      	ldr	r1, [r1, #4]
 800272e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002732:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002734:	4945      	ldr	r1, [pc, #276]	; (800284c <HAL_RCC_GetSysClockFreq+0x160>)
 8002736:	6849      	ldr	r1, [r1, #4]
 8002738:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800273c:	2900      	cmp	r1, #0
 800273e:	d024      	beq.n	800278a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002740:	4942      	ldr	r1, [pc, #264]	; (800284c <HAL_RCC_GetSysClockFreq+0x160>)
 8002742:	6849      	ldr	r1, [r1, #4]
 8002744:	0989      	lsrs	r1, r1, #6
 8002746:	4608      	mov	r0, r1
 8002748:	f04f 0100 	mov.w	r1, #0
 800274c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002750:	f04f 0500 	mov.w	r5, #0
 8002754:	ea00 0204 	and.w	r2, r0, r4
 8002758:	ea01 0305 	and.w	r3, r1, r5
 800275c:	493d      	ldr	r1, [pc, #244]	; (8002854 <HAL_RCC_GetSysClockFreq+0x168>)
 800275e:	fb01 f003 	mul.w	r0, r1, r3
 8002762:	2100      	movs	r1, #0
 8002764:	fb01 f102 	mul.w	r1, r1, r2
 8002768:	1844      	adds	r4, r0, r1
 800276a:	493a      	ldr	r1, [pc, #232]	; (8002854 <HAL_RCC_GetSysClockFreq+0x168>)
 800276c:	fba2 0101 	umull	r0, r1, r2, r1
 8002770:	1863      	adds	r3, r4, r1
 8002772:	4619      	mov	r1, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	461a      	mov	r2, r3
 8002778:	f04f 0300 	mov.w	r3, #0
 800277c:	f7fd fd98 	bl	80002b0 <__aeabi_uldivmod>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4613      	mov	r3, r2
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	e04a      	b.n	8002820 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800278a:	4b30      	ldr	r3, [pc, #192]	; (800284c <HAL_RCC_GetSysClockFreq+0x160>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	099b      	lsrs	r3, r3, #6
 8002790:	461a      	mov	r2, r3
 8002792:	f04f 0300 	mov.w	r3, #0
 8002796:	f240 10ff 	movw	r0, #511	; 0x1ff
 800279a:	f04f 0100 	mov.w	r1, #0
 800279e:	ea02 0400 	and.w	r4, r2, r0
 80027a2:	ea03 0501 	and.w	r5, r3, r1
 80027a6:	4620      	mov	r0, r4
 80027a8:	4629      	mov	r1, r5
 80027aa:	f04f 0200 	mov.w	r2, #0
 80027ae:	f04f 0300 	mov.w	r3, #0
 80027b2:	014b      	lsls	r3, r1, #5
 80027b4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80027b8:	0142      	lsls	r2, r0, #5
 80027ba:	4610      	mov	r0, r2
 80027bc:	4619      	mov	r1, r3
 80027be:	1b00      	subs	r0, r0, r4
 80027c0:	eb61 0105 	sbc.w	r1, r1, r5
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	f04f 0300 	mov.w	r3, #0
 80027cc:	018b      	lsls	r3, r1, #6
 80027ce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80027d2:	0182      	lsls	r2, r0, #6
 80027d4:	1a12      	subs	r2, r2, r0
 80027d6:	eb63 0301 	sbc.w	r3, r3, r1
 80027da:	f04f 0000 	mov.w	r0, #0
 80027de:	f04f 0100 	mov.w	r1, #0
 80027e2:	00d9      	lsls	r1, r3, #3
 80027e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80027e8:	00d0      	lsls	r0, r2, #3
 80027ea:	4602      	mov	r2, r0
 80027ec:	460b      	mov	r3, r1
 80027ee:	1912      	adds	r2, r2, r4
 80027f0:	eb45 0303 	adc.w	r3, r5, r3
 80027f4:	f04f 0000 	mov.w	r0, #0
 80027f8:	f04f 0100 	mov.w	r1, #0
 80027fc:	0299      	lsls	r1, r3, #10
 80027fe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002802:	0290      	lsls	r0, r2, #10
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	4610      	mov	r0, r2
 800280a:	4619      	mov	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	461a      	mov	r2, r3
 8002810:	f04f 0300 	mov.w	r3, #0
 8002814:	f7fd fd4c 	bl	80002b0 <__aeabi_uldivmod>
 8002818:	4602      	mov	r2, r0
 800281a:	460b      	mov	r3, r1
 800281c:	4613      	mov	r3, r2
 800281e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002820:	4b0a      	ldr	r3, [pc, #40]	; (800284c <HAL_RCC_GetSysClockFreq+0x160>)
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	0c1b      	lsrs	r3, r3, #16
 8002826:	f003 0303 	and.w	r3, r3, #3
 800282a:	3301      	adds	r3, #1
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	fbb2 f3f3 	udiv	r3, r2, r3
 8002838:	60bb      	str	r3, [r7, #8]
      break;
 800283a:	e002      	b.n	8002842 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800283c:	4b04      	ldr	r3, [pc, #16]	; (8002850 <HAL_RCC_GetSysClockFreq+0x164>)
 800283e:	60bb      	str	r3, [r7, #8]
      break;
 8002840:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002842:	68bb      	ldr	r3, [r7, #8]
}
 8002844:	4618      	mov	r0, r3
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bdb0      	pop	{r4, r5, r7, pc}
 800284c:	40023800 	.word	0x40023800
 8002850:	00f42400 	.word	0x00f42400
 8002854:	017d7840 	.word	0x017d7840

08002858 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800285c:	4b03      	ldr	r3, [pc, #12]	; (800286c <HAL_RCC_GetHCLKFreq+0x14>)
 800285e:	681b      	ldr	r3, [r3, #0]
}
 8002860:	4618      	mov	r0, r3
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	20000068 	.word	0x20000068

08002870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002874:	f7ff fff0 	bl	8002858 <HAL_RCC_GetHCLKFreq>
 8002878:	4602      	mov	r2, r0
 800287a:	4b05      	ldr	r3, [pc, #20]	; (8002890 <HAL_RCC_GetPCLK1Freq+0x20>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	0a9b      	lsrs	r3, r3, #10
 8002880:	f003 0307 	and.w	r3, r3, #7
 8002884:	4903      	ldr	r1, [pc, #12]	; (8002894 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002886:	5ccb      	ldrb	r3, [r1, r3]
 8002888:	fa22 f303 	lsr.w	r3, r2, r3
}
 800288c:	4618      	mov	r0, r3
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40023800 	.word	0x40023800
 8002894:	08004678 	.word	0x08004678

08002898 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800289c:	f7ff ffdc 	bl	8002858 <HAL_RCC_GetHCLKFreq>
 80028a0:	4602      	mov	r2, r0
 80028a2:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	0b5b      	lsrs	r3, r3, #13
 80028a8:	f003 0307 	and.w	r3, r3, #7
 80028ac:	4903      	ldr	r1, [pc, #12]	; (80028bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80028ae:	5ccb      	ldrb	r3, [r1, r3]
 80028b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40023800 	.word	0x40023800
 80028bc:	08004678 	.word	0x08004678

080028c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b088      	sub	sp, #32
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80028c8:	2300      	movs	r3, #0
 80028ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80028cc:	2300      	movs	r3, #0
 80028ce:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80028d0:	2300      	movs	r3, #0
 80028d2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80028d4:	2300      	movs	r3, #0
 80028d6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80028d8:	2300      	movs	r3, #0
 80028da:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d012      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80028e8:	4b69      	ldr	r3, [pc, #420]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	4a68      	ldr	r2, [pc, #416]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028ee:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80028f2:	6093      	str	r3, [r2, #8]
 80028f4:	4b66      	ldr	r3, [pc, #408]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028fc:	4964      	ldr	r1, [pc, #400]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800290a:	2301      	movs	r3, #1
 800290c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d017      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800291a:	4b5d      	ldr	r3, [pc, #372]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800291c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002920:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002928:	4959      	ldr	r1, [pc, #356]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800292a:	4313      	orrs	r3, r2
 800292c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002934:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002938:	d101      	bne.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800293a:	2301      	movs	r3, #1
 800293c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002946:	2301      	movs	r3, #1
 8002948:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d017      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002956:	4b4e      	ldr	r3, [pc, #312]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002958:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800295c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002964:	494a      	ldr	r1, [pc, #296]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002966:	4313      	orrs	r3, r2
 8002968:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002970:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002974:	d101      	bne.n	800297a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002976:	2301      	movs	r3, #1
 8002978:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002982:	2301      	movs	r3, #1
 8002984:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002992:	2301      	movs	r3, #1
 8002994:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0320 	and.w	r3, r3, #32
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 808b 	beq.w	8002aba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80029a4:	4b3a      	ldr	r3, [pc, #232]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a8:	4a39      	ldr	r2, [pc, #228]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ae:	6413      	str	r3, [r2, #64]	; 0x40
 80029b0:	4b37      	ldr	r3, [pc, #220]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b8:	60bb      	str	r3, [r7, #8]
 80029ba:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80029bc:	4b35      	ldr	r3, [pc, #212]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a34      	ldr	r2, [pc, #208]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80029c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029c8:	f7fe fcc6 	bl	8001358 <HAL_GetTick>
 80029cc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80029ce:	e008      	b.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029d0:	f7fe fcc2 	bl	8001358 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b64      	cmp	r3, #100	; 0x64
 80029dc:	d901      	bls.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e357      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80029e2:	4b2c      	ldr	r3, [pc, #176]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d0f0      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029ee:	4b28      	ldr	r3, [pc, #160]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029f6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d035      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d02e      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a0c:	4b20      	ldr	r3, [pc, #128]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a14:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a16:	4b1e      	ldr	r3, [pc, #120]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a1a:	4a1d      	ldr	r2, [pc, #116]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a20:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a22:	4b1b      	ldr	r3, [pc, #108]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a26:	4a1a      	ldr	r2, [pc, #104]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a2c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002a2e:	4a18      	ldr	r2, [pc, #96]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002a34:	4b16      	ldr	r3, [pc, #88]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a38:	f003 0301 	and.w	r3, r3, #1
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d114      	bne.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a40:	f7fe fc8a 	bl	8001358 <HAL_GetTick>
 8002a44:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a46:	e00a      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a48:	f7fe fc86 	bl	8001358 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e319      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a5e:	4b0c      	ldr	r3, [pc, #48]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d0ee      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a76:	d111      	bne.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002a78:	4b05      	ldr	r3, [pc, #20]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a84:	4b04      	ldr	r3, [pc, #16]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002a86:	400b      	ands	r3, r1
 8002a88:	4901      	ldr	r1, [pc, #4]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	608b      	str	r3, [r1, #8]
 8002a8e:	e00b      	b.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40007000 	.word	0x40007000
 8002a98:	0ffffcff 	.word	0x0ffffcff
 8002a9c:	4bb1      	ldr	r3, [pc, #708]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	4ab0      	ldr	r2, [pc, #704]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002aa2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002aa6:	6093      	str	r3, [r2, #8]
 8002aa8:	4bae      	ldr	r3, [pc, #696]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002aaa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ab4:	49ab      	ldr	r1, [pc, #684]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0310 	and.w	r3, r3, #16
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d010      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002ac6:	4ba7      	ldr	r3, [pc, #668]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002acc:	4aa5      	ldr	r2, [pc, #660]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ace:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ad2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002ad6:	4ba3      	ldr	r3, [pc, #652]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ad8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae0:	49a0      	ldr	r1, [pc, #640]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00a      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002af4:	4b9b      	ldr	r3, [pc, #620]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002afa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b02:	4998      	ldr	r1, [pc, #608]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00a      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b16:	4b93      	ldr	r3, [pc, #588]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b24:	498f      	ldr	r1, [pc, #572]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00a      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b38:	4b8a      	ldr	r3, [pc, #552]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b46:	4987      	ldr	r1, [pc, #540]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00a      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002b5a:	4b82      	ldr	r3, [pc, #520]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b60:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b68:	497e      	ldr	r1, [pc, #504]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00a      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b7c:	4b79      	ldr	r3, [pc, #484]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b82:	f023 0203 	bic.w	r2, r3, #3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8a:	4976      	ldr	r1, [pc, #472]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00a      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b9e:	4b71      	ldr	r3, [pc, #452]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ba4:	f023 020c 	bic.w	r2, r3, #12
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bac:	496d      	ldr	r1, [pc, #436]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00a      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bc0:	4b68      	ldr	r3, [pc, #416]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bc6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bce:	4965      	ldr	r1, [pc, #404]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00a      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002be2:	4b60      	ldr	r3, [pc, #384]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002be8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bf0:	495c      	ldr	r1, [pc, #368]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00a      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c04:	4b57      	ldr	r3, [pc, #348]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c12:	4954      	ldr	r1, [pc, #336]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00a      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002c26:	4b4f      	ldr	r3, [pc, #316]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c2c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c34:	494b      	ldr	r1, [pc, #300]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00a      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002c48:	4b46      	ldr	r3, [pc, #280]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c4e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c56:	4943      	ldr	r1, [pc, #268]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00a      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002c6a:	4b3e      	ldr	r3, [pc, #248]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c70:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c78:	493a      	ldr	r1, [pc, #232]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00a      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c8c:	4b35      	ldr	r3, [pc, #212]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c92:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c9a:	4932      	ldr	r1, [pc, #200]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d011      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002cae:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002cbc:	4929      	ldr	r1, [pc, #164]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002cc8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ccc:	d101      	bne.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0308 	and.w	r3, r3, #8
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00a      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002cee:	4b1d      	ldr	r3, [pc, #116]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cf4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cfc:	4919      	ldr	r1, [pc, #100]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d00b      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d10:	4b14      	ldr	r3, [pc, #80]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d16:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d20:	4910      	ldr	r1, [pc, #64]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d006      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 80d9 	beq.w	8002eee <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002d3c:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a08      	ldr	r2, [pc, #32]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002d46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d48:	f7fe fb06 	bl	8001358 <HAL_GetTick>
 8002d4c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d4e:	e00b      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002d50:	f7fe fb02 	bl	8001358 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b64      	cmp	r3, #100	; 0x64
 8002d5c:	d904      	bls.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e197      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002d62:	bf00      	nop
 8002d64:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d68:	4b6c      	ldr	r3, [pc, #432]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1ed      	bne.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d021      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d11d      	bne.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002d88:	4b64      	ldr	r3, [pc, #400]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d8e:	0c1b      	lsrs	r3, r3, #16
 8002d90:	f003 0303 	and.w	r3, r3, #3
 8002d94:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002d96:	4b61      	ldr	r3, [pc, #388]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d9c:	0e1b      	lsrs	r3, r3, #24
 8002d9e:	f003 030f 	and.w	r3, r3, #15
 8002da2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	019a      	lsls	r2, r3, #6
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	041b      	lsls	r3, r3, #16
 8002dae:	431a      	orrs	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	061b      	lsls	r3, r3, #24
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	071b      	lsls	r3, r3, #28
 8002dbc:	4957      	ldr	r1, [pc, #348]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d004      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dd8:	d00a      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d02e      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dee:	d129      	bne.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002df0:	4b4a      	ldr	r3, [pc, #296]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002df2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002df6:	0c1b      	lsrs	r3, r3, #16
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002dfe:	4b47      	ldr	r3, [pc, #284]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e04:	0f1b      	lsrs	r3, r3, #28
 8002e06:	f003 0307 	and.w	r3, r3, #7
 8002e0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	019a      	lsls	r2, r3, #6
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	041b      	lsls	r3, r3, #16
 8002e16:	431a      	orrs	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	061b      	lsls	r3, r3, #24
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	071b      	lsls	r3, r3, #28
 8002e24:	493d      	ldr	r1, [pc, #244]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002e2c:	4b3b      	ldr	r3, [pc, #236]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e32:	f023 021f 	bic.w	r2, r3, #31
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	4937      	ldr	r1, [pc, #220]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d01d      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e50:	4b32      	ldr	r3, [pc, #200]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e56:	0e1b      	lsrs	r3, r3, #24
 8002e58:	f003 030f 	and.w	r3, r3, #15
 8002e5c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002e5e:	4b2f      	ldr	r3, [pc, #188]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e64:	0f1b      	lsrs	r3, r3, #28
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	019a      	lsls	r2, r3, #6
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	041b      	lsls	r3, r3, #16
 8002e78:	431a      	orrs	r2, r3
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	061b      	lsls	r3, r3, #24
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	071b      	lsls	r3, r3, #28
 8002e84:	4925      	ldr	r1, [pc, #148]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d011      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	019a      	lsls	r2, r3, #6
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	041b      	lsls	r3, r3, #16
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	061b      	lsls	r3, r3, #24
 8002eac:	431a      	orrs	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	071b      	lsls	r3, r3, #28
 8002eb4:	4919      	ldr	r1, [pc, #100]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002ebc:	4b17      	ldr	r3, [pc, #92]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a16      	ldr	r2, [pc, #88]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ec2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ec6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ec8:	f7fe fa46 	bl	8001358 <HAL_GetTick>
 8002ecc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ece:	e008      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ed0:	f7fe fa42 	bl	8001358 <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	2b64      	cmp	r3, #100	; 0x64
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e0d7      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ee2:	4b0e      	ldr	r3, [pc, #56]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d0f0      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	f040 80cd 	bne.w	8003090 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002ef6:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a08      	ldr	r2, [pc, #32]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002efc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f02:	f7fe fa29 	bl	8001358 <HAL_GetTick>
 8002f06:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002f08:	e00a      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002f0a:	f7fe fa25 	bl	8001358 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b64      	cmp	r3, #100	; 0x64
 8002f16:	d903      	bls.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e0ba      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002f1c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002f20:	4b5e      	ldr	r3, [pc, #376]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f2c:	d0ed      	beq.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d009      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d02e      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d12a      	bne.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002f56:	4b51      	ldr	r3, [pc, #324]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f5c:	0c1b      	lsrs	r3, r3, #16
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002f64:	4b4d      	ldr	r3, [pc, #308]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f6a:	0f1b      	lsrs	r3, r3, #28
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	695b      	ldr	r3, [r3, #20]
 8002f76:	019a      	lsls	r2, r3, #6
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	041b      	lsls	r3, r3, #16
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	061b      	lsls	r3, r3, #24
 8002f84:	431a      	orrs	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	071b      	lsls	r3, r3, #28
 8002f8a:	4944      	ldr	r1, [pc, #272]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002f92:	4b42      	ldr	r3, [pc, #264]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f98:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	021b      	lsls	r3, r3, #8
 8002fa4:	493d      	ldr	r1, [pc, #244]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d022      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002fbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fc0:	d11d      	bne.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002fc2:	4b36      	ldr	r3, [pc, #216]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fc8:	0e1b      	lsrs	r3, r3, #24
 8002fca:	f003 030f 	and.w	r3, r3, #15
 8002fce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002fd0:	4b32      	ldr	r3, [pc, #200]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fd6:	0f1b      	lsrs	r3, r3, #28
 8002fd8:	f003 0307 	and.w	r3, r3, #7
 8002fdc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	019a      	lsls	r2, r3, #6
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	041b      	lsls	r3, r3, #16
 8002fea:	431a      	orrs	r2, r3
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	061b      	lsls	r3, r3, #24
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	071b      	lsls	r3, r3, #28
 8002ff6:	4929      	ldr	r1, [pc, #164]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0308 	and.w	r3, r3, #8
 8003006:	2b00      	cmp	r3, #0
 8003008:	d028      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800300a:	4b24      	ldr	r3, [pc, #144]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003010:	0e1b      	lsrs	r3, r3, #24
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003018:	4b20      	ldr	r3, [pc, #128]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800301a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800301e:	0c1b      	lsrs	r3, r3, #16
 8003020:	f003 0303 	and.w	r3, r3, #3
 8003024:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	019a      	lsls	r2, r3, #6
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	041b      	lsls	r3, r3, #16
 8003030:	431a      	orrs	r2, r3
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	061b      	lsls	r3, r3, #24
 8003036:	431a      	orrs	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	69db      	ldr	r3, [r3, #28]
 800303c:	071b      	lsls	r3, r3, #28
 800303e:	4917      	ldr	r1, [pc, #92]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003040:	4313      	orrs	r3, r2
 8003042:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003046:	4b15      	ldr	r3, [pc, #84]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003048:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800304c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003054:	4911      	ldr	r1, [pc, #68]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003056:	4313      	orrs	r3, r2
 8003058:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800305c:	4b0f      	ldr	r3, [pc, #60]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a0e      	ldr	r2, [pc, #56]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003066:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003068:	f7fe f976 	bl	8001358 <HAL_GetTick>
 800306c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003070:	f7fe f972 	bl	8001358 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b64      	cmp	r3, #100	; 0x64
 800307c:	d901      	bls.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e007      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003082:	4b06      	ldr	r3, [pc, #24]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800308a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800308e:	d1ef      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3720      	adds	r7, #32
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40023800 	.word	0x40023800

080030a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e040      	b.n	8003134 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d106      	bne.n	80030c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f7fe f806 	bl	80010d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2224      	movs	r2, #36	; 0x24
 80030cc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0201 	bic.w	r2, r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 fa38 	bl	8003554 <UART_SetConfig>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d101      	bne.n	80030ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e022      	b.n	8003134 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d002      	beq.n	80030fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 fc8e 	bl	8003a18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800310a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800311a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0201 	orr.w	r2, r2, #1
 800312a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 fd15 	bl	8003b5c <UART_CheckIdleState>
 8003132:	4603      	mov	r3, r0
}
 8003134:	4618      	mov	r0, r3
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800315c:	69fa      	ldr	r2, [r7, #28]
 800315e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003162:	4013      	ands	r3, r2
 8003164:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d113      	bne.n	8003194 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f003 0320 	and.w	r3, r3, #32
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00e      	beq.n	8003194 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	f003 0320 	and.w	r3, r3, #32
 800317c:	2b00      	cmp	r3, #0
 800317e:	d009      	beq.n	8003194 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 81b9 	beq.w	80034fc <HAL_UART_IRQHandler+0x3c0>
      {
        huart->RxISR(huart);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	4798      	blx	r3
      }
      return;
 8003192:	e1b3      	b.n	80034fc <HAL_UART_IRQHandler+0x3c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	2b00      	cmp	r3, #0
 8003198:	f000 80e3 	beq.w	8003362 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d105      	bne.n	80031b2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80031a6:	69ba      	ldr	r2, [r7, #24]
 80031a8:	4ba5      	ldr	r3, [pc, #660]	; (8003440 <HAL_UART_IRQHandler+0x304>)
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 80d8 	beq.w	8003362 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d010      	beq.n	80031de <HAL_UART_IRQHandler+0xa2>
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00b      	beq.n	80031de <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2201      	movs	r2, #1
 80031cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031d4:	f043 0201 	orr.w	r2, r3, #1
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d010      	beq.n	800320a <HAL_UART_IRQHandler+0xce>
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00b      	beq.n	800320a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2202      	movs	r2, #2
 80031f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003200:	f043 0204 	orr.w	r2, r3, #4
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	f003 0304 	and.w	r3, r3, #4
 8003210:	2b00      	cmp	r3, #0
 8003212:	d010      	beq.n	8003236 <HAL_UART_IRQHandler+0xfa>
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00b      	beq.n	8003236 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2204      	movs	r2, #4
 8003224:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800322c:	f043 0202 	orr.w	r2, r3, #2
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	f003 0308 	and.w	r3, r3, #8
 800323c:	2b00      	cmp	r3, #0
 800323e:	d015      	beq.n	800326c <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	f003 0320 	and.w	r3, r3, #32
 8003246:	2b00      	cmp	r3, #0
 8003248:	d104      	bne.n	8003254 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00b      	beq.n	800326c <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2208      	movs	r2, #8
 800325a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003262:	f043 0208 	orr.w	r2, r3, #8
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003272:	2b00      	cmp	r3, #0
 8003274:	d011      	beq.n	800329a <HAL_UART_IRQHandler+0x15e>
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00c      	beq.n	800329a <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003288:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003290:	f043 0220 	orr.w	r2, r3, #32
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f000 812d 	beq.w	8003500 <HAL_UART_IRQHandler+0x3c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	f003 0320 	and.w	r3, r3, #32
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00c      	beq.n	80032ca <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	f003 0320 	and.w	r3, r3, #32
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d007      	beq.n	80032ca <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d003      	beq.n	80032ca <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032d0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032dc:	2b40      	cmp	r3, #64	; 0x40
 80032de:	d004      	beq.n	80032ea <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d031      	beq.n	800334e <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 fce5 	bl	8003cba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032fa:	2b40      	cmp	r3, #64	; 0x40
 80032fc:	d123      	bne.n	8003346 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800330c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003312:	2b00      	cmp	r3, #0
 8003314:	d013      	beq.n	800333e <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800331a:	4a4a      	ldr	r2, [pc, #296]	; (8003444 <HAL_UART_IRQHandler+0x308>)
 800331c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003322:	4618      	mov	r0, r3
 8003324:	f7fe fc51 	bl	8001bca <HAL_DMA_Abort_IT>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d017      	beq.n	800335e <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003338:	4610      	mov	r0, r2
 800333a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800333c:	e00f      	b.n	800335e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f8f2 	bl	8003528 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003344:	e00b      	b.n	800335e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 f8ee 	bl	8003528 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800334c:	e007      	b.n	800335e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 f8ea 	bl	8003528 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800335c:	e0d0      	b.n	8003500 <HAL_UART_IRQHandler+0x3c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800335e:	bf00      	nop
    return;
 8003360:	e0ce      	b.n	8003500 <HAL_UART_IRQHandler+0x3c4>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003366:	2b01      	cmp	r3, #1
 8003368:	f040 80a7 	bne.w	80034ba <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	f003 0310 	and.w	r3, r3, #16
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 80a1 	beq.w	80034ba <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	f003 0310 	and.w	r3, r3, #16
 800337e:	2b00      	cmp	r3, #0
 8003380:	f000 809b 	beq.w	80034ba <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2210      	movs	r2, #16
 800338a:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003396:	2b40      	cmp	r3, #64	; 0x40
 8003398:	d156      	bne.n	8003448 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80033a4:	893b      	ldrh	r3, [r7, #8]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 80ac 	beq.w	8003504 <HAL_UART_IRQHandler+0x3c8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80033b2:	893a      	ldrh	r2, [r7, #8]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	f080 80a5 	bcs.w	8003504 <HAL_UART_IRQHandler+0x3c8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	893a      	ldrh	r2, [r7, #8]
 80033be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c6:	69db      	ldr	r3, [r3, #28]
 80033c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033cc:	d02a      	beq.n	8003424 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033dc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0201 	bic.w	r2, r2, #1
 80033ec:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033fc:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2220      	movs	r2, #32
 8003402:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0210 	bic.w	r2, r2, #16
 8003418:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341e:	4618      	mov	r0, r3
 8003420:	f7fe fb63 	bl	8001aea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003430:	b29b      	uxth	r3, r3
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	b29b      	uxth	r3, r3
 8003436:	4619      	mov	r1, r3
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 f87f 	bl	800353c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800343e:	e061      	b.n	8003504 <HAL_UART_IRQHandler+0x3c8>
 8003440:	04000120 	.word	0x04000120
 8003444:	08003d19 	.word	0x08003d19
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003454:	b29b      	uxth	r3, r3
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003460:	b29b      	uxth	r3, r3
 8003462:	2b00      	cmp	r3, #0
 8003464:	d050      	beq.n	8003508 <HAL_UART_IRQHandler+0x3cc>
          && (nb_rx_data > 0U))
 8003466:	897b      	ldrh	r3, [r7, #10]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d04d      	beq.n	8003508 <HAL_UART_IRQHandler+0x3cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800347a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0201 	bic.w	r2, r2, #1
 800348a:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2220      	movs	r2, #32
 8003490:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0210 	bic.w	r2, r2, #16
 80034ac:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034ae:	897b      	ldrh	r3, [r7, #10]
 80034b0:	4619      	mov	r1, r3
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f842 	bl	800353c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80034b8:	e026      	b.n	8003508 <HAL_UART_IRQHandler+0x3cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00d      	beq.n	80034e0 <HAL_UART_IRQHandler+0x3a4>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d008      	beq.n	80034e0 <HAL_UART_IRQHandler+0x3a4>
  {
    if (huart->TxISR != NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d01a      	beq.n	800350c <HAL_UART_IRQHandler+0x3d0>
    {
      huart->TxISR(huart);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	4798      	blx	r3
    }
    return;
 80034de:	e015      	b.n	800350c <HAL_UART_IRQHandler+0x3d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d011      	beq.n	800350e <HAL_UART_IRQHandler+0x3d2>
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00c      	beq.n	800350e <HAL_UART_IRQHandler+0x3d2>
  {
    UART_EndTransmit_IT(huart);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 fc25 	bl	8003d44 <UART_EndTransmit_IT>
    return;
 80034fa:	e008      	b.n	800350e <HAL_UART_IRQHandler+0x3d2>
      return;
 80034fc:	bf00      	nop
 80034fe:	e006      	b.n	800350e <HAL_UART_IRQHandler+0x3d2>
    return;
 8003500:	bf00      	nop
 8003502:	e004      	b.n	800350e <HAL_UART_IRQHandler+0x3d2>
      return;
 8003504:	bf00      	nop
 8003506:	e002      	b.n	800350e <HAL_UART_IRQHandler+0x3d2>
      return;
 8003508:	bf00      	nop
 800350a:	e000      	b.n	800350e <HAL_UART_IRQHandler+0x3d2>
    return;
 800350c:	bf00      	nop
  }

}
 800350e:	3720      	adds	r7, #32
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	460b      	mov	r3, r1
 8003546:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b088      	sub	sp, #32
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800355c:	2300      	movs	r3, #0
 800355e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	431a      	orrs	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	431a      	orrs	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	4313      	orrs	r3, r2
 8003576:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	4ba7      	ldr	r3, [pc, #668]	; (800381c <UART_SetConfig+0x2c8>)
 8003580:	4013      	ands	r3, r2
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	6812      	ldr	r2, [r2, #0]
 8003586:	6979      	ldr	r1, [r7, #20]
 8003588:	430b      	orrs	r3, r1
 800358a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a1b      	ldr	r3, [r3, #32]
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a95      	ldr	r2, [pc, #596]	; (8003820 <UART_SetConfig+0x2cc>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d120      	bne.n	8003612 <UART_SetConfig+0xbe>
 80035d0:	4b94      	ldr	r3, [pc, #592]	; (8003824 <UART_SetConfig+0x2d0>)
 80035d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d6:	f003 0303 	and.w	r3, r3, #3
 80035da:	2b03      	cmp	r3, #3
 80035dc:	d816      	bhi.n	800360c <UART_SetConfig+0xb8>
 80035de:	a201      	add	r2, pc, #4	; (adr r2, 80035e4 <UART_SetConfig+0x90>)
 80035e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e4:	080035f5 	.word	0x080035f5
 80035e8:	08003601 	.word	0x08003601
 80035ec:	080035fb 	.word	0x080035fb
 80035f0:	08003607 	.word	0x08003607
 80035f4:	2301      	movs	r3, #1
 80035f6:	77fb      	strb	r3, [r7, #31]
 80035f8:	e14f      	b.n	800389a <UART_SetConfig+0x346>
 80035fa:	2302      	movs	r3, #2
 80035fc:	77fb      	strb	r3, [r7, #31]
 80035fe:	e14c      	b.n	800389a <UART_SetConfig+0x346>
 8003600:	2304      	movs	r3, #4
 8003602:	77fb      	strb	r3, [r7, #31]
 8003604:	e149      	b.n	800389a <UART_SetConfig+0x346>
 8003606:	2308      	movs	r3, #8
 8003608:	77fb      	strb	r3, [r7, #31]
 800360a:	e146      	b.n	800389a <UART_SetConfig+0x346>
 800360c:	2310      	movs	r3, #16
 800360e:	77fb      	strb	r3, [r7, #31]
 8003610:	e143      	b.n	800389a <UART_SetConfig+0x346>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a84      	ldr	r2, [pc, #528]	; (8003828 <UART_SetConfig+0x2d4>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d132      	bne.n	8003682 <UART_SetConfig+0x12e>
 800361c:	4b81      	ldr	r3, [pc, #516]	; (8003824 <UART_SetConfig+0x2d0>)
 800361e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003622:	f003 030c 	and.w	r3, r3, #12
 8003626:	2b0c      	cmp	r3, #12
 8003628:	d828      	bhi.n	800367c <UART_SetConfig+0x128>
 800362a:	a201      	add	r2, pc, #4	; (adr r2, 8003630 <UART_SetConfig+0xdc>)
 800362c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003630:	08003665 	.word	0x08003665
 8003634:	0800367d 	.word	0x0800367d
 8003638:	0800367d 	.word	0x0800367d
 800363c:	0800367d 	.word	0x0800367d
 8003640:	08003671 	.word	0x08003671
 8003644:	0800367d 	.word	0x0800367d
 8003648:	0800367d 	.word	0x0800367d
 800364c:	0800367d 	.word	0x0800367d
 8003650:	0800366b 	.word	0x0800366b
 8003654:	0800367d 	.word	0x0800367d
 8003658:	0800367d 	.word	0x0800367d
 800365c:	0800367d 	.word	0x0800367d
 8003660:	08003677 	.word	0x08003677
 8003664:	2300      	movs	r3, #0
 8003666:	77fb      	strb	r3, [r7, #31]
 8003668:	e117      	b.n	800389a <UART_SetConfig+0x346>
 800366a:	2302      	movs	r3, #2
 800366c:	77fb      	strb	r3, [r7, #31]
 800366e:	e114      	b.n	800389a <UART_SetConfig+0x346>
 8003670:	2304      	movs	r3, #4
 8003672:	77fb      	strb	r3, [r7, #31]
 8003674:	e111      	b.n	800389a <UART_SetConfig+0x346>
 8003676:	2308      	movs	r3, #8
 8003678:	77fb      	strb	r3, [r7, #31]
 800367a:	e10e      	b.n	800389a <UART_SetConfig+0x346>
 800367c:	2310      	movs	r3, #16
 800367e:	77fb      	strb	r3, [r7, #31]
 8003680:	e10b      	b.n	800389a <UART_SetConfig+0x346>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a69      	ldr	r2, [pc, #420]	; (800382c <UART_SetConfig+0x2d8>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d120      	bne.n	80036ce <UART_SetConfig+0x17a>
 800368c:	4b65      	ldr	r3, [pc, #404]	; (8003824 <UART_SetConfig+0x2d0>)
 800368e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003692:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003696:	2b30      	cmp	r3, #48	; 0x30
 8003698:	d013      	beq.n	80036c2 <UART_SetConfig+0x16e>
 800369a:	2b30      	cmp	r3, #48	; 0x30
 800369c:	d814      	bhi.n	80036c8 <UART_SetConfig+0x174>
 800369e:	2b20      	cmp	r3, #32
 80036a0:	d009      	beq.n	80036b6 <UART_SetConfig+0x162>
 80036a2:	2b20      	cmp	r3, #32
 80036a4:	d810      	bhi.n	80036c8 <UART_SetConfig+0x174>
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d002      	beq.n	80036b0 <UART_SetConfig+0x15c>
 80036aa:	2b10      	cmp	r3, #16
 80036ac:	d006      	beq.n	80036bc <UART_SetConfig+0x168>
 80036ae:	e00b      	b.n	80036c8 <UART_SetConfig+0x174>
 80036b0:	2300      	movs	r3, #0
 80036b2:	77fb      	strb	r3, [r7, #31]
 80036b4:	e0f1      	b.n	800389a <UART_SetConfig+0x346>
 80036b6:	2302      	movs	r3, #2
 80036b8:	77fb      	strb	r3, [r7, #31]
 80036ba:	e0ee      	b.n	800389a <UART_SetConfig+0x346>
 80036bc:	2304      	movs	r3, #4
 80036be:	77fb      	strb	r3, [r7, #31]
 80036c0:	e0eb      	b.n	800389a <UART_SetConfig+0x346>
 80036c2:	2308      	movs	r3, #8
 80036c4:	77fb      	strb	r3, [r7, #31]
 80036c6:	e0e8      	b.n	800389a <UART_SetConfig+0x346>
 80036c8:	2310      	movs	r3, #16
 80036ca:	77fb      	strb	r3, [r7, #31]
 80036cc:	e0e5      	b.n	800389a <UART_SetConfig+0x346>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a57      	ldr	r2, [pc, #348]	; (8003830 <UART_SetConfig+0x2dc>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d120      	bne.n	800371a <UART_SetConfig+0x1c6>
 80036d8:	4b52      	ldr	r3, [pc, #328]	; (8003824 <UART_SetConfig+0x2d0>)
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80036e2:	2bc0      	cmp	r3, #192	; 0xc0
 80036e4:	d013      	beq.n	800370e <UART_SetConfig+0x1ba>
 80036e6:	2bc0      	cmp	r3, #192	; 0xc0
 80036e8:	d814      	bhi.n	8003714 <UART_SetConfig+0x1c0>
 80036ea:	2b80      	cmp	r3, #128	; 0x80
 80036ec:	d009      	beq.n	8003702 <UART_SetConfig+0x1ae>
 80036ee:	2b80      	cmp	r3, #128	; 0x80
 80036f0:	d810      	bhi.n	8003714 <UART_SetConfig+0x1c0>
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d002      	beq.n	80036fc <UART_SetConfig+0x1a8>
 80036f6:	2b40      	cmp	r3, #64	; 0x40
 80036f8:	d006      	beq.n	8003708 <UART_SetConfig+0x1b4>
 80036fa:	e00b      	b.n	8003714 <UART_SetConfig+0x1c0>
 80036fc:	2300      	movs	r3, #0
 80036fe:	77fb      	strb	r3, [r7, #31]
 8003700:	e0cb      	b.n	800389a <UART_SetConfig+0x346>
 8003702:	2302      	movs	r3, #2
 8003704:	77fb      	strb	r3, [r7, #31]
 8003706:	e0c8      	b.n	800389a <UART_SetConfig+0x346>
 8003708:	2304      	movs	r3, #4
 800370a:	77fb      	strb	r3, [r7, #31]
 800370c:	e0c5      	b.n	800389a <UART_SetConfig+0x346>
 800370e:	2308      	movs	r3, #8
 8003710:	77fb      	strb	r3, [r7, #31]
 8003712:	e0c2      	b.n	800389a <UART_SetConfig+0x346>
 8003714:	2310      	movs	r3, #16
 8003716:	77fb      	strb	r3, [r7, #31]
 8003718:	e0bf      	b.n	800389a <UART_SetConfig+0x346>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a45      	ldr	r2, [pc, #276]	; (8003834 <UART_SetConfig+0x2e0>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d125      	bne.n	8003770 <UART_SetConfig+0x21c>
 8003724:	4b3f      	ldr	r3, [pc, #252]	; (8003824 <UART_SetConfig+0x2d0>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800372a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800372e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003732:	d017      	beq.n	8003764 <UART_SetConfig+0x210>
 8003734:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003738:	d817      	bhi.n	800376a <UART_SetConfig+0x216>
 800373a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800373e:	d00b      	beq.n	8003758 <UART_SetConfig+0x204>
 8003740:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003744:	d811      	bhi.n	800376a <UART_SetConfig+0x216>
 8003746:	2b00      	cmp	r3, #0
 8003748:	d003      	beq.n	8003752 <UART_SetConfig+0x1fe>
 800374a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800374e:	d006      	beq.n	800375e <UART_SetConfig+0x20a>
 8003750:	e00b      	b.n	800376a <UART_SetConfig+0x216>
 8003752:	2300      	movs	r3, #0
 8003754:	77fb      	strb	r3, [r7, #31]
 8003756:	e0a0      	b.n	800389a <UART_SetConfig+0x346>
 8003758:	2302      	movs	r3, #2
 800375a:	77fb      	strb	r3, [r7, #31]
 800375c:	e09d      	b.n	800389a <UART_SetConfig+0x346>
 800375e:	2304      	movs	r3, #4
 8003760:	77fb      	strb	r3, [r7, #31]
 8003762:	e09a      	b.n	800389a <UART_SetConfig+0x346>
 8003764:	2308      	movs	r3, #8
 8003766:	77fb      	strb	r3, [r7, #31]
 8003768:	e097      	b.n	800389a <UART_SetConfig+0x346>
 800376a:	2310      	movs	r3, #16
 800376c:	77fb      	strb	r3, [r7, #31]
 800376e:	e094      	b.n	800389a <UART_SetConfig+0x346>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a30      	ldr	r2, [pc, #192]	; (8003838 <UART_SetConfig+0x2e4>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d125      	bne.n	80037c6 <UART_SetConfig+0x272>
 800377a:	4b2a      	ldr	r3, [pc, #168]	; (8003824 <UART_SetConfig+0x2d0>)
 800377c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003780:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003784:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003788:	d017      	beq.n	80037ba <UART_SetConfig+0x266>
 800378a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800378e:	d817      	bhi.n	80037c0 <UART_SetConfig+0x26c>
 8003790:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003794:	d00b      	beq.n	80037ae <UART_SetConfig+0x25a>
 8003796:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800379a:	d811      	bhi.n	80037c0 <UART_SetConfig+0x26c>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <UART_SetConfig+0x254>
 80037a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a4:	d006      	beq.n	80037b4 <UART_SetConfig+0x260>
 80037a6:	e00b      	b.n	80037c0 <UART_SetConfig+0x26c>
 80037a8:	2301      	movs	r3, #1
 80037aa:	77fb      	strb	r3, [r7, #31]
 80037ac:	e075      	b.n	800389a <UART_SetConfig+0x346>
 80037ae:	2302      	movs	r3, #2
 80037b0:	77fb      	strb	r3, [r7, #31]
 80037b2:	e072      	b.n	800389a <UART_SetConfig+0x346>
 80037b4:	2304      	movs	r3, #4
 80037b6:	77fb      	strb	r3, [r7, #31]
 80037b8:	e06f      	b.n	800389a <UART_SetConfig+0x346>
 80037ba:	2308      	movs	r3, #8
 80037bc:	77fb      	strb	r3, [r7, #31]
 80037be:	e06c      	b.n	800389a <UART_SetConfig+0x346>
 80037c0:	2310      	movs	r3, #16
 80037c2:	77fb      	strb	r3, [r7, #31]
 80037c4:	e069      	b.n	800389a <UART_SetConfig+0x346>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a1c      	ldr	r2, [pc, #112]	; (800383c <UART_SetConfig+0x2e8>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d137      	bne.n	8003840 <UART_SetConfig+0x2ec>
 80037d0:	4b14      	ldr	r3, [pc, #80]	; (8003824 <UART_SetConfig+0x2d0>)
 80037d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037d6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80037da:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80037de:	d017      	beq.n	8003810 <UART_SetConfig+0x2bc>
 80037e0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80037e4:	d817      	bhi.n	8003816 <UART_SetConfig+0x2c2>
 80037e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037ea:	d00b      	beq.n	8003804 <UART_SetConfig+0x2b0>
 80037ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037f0:	d811      	bhi.n	8003816 <UART_SetConfig+0x2c2>
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <UART_SetConfig+0x2aa>
 80037f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037fa:	d006      	beq.n	800380a <UART_SetConfig+0x2b6>
 80037fc:	e00b      	b.n	8003816 <UART_SetConfig+0x2c2>
 80037fe:	2300      	movs	r3, #0
 8003800:	77fb      	strb	r3, [r7, #31]
 8003802:	e04a      	b.n	800389a <UART_SetConfig+0x346>
 8003804:	2302      	movs	r3, #2
 8003806:	77fb      	strb	r3, [r7, #31]
 8003808:	e047      	b.n	800389a <UART_SetConfig+0x346>
 800380a:	2304      	movs	r3, #4
 800380c:	77fb      	strb	r3, [r7, #31]
 800380e:	e044      	b.n	800389a <UART_SetConfig+0x346>
 8003810:	2308      	movs	r3, #8
 8003812:	77fb      	strb	r3, [r7, #31]
 8003814:	e041      	b.n	800389a <UART_SetConfig+0x346>
 8003816:	2310      	movs	r3, #16
 8003818:	77fb      	strb	r3, [r7, #31]
 800381a:	e03e      	b.n	800389a <UART_SetConfig+0x346>
 800381c:	efff69f3 	.word	0xefff69f3
 8003820:	40011000 	.word	0x40011000
 8003824:	40023800 	.word	0x40023800
 8003828:	40004400 	.word	0x40004400
 800382c:	40004800 	.word	0x40004800
 8003830:	40004c00 	.word	0x40004c00
 8003834:	40005000 	.word	0x40005000
 8003838:	40011400 	.word	0x40011400
 800383c:	40007800 	.word	0x40007800
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a71      	ldr	r2, [pc, #452]	; (8003a0c <UART_SetConfig+0x4b8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d125      	bne.n	8003896 <UART_SetConfig+0x342>
 800384a:	4b71      	ldr	r3, [pc, #452]	; (8003a10 <UART_SetConfig+0x4bc>)
 800384c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003850:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003854:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003858:	d017      	beq.n	800388a <UART_SetConfig+0x336>
 800385a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800385e:	d817      	bhi.n	8003890 <UART_SetConfig+0x33c>
 8003860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003864:	d00b      	beq.n	800387e <UART_SetConfig+0x32a>
 8003866:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800386a:	d811      	bhi.n	8003890 <UART_SetConfig+0x33c>
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <UART_SetConfig+0x324>
 8003870:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003874:	d006      	beq.n	8003884 <UART_SetConfig+0x330>
 8003876:	e00b      	b.n	8003890 <UART_SetConfig+0x33c>
 8003878:	2300      	movs	r3, #0
 800387a:	77fb      	strb	r3, [r7, #31]
 800387c:	e00d      	b.n	800389a <UART_SetConfig+0x346>
 800387e:	2302      	movs	r3, #2
 8003880:	77fb      	strb	r3, [r7, #31]
 8003882:	e00a      	b.n	800389a <UART_SetConfig+0x346>
 8003884:	2304      	movs	r3, #4
 8003886:	77fb      	strb	r3, [r7, #31]
 8003888:	e007      	b.n	800389a <UART_SetConfig+0x346>
 800388a:	2308      	movs	r3, #8
 800388c:	77fb      	strb	r3, [r7, #31]
 800388e:	e004      	b.n	800389a <UART_SetConfig+0x346>
 8003890:	2310      	movs	r3, #16
 8003892:	77fb      	strb	r3, [r7, #31]
 8003894:	e001      	b.n	800389a <UART_SetConfig+0x346>
 8003896:	2310      	movs	r3, #16
 8003898:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038a2:	d15b      	bne.n	800395c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80038a4:	7ffb      	ldrb	r3, [r7, #31]
 80038a6:	2b08      	cmp	r3, #8
 80038a8:	d827      	bhi.n	80038fa <UART_SetConfig+0x3a6>
 80038aa:	a201      	add	r2, pc, #4	; (adr r2, 80038b0 <UART_SetConfig+0x35c>)
 80038ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b0:	080038d5 	.word	0x080038d5
 80038b4:	080038dd 	.word	0x080038dd
 80038b8:	080038e5 	.word	0x080038e5
 80038bc:	080038fb 	.word	0x080038fb
 80038c0:	080038eb 	.word	0x080038eb
 80038c4:	080038fb 	.word	0x080038fb
 80038c8:	080038fb 	.word	0x080038fb
 80038cc:	080038fb 	.word	0x080038fb
 80038d0:	080038f3 	.word	0x080038f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038d4:	f7fe ffcc 	bl	8002870 <HAL_RCC_GetPCLK1Freq>
 80038d8:	61b8      	str	r0, [r7, #24]
        break;
 80038da:	e013      	b.n	8003904 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038dc:	f7fe ffdc 	bl	8002898 <HAL_RCC_GetPCLK2Freq>
 80038e0:	61b8      	str	r0, [r7, #24]
        break;
 80038e2:	e00f      	b.n	8003904 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038e4:	4b4b      	ldr	r3, [pc, #300]	; (8003a14 <UART_SetConfig+0x4c0>)
 80038e6:	61bb      	str	r3, [r7, #24]
        break;
 80038e8:	e00c      	b.n	8003904 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038ea:	f7fe feff 	bl	80026ec <HAL_RCC_GetSysClockFreq>
 80038ee:	61b8      	str	r0, [r7, #24]
        break;
 80038f0:	e008      	b.n	8003904 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038f6:	61bb      	str	r3, [r7, #24]
        break;
 80038f8:	e004      	b.n	8003904 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	77bb      	strb	r3, [r7, #30]
        break;
 8003902:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d074      	beq.n	80039f4 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	005a      	lsls	r2, r3, #1
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	085b      	lsrs	r3, r3, #1
 8003914:	441a      	add	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	fbb2 f3f3 	udiv	r3, r2, r3
 800391e:	b29b      	uxth	r3, r3
 8003920:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	2b0f      	cmp	r3, #15
 8003926:	d916      	bls.n	8003956 <UART_SetConfig+0x402>
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800392e:	d212      	bcs.n	8003956 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	b29b      	uxth	r3, r3
 8003934:	f023 030f 	bic.w	r3, r3, #15
 8003938:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	085b      	lsrs	r3, r3, #1
 800393e:	b29b      	uxth	r3, r3
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	b29a      	uxth	r2, r3
 8003946:	89fb      	ldrh	r3, [r7, #14]
 8003948:	4313      	orrs	r3, r2
 800394a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	89fa      	ldrh	r2, [r7, #14]
 8003952:	60da      	str	r2, [r3, #12]
 8003954:	e04e      	b.n	80039f4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	77bb      	strb	r3, [r7, #30]
 800395a:	e04b      	b.n	80039f4 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800395c:	7ffb      	ldrb	r3, [r7, #31]
 800395e:	2b08      	cmp	r3, #8
 8003960:	d827      	bhi.n	80039b2 <UART_SetConfig+0x45e>
 8003962:	a201      	add	r2, pc, #4	; (adr r2, 8003968 <UART_SetConfig+0x414>)
 8003964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003968:	0800398d 	.word	0x0800398d
 800396c:	08003995 	.word	0x08003995
 8003970:	0800399d 	.word	0x0800399d
 8003974:	080039b3 	.word	0x080039b3
 8003978:	080039a3 	.word	0x080039a3
 800397c:	080039b3 	.word	0x080039b3
 8003980:	080039b3 	.word	0x080039b3
 8003984:	080039b3 	.word	0x080039b3
 8003988:	080039ab 	.word	0x080039ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800398c:	f7fe ff70 	bl	8002870 <HAL_RCC_GetPCLK1Freq>
 8003990:	61b8      	str	r0, [r7, #24]
        break;
 8003992:	e013      	b.n	80039bc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003994:	f7fe ff80 	bl	8002898 <HAL_RCC_GetPCLK2Freq>
 8003998:	61b8      	str	r0, [r7, #24]
        break;
 800399a:	e00f      	b.n	80039bc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800399c:	4b1d      	ldr	r3, [pc, #116]	; (8003a14 <UART_SetConfig+0x4c0>)
 800399e:	61bb      	str	r3, [r7, #24]
        break;
 80039a0:	e00c      	b.n	80039bc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039a2:	f7fe fea3 	bl	80026ec <HAL_RCC_GetSysClockFreq>
 80039a6:	61b8      	str	r0, [r7, #24]
        break;
 80039a8:	e008      	b.n	80039bc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039ae:	61bb      	str	r3, [r7, #24]
        break;
 80039b0:	e004      	b.n	80039bc <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	77bb      	strb	r3, [r7, #30]
        break;
 80039ba:	bf00      	nop
    }

    if (pclk != 0U)
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d018      	beq.n	80039f4 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	085a      	lsrs	r2, r3, #1
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	441a      	add	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	2b0f      	cmp	r3, #15
 80039dc:	d908      	bls.n	80039f0 <UART_SetConfig+0x49c>
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e4:	d204      	bcs.n	80039f0 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	60da      	str	r2, [r3, #12]
 80039ee:	e001      	b.n	80039f4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003a00:	7fbb      	ldrb	r3, [r7, #30]
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3720      	adds	r7, #32
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	40007c00 	.word	0x40007c00
 8003a10:	40023800 	.word	0x40023800
 8003a14:	00f42400 	.word	0x00f42400

08003a18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a24:	f003 0301 	and.w	r3, r3, #1
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00a      	beq.n	8003a42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00a      	beq.n	8003a64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a68:	f003 0304 	and.w	r3, r3, #4
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00a      	beq.n	8003a86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8a:	f003 0308 	and.w	r3, r3, #8
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d00a      	beq.n	8003aa8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aac:	f003 0310 	and.w	r3, r3, #16
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00a      	beq.n	8003aca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ace:	f003 0320 	and.w	r3, r3, #32
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00a      	beq.n	8003aec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d01a      	beq.n	8003b2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b16:	d10a      	bne.n	8003b2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00a      	beq.n	8003b50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	605a      	str	r2, [r3, #4]
  }
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af02      	add	r7, sp, #8
 8003b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b6c:	f7fd fbf4 	bl	8001358 <HAL_GetTick>
 8003b70:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0308 	and.w	r3, r3, #8
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d10e      	bne.n	8003b9e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f817 	bl	8003bc2 <UART_WaitOnFlagUntilTimeout>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e00d      	b.n	8003bba <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2220      	movs	r2, #32
 8003ba2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b084      	sub	sp, #16
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	60f8      	str	r0, [r7, #12]
 8003bca:	60b9      	str	r1, [r7, #8]
 8003bcc:	603b      	str	r3, [r7, #0]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bd2:	e05e      	b.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bda:	d05a      	beq.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bdc:	f7fd fbbc 	bl	8001358 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d302      	bcc.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d11b      	bne.n	8003c2a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c00:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689a      	ldr	r2, [r3, #8]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 0201 	bic.w	r2, r2, #1
 8003c10:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2220      	movs	r2, #32
 8003c16:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2220      	movs	r2, #32
 8003c1c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e043      	b.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d02c      	beq.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c46:	d124      	bne.n	8003c92 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c50:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c60:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689a      	ldr	r2, [r3, #8]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0201 	bic.w	r2, r2, #1
 8003c70:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2220      	movs	r2, #32
 8003c76:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2220      	movs	r2, #32
 8003c82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e00f      	b.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	69da      	ldr	r2, [r3, #28]
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	bf0c      	ite	eq
 8003ca2:	2301      	moveq	r3, #1
 8003ca4:	2300      	movne	r3, #0
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	461a      	mov	r2, r3
 8003caa:	79fb      	ldrb	r3, [r7, #7]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d091      	beq.n	8003bd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cba:	b480      	push	{r7}
 8003cbc:	b083      	sub	sp, #12
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003cd0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f022 0201 	bic.w	r2, r2, #1
 8003ce0:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d107      	bne.n	8003cfa <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0210 	bic.w	r2, r2, #16
 8003cf8:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f7ff fbf6 	bl	8003528 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d3c:	bf00      	nop
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d5a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f7ff fbd3 	bl	8003514 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d6e:	bf00      	nop
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
	...

08003d78 <__errno>:
 8003d78:	4b01      	ldr	r3, [pc, #4]	; (8003d80 <__errno+0x8>)
 8003d7a:	6818      	ldr	r0, [r3, #0]
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	20000074 	.word	0x20000074

08003d84 <__libc_init_array>:
 8003d84:	b570      	push	{r4, r5, r6, lr}
 8003d86:	4d0d      	ldr	r5, [pc, #52]	; (8003dbc <__libc_init_array+0x38>)
 8003d88:	4c0d      	ldr	r4, [pc, #52]	; (8003dc0 <__libc_init_array+0x3c>)
 8003d8a:	1b64      	subs	r4, r4, r5
 8003d8c:	10a4      	asrs	r4, r4, #2
 8003d8e:	2600      	movs	r6, #0
 8003d90:	42a6      	cmp	r6, r4
 8003d92:	d109      	bne.n	8003da8 <__libc_init_array+0x24>
 8003d94:	4d0b      	ldr	r5, [pc, #44]	; (8003dc4 <__libc_init_array+0x40>)
 8003d96:	4c0c      	ldr	r4, [pc, #48]	; (8003dc8 <__libc_init_array+0x44>)
 8003d98:	f000 fc4e 	bl	8004638 <_init>
 8003d9c:	1b64      	subs	r4, r4, r5
 8003d9e:	10a4      	asrs	r4, r4, #2
 8003da0:	2600      	movs	r6, #0
 8003da2:	42a6      	cmp	r6, r4
 8003da4:	d105      	bne.n	8003db2 <__libc_init_array+0x2e>
 8003da6:	bd70      	pop	{r4, r5, r6, pc}
 8003da8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dac:	4798      	blx	r3
 8003dae:	3601      	adds	r6, #1
 8003db0:	e7ee      	b.n	8003d90 <__libc_init_array+0xc>
 8003db2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003db6:	4798      	blx	r3
 8003db8:	3601      	adds	r6, #1
 8003dba:	e7f2      	b.n	8003da2 <__libc_init_array+0x1e>
 8003dbc:	080046bc 	.word	0x080046bc
 8003dc0:	080046bc 	.word	0x080046bc
 8003dc4:	080046bc 	.word	0x080046bc
 8003dc8:	080046c0 	.word	0x080046c0

08003dcc <memset>:
 8003dcc:	4402      	add	r2, r0
 8003dce:	4603      	mov	r3, r0
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d100      	bne.n	8003dd6 <memset+0xa>
 8003dd4:	4770      	bx	lr
 8003dd6:	f803 1b01 	strb.w	r1, [r3], #1
 8003dda:	e7f9      	b.n	8003dd0 <memset+0x4>

08003ddc <siprintf>:
 8003ddc:	b40e      	push	{r1, r2, r3}
 8003dde:	b500      	push	{lr}
 8003de0:	b09c      	sub	sp, #112	; 0x70
 8003de2:	ab1d      	add	r3, sp, #116	; 0x74
 8003de4:	9002      	str	r0, [sp, #8]
 8003de6:	9006      	str	r0, [sp, #24]
 8003de8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003dec:	4809      	ldr	r0, [pc, #36]	; (8003e14 <siprintf+0x38>)
 8003dee:	9107      	str	r1, [sp, #28]
 8003df0:	9104      	str	r1, [sp, #16]
 8003df2:	4909      	ldr	r1, [pc, #36]	; (8003e18 <siprintf+0x3c>)
 8003df4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003df8:	9105      	str	r1, [sp, #20]
 8003dfa:	6800      	ldr	r0, [r0, #0]
 8003dfc:	9301      	str	r3, [sp, #4]
 8003dfe:	a902      	add	r1, sp, #8
 8003e00:	f000 f868 	bl	8003ed4 <_svfiprintf_r>
 8003e04:	9b02      	ldr	r3, [sp, #8]
 8003e06:	2200      	movs	r2, #0
 8003e08:	701a      	strb	r2, [r3, #0]
 8003e0a:	b01c      	add	sp, #112	; 0x70
 8003e0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e10:	b003      	add	sp, #12
 8003e12:	4770      	bx	lr
 8003e14:	20000074 	.word	0x20000074
 8003e18:	ffff0208 	.word	0xffff0208

08003e1c <__ssputs_r>:
 8003e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e20:	688e      	ldr	r6, [r1, #8]
 8003e22:	429e      	cmp	r6, r3
 8003e24:	4682      	mov	sl, r0
 8003e26:	460c      	mov	r4, r1
 8003e28:	4690      	mov	r8, r2
 8003e2a:	461f      	mov	r7, r3
 8003e2c:	d838      	bhi.n	8003ea0 <__ssputs_r+0x84>
 8003e2e:	898a      	ldrh	r2, [r1, #12]
 8003e30:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003e34:	d032      	beq.n	8003e9c <__ssputs_r+0x80>
 8003e36:	6825      	ldr	r5, [r4, #0]
 8003e38:	6909      	ldr	r1, [r1, #16]
 8003e3a:	eba5 0901 	sub.w	r9, r5, r1
 8003e3e:	6965      	ldr	r5, [r4, #20]
 8003e40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e48:	3301      	adds	r3, #1
 8003e4a:	444b      	add	r3, r9
 8003e4c:	106d      	asrs	r5, r5, #1
 8003e4e:	429d      	cmp	r5, r3
 8003e50:	bf38      	it	cc
 8003e52:	461d      	movcc	r5, r3
 8003e54:	0553      	lsls	r3, r2, #21
 8003e56:	d531      	bpl.n	8003ebc <__ssputs_r+0xa0>
 8003e58:	4629      	mov	r1, r5
 8003e5a:	f000 fb47 	bl	80044ec <_malloc_r>
 8003e5e:	4606      	mov	r6, r0
 8003e60:	b950      	cbnz	r0, 8003e78 <__ssputs_r+0x5c>
 8003e62:	230c      	movs	r3, #12
 8003e64:	f8ca 3000 	str.w	r3, [sl]
 8003e68:	89a3      	ldrh	r3, [r4, #12]
 8003e6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e6e:	81a3      	strh	r3, [r4, #12]
 8003e70:	f04f 30ff 	mov.w	r0, #4294967295
 8003e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e78:	6921      	ldr	r1, [r4, #16]
 8003e7a:	464a      	mov	r2, r9
 8003e7c:	f000 fabe 	bl	80043fc <memcpy>
 8003e80:	89a3      	ldrh	r3, [r4, #12]
 8003e82:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003e86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e8a:	81a3      	strh	r3, [r4, #12]
 8003e8c:	6126      	str	r6, [r4, #16]
 8003e8e:	6165      	str	r5, [r4, #20]
 8003e90:	444e      	add	r6, r9
 8003e92:	eba5 0509 	sub.w	r5, r5, r9
 8003e96:	6026      	str	r6, [r4, #0]
 8003e98:	60a5      	str	r5, [r4, #8]
 8003e9a:	463e      	mov	r6, r7
 8003e9c:	42be      	cmp	r6, r7
 8003e9e:	d900      	bls.n	8003ea2 <__ssputs_r+0x86>
 8003ea0:	463e      	mov	r6, r7
 8003ea2:	4632      	mov	r2, r6
 8003ea4:	6820      	ldr	r0, [r4, #0]
 8003ea6:	4641      	mov	r1, r8
 8003ea8:	f000 fab6 	bl	8004418 <memmove>
 8003eac:	68a3      	ldr	r3, [r4, #8]
 8003eae:	6822      	ldr	r2, [r4, #0]
 8003eb0:	1b9b      	subs	r3, r3, r6
 8003eb2:	4432      	add	r2, r6
 8003eb4:	60a3      	str	r3, [r4, #8]
 8003eb6:	6022      	str	r2, [r4, #0]
 8003eb8:	2000      	movs	r0, #0
 8003eba:	e7db      	b.n	8003e74 <__ssputs_r+0x58>
 8003ebc:	462a      	mov	r2, r5
 8003ebe:	f000 fb6f 	bl	80045a0 <_realloc_r>
 8003ec2:	4606      	mov	r6, r0
 8003ec4:	2800      	cmp	r0, #0
 8003ec6:	d1e1      	bne.n	8003e8c <__ssputs_r+0x70>
 8003ec8:	6921      	ldr	r1, [r4, #16]
 8003eca:	4650      	mov	r0, sl
 8003ecc:	f000 fabe 	bl	800444c <_free_r>
 8003ed0:	e7c7      	b.n	8003e62 <__ssputs_r+0x46>
	...

08003ed4 <_svfiprintf_r>:
 8003ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ed8:	4698      	mov	r8, r3
 8003eda:	898b      	ldrh	r3, [r1, #12]
 8003edc:	061b      	lsls	r3, r3, #24
 8003ede:	b09d      	sub	sp, #116	; 0x74
 8003ee0:	4607      	mov	r7, r0
 8003ee2:	460d      	mov	r5, r1
 8003ee4:	4614      	mov	r4, r2
 8003ee6:	d50e      	bpl.n	8003f06 <_svfiprintf_r+0x32>
 8003ee8:	690b      	ldr	r3, [r1, #16]
 8003eea:	b963      	cbnz	r3, 8003f06 <_svfiprintf_r+0x32>
 8003eec:	2140      	movs	r1, #64	; 0x40
 8003eee:	f000 fafd 	bl	80044ec <_malloc_r>
 8003ef2:	6028      	str	r0, [r5, #0]
 8003ef4:	6128      	str	r0, [r5, #16]
 8003ef6:	b920      	cbnz	r0, 8003f02 <_svfiprintf_r+0x2e>
 8003ef8:	230c      	movs	r3, #12
 8003efa:	603b      	str	r3, [r7, #0]
 8003efc:	f04f 30ff 	mov.w	r0, #4294967295
 8003f00:	e0d1      	b.n	80040a6 <_svfiprintf_r+0x1d2>
 8003f02:	2340      	movs	r3, #64	; 0x40
 8003f04:	616b      	str	r3, [r5, #20]
 8003f06:	2300      	movs	r3, #0
 8003f08:	9309      	str	r3, [sp, #36]	; 0x24
 8003f0a:	2320      	movs	r3, #32
 8003f0c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f10:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f14:	2330      	movs	r3, #48	; 0x30
 8003f16:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80040c0 <_svfiprintf_r+0x1ec>
 8003f1a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f1e:	f04f 0901 	mov.w	r9, #1
 8003f22:	4623      	mov	r3, r4
 8003f24:	469a      	mov	sl, r3
 8003f26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f2a:	b10a      	cbz	r2, 8003f30 <_svfiprintf_r+0x5c>
 8003f2c:	2a25      	cmp	r2, #37	; 0x25
 8003f2e:	d1f9      	bne.n	8003f24 <_svfiprintf_r+0x50>
 8003f30:	ebba 0b04 	subs.w	fp, sl, r4
 8003f34:	d00b      	beq.n	8003f4e <_svfiprintf_r+0x7a>
 8003f36:	465b      	mov	r3, fp
 8003f38:	4622      	mov	r2, r4
 8003f3a:	4629      	mov	r1, r5
 8003f3c:	4638      	mov	r0, r7
 8003f3e:	f7ff ff6d 	bl	8003e1c <__ssputs_r>
 8003f42:	3001      	adds	r0, #1
 8003f44:	f000 80aa 	beq.w	800409c <_svfiprintf_r+0x1c8>
 8003f48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f4a:	445a      	add	r2, fp
 8003f4c:	9209      	str	r2, [sp, #36]	; 0x24
 8003f4e:	f89a 3000 	ldrb.w	r3, [sl]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f000 80a2 	beq.w	800409c <_svfiprintf_r+0x1c8>
 8003f58:	2300      	movs	r3, #0
 8003f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f62:	f10a 0a01 	add.w	sl, sl, #1
 8003f66:	9304      	str	r3, [sp, #16]
 8003f68:	9307      	str	r3, [sp, #28]
 8003f6a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f6e:	931a      	str	r3, [sp, #104]	; 0x68
 8003f70:	4654      	mov	r4, sl
 8003f72:	2205      	movs	r2, #5
 8003f74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f78:	4851      	ldr	r0, [pc, #324]	; (80040c0 <_svfiprintf_r+0x1ec>)
 8003f7a:	f7fc f949 	bl	8000210 <memchr>
 8003f7e:	9a04      	ldr	r2, [sp, #16]
 8003f80:	b9d8      	cbnz	r0, 8003fba <_svfiprintf_r+0xe6>
 8003f82:	06d0      	lsls	r0, r2, #27
 8003f84:	bf44      	itt	mi
 8003f86:	2320      	movmi	r3, #32
 8003f88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f8c:	0711      	lsls	r1, r2, #28
 8003f8e:	bf44      	itt	mi
 8003f90:	232b      	movmi	r3, #43	; 0x2b
 8003f92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f96:	f89a 3000 	ldrb.w	r3, [sl]
 8003f9a:	2b2a      	cmp	r3, #42	; 0x2a
 8003f9c:	d015      	beq.n	8003fca <_svfiprintf_r+0xf6>
 8003f9e:	9a07      	ldr	r2, [sp, #28]
 8003fa0:	4654      	mov	r4, sl
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	f04f 0c0a 	mov.w	ip, #10
 8003fa8:	4621      	mov	r1, r4
 8003faa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fae:	3b30      	subs	r3, #48	; 0x30
 8003fb0:	2b09      	cmp	r3, #9
 8003fb2:	d94e      	bls.n	8004052 <_svfiprintf_r+0x17e>
 8003fb4:	b1b0      	cbz	r0, 8003fe4 <_svfiprintf_r+0x110>
 8003fb6:	9207      	str	r2, [sp, #28]
 8003fb8:	e014      	b.n	8003fe4 <_svfiprintf_r+0x110>
 8003fba:	eba0 0308 	sub.w	r3, r0, r8
 8003fbe:	fa09 f303 	lsl.w	r3, r9, r3
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	9304      	str	r3, [sp, #16]
 8003fc6:	46a2      	mov	sl, r4
 8003fc8:	e7d2      	b.n	8003f70 <_svfiprintf_r+0x9c>
 8003fca:	9b03      	ldr	r3, [sp, #12]
 8003fcc:	1d19      	adds	r1, r3, #4
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	9103      	str	r1, [sp, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	bfbb      	ittet	lt
 8003fd6:	425b      	neglt	r3, r3
 8003fd8:	f042 0202 	orrlt.w	r2, r2, #2
 8003fdc:	9307      	strge	r3, [sp, #28]
 8003fde:	9307      	strlt	r3, [sp, #28]
 8003fe0:	bfb8      	it	lt
 8003fe2:	9204      	strlt	r2, [sp, #16]
 8003fe4:	7823      	ldrb	r3, [r4, #0]
 8003fe6:	2b2e      	cmp	r3, #46	; 0x2e
 8003fe8:	d10c      	bne.n	8004004 <_svfiprintf_r+0x130>
 8003fea:	7863      	ldrb	r3, [r4, #1]
 8003fec:	2b2a      	cmp	r3, #42	; 0x2a
 8003fee:	d135      	bne.n	800405c <_svfiprintf_r+0x188>
 8003ff0:	9b03      	ldr	r3, [sp, #12]
 8003ff2:	1d1a      	adds	r2, r3, #4
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	9203      	str	r2, [sp, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	bfb8      	it	lt
 8003ffc:	f04f 33ff 	movlt.w	r3, #4294967295
 8004000:	3402      	adds	r4, #2
 8004002:	9305      	str	r3, [sp, #20]
 8004004:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80040d0 <_svfiprintf_r+0x1fc>
 8004008:	7821      	ldrb	r1, [r4, #0]
 800400a:	2203      	movs	r2, #3
 800400c:	4650      	mov	r0, sl
 800400e:	f7fc f8ff 	bl	8000210 <memchr>
 8004012:	b140      	cbz	r0, 8004026 <_svfiprintf_r+0x152>
 8004014:	2340      	movs	r3, #64	; 0x40
 8004016:	eba0 000a 	sub.w	r0, r0, sl
 800401a:	fa03 f000 	lsl.w	r0, r3, r0
 800401e:	9b04      	ldr	r3, [sp, #16]
 8004020:	4303      	orrs	r3, r0
 8004022:	3401      	adds	r4, #1
 8004024:	9304      	str	r3, [sp, #16]
 8004026:	f814 1b01 	ldrb.w	r1, [r4], #1
 800402a:	4826      	ldr	r0, [pc, #152]	; (80040c4 <_svfiprintf_r+0x1f0>)
 800402c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004030:	2206      	movs	r2, #6
 8004032:	f7fc f8ed 	bl	8000210 <memchr>
 8004036:	2800      	cmp	r0, #0
 8004038:	d038      	beq.n	80040ac <_svfiprintf_r+0x1d8>
 800403a:	4b23      	ldr	r3, [pc, #140]	; (80040c8 <_svfiprintf_r+0x1f4>)
 800403c:	bb1b      	cbnz	r3, 8004086 <_svfiprintf_r+0x1b2>
 800403e:	9b03      	ldr	r3, [sp, #12]
 8004040:	3307      	adds	r3, #7
 8004042:	f023 0307 	bic.w	r3, r3, #7
 8004046:	3308      	adds	r3, #8
 8004048:	9303      	str	r3, [sp, #12]
 800404a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800404c:	4433      	add	r3, r6
 800404e:	9309      	str	r3, [sp, #36]	; 0x24
 8004050:	e767      	b.n	8003f22 <_svfiprintf_r+0x4e>
 8004052:	fb0c 3202 	mla	r2, ip, r2, r3
 8004056:	460c      	mov	r4, r1
 8004058:	2001      	movs	r0, #1
 800405a:	e7a5      	b.n	8003fa8 <_svfiprintf_r+0xd4>
 800405c:	2300      	movs	r3, #0
 800405e:	3401      	adds	r4, #1
 8004060:	9305      	str	r3, [sp, #20]
 8004062:	4619      	mov	r1, r3
 8004064:	f04f 0c0a 	mov.w	ip, #10
 8004068:	4620      	mov	r0, r4
 800406a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800406e:	3a30      	subs	r2, #48	; 0x30
 8004070:	2a09      	cmp	r2, #9
 8004072:	d903      	bls.n	800407c <_svfiprintf_r+0x1a8>
 8004074:	2b00      	cmp	r3, #0
 8004076:	d0c5      	beq.n	8004004 <_svfiprintf_r+0x130>
 8004078:	9105      	str	r1, [sp, #20]
 800407a:	e7c3      	b.n	8004004 <_svfiprintf_r+0x130>
 800407c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004080:	4604      	mov	r4, r0
 8004082:	2301      	movs	r3, #1
 8004084:	e7f0      	b.n	8004068 <_svfiprintf_r+0x194>
 8004086:	ab03      	add	r3, sp, #12
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	462a      	mov	r2, r5
 800408c:	4b0f      	ldr	r3, [pc, #60]	; (80040cc <_svfiprintf_r+0x1f8>)
 800408e:	a904      	add	r1, sp, #16
 8004090:	4638      	mov	r0, r7
 8004092:	f3af 8000 	nop.w
 8004096:	1c42      	adds	r2, r0, #1
 8004098:	4606      	mov	r6, r0
 800409a:	d1d6      	bne.n	800404a <_svfiprintf_r+0x176>
 800409c:	89ab      	ldrh	r3, [r5, #12]
 800409e:	065b      	lsls	r3, r3, #25
 80040a0:	f53f af2c 	bmi.w	8003efc <_svfiprintf_r+0x28>
 80040a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040a6:	b01d      	add	sp, #116	; 0x74
 80040a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040ac:	ab03      	add	r3, sp, #12
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	462a      	mov	r2, r5
 80040b2:	4b06      	ldr	r3, [pc, #24]	; (80040cc <_svfiprintf_r+0x1f8>)
 80040b4:	a904      	add	r1, sp, #16
 80040b6:	4638      	mov	r0, r7
 80040b8:	f000 f87a 	bl	80041b0 <_printf_i>
 80040bc:	e7eb      	b.n	8004096 <_svfiprintf_r+0x1c2>
 80040be:	bf00      	nop
 80040c0:	08004680 	.word	0x08004680
 80040c4:	0800468a 	.word	0x0800468a
 80040c8:	00000000 	.word	0x00000000
 80040cc:	08003e1d 	.word	0x08003e1d
 80040d0:	08004686 	.word	0x08004686

080040d4 <_printf_common>:
 80040d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040d8:	4616      	mov	r6, r2
 80040da:	4699      	mov	r9, r3
 80040dc:	688a      	ldr	r2, [r1, #8]
 80040de:	690b      	ldr	r3, [r1, #16]
 80040e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040e4:	4293      	cmp	r3, r2
 80040e6:	bfb8      	it	lt
 80040e8:	4613      	movlt	r3, r2
 80040ea:	6033      	str	r3, [r6, #0]
 80040ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80040f0:	4607      	mov	r7, r0
 80040f2:	460c      	mov	r4, r1
 80040f4:	b10a      	cbz	r2, 80040fa <_printf_common+0x26>
 80040f6:	3301      	adds	r3, #1
 80040f8:	6033      	str	r3, [r6, #0]
 80040fa:	6823      	ldr	r3, [r4, #0]
 80040fc:	0699      	lsls	r1, r3, #26
 80040fe:	bf42      	ittt	mi
 8004100:	6833      	ldrmi	r3, [r6, #0]
 8004102:	3302      	addmi	r3, #2
 8004104:	6033      	strmi	r3, [r6, #0]
 8004106:	6825      	ldr	r5, [r4, #0]
 8004108:	f015 0506 	ands.w	r5, r5, #6
 800410c:	d106      	bne.n	800411c <_printf_common+0x48>
 800410e:	f104 0a19 	add.w	sl, r4, #25
 8004112:	68e3      	ldr	r3, [r4, #12]
 8004114:	6832      	ldr	r2, [r6, #0]
 8004116:	1a9b      	subs	r3, r3, r2
 8004118:	42ab      	cmp	r3, r5
 800411a:	dc26      	bgt.n	800416a <_printf_common+0x96>
 800411c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004120:	1e13      	subs	r3, r2, #0
 8004122:	6822      	ldr	r2, [r4, #0]
 8004124:	bf18      	it	ne
 8004126:	2301      	movne	r3, #1
 8004128:	0692      	lsls	r2, r2, #26
 800412a:	d42b      	bmi.n	8004184 <_printf_common+0xb0>
 800412c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004130:	4649      	mov	r1, r9
 8004132:	4638      	mov	r0, r7
 8004134:	47c0      	blx	r8
 8004136:	3001      	adds	r0, #1
 8004138:	d01e      	beq.n	8004178 <_printf_common+0xa4>
 800413a:	6823      	ldr	r3, [r4, #0]
 800413c:	68e5      	ldr	r5, [r4, #12]
 800413e:	6832      	ldr	r2, [r6, #0]
 8004140:	f003 0306 	and.w	r3, r3, #6
 8004144:	2b04      	cmp	r3, #4
 8004146:	bf08      	it	eq
 8004148:	1aad      	subeq	r5, r5, r2
 800414a:	68a3      	ldr	r3, [r4, #8]
 800414c:	6922      	ldr	r2, [r4, #16]
 800414e:	bf0c      	ite	eq
 8004150:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004154:	2500      	movne	r5, #0
 8004156:	4293      	cmp	r3, r2
 8004158:	bfc4      	itt	gt
 800415a:	1a9b      	subgt	r3, r3, r2
 800415c:	18ed      	addgt	r5, r5, r3
 800415e:	2600      	movs	r6, #0
 8004160:	341a      	adds	r4, #26
 8004162:	42b5      	cmp	r5, r6
 8004164:	d11a      	bne.n	800419c <_printf_common+0xc8>
 8004166:	2000      	movs	r0, #0
 8004168:	e008      	b.n	800417c <_printf_common+0xa8>
 800416a:	2301      	movs	r3, #1
 800416c:	4652      	mov	r2, sl
 800416e:	4649      	mov	r1, r9
 8004170:	4638      	mov	r0, r7
 8004172:	47c0      	blx	r8
 8004174:	3001      	adds	r0, #1
 8004176:	d103      	bne.n	8004180 <_printf_common+0xac>
 8004178:	f04f 30ff 	mov.w	r0, #4294967295
 800417c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004180:	3501      	adds	r5, #1
 8004182:	e7c6      	b.n	8004112 <_printf_common+0x3e>
 8004184:	18e1      	adds	r1, r4, r3
 8004186:	1c5a      	adds	r2, r3, #1
 8004188:	2030      	movs	r0, #48	; 0x30
 800418a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800418e:	4422      	add	r2, r4
 8004190:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004194:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004198:	3302      	adds	r3, #2
 800419a:	e7c7      	b.n	800412c <_printf_common+0x58>
 800419c:	2301      	movs	r3, #1
 800419e:	4622      	mov	r2, r4
 80041a0:	4649      	mov	r1, r9
 80041a2:	4638      	mov	r0, r7
 80041a4:	47c0      	blx	r8
 80041a6:	3001      	adds	r0, #1
 80041a8:	d0e6      	beq.n	8004178 <_printf_common+0xa4>
 80041aa:	3601      	adds	r6, #1
 80041ac:	e7d9      	b.n	8004162 <_printf_common+0x8e>
	...

080041b0 <_printf_i>:
 80041b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041b4:	460c      	mov	r4, r1
 80041b6:	4691      	mov	r9, r2
 80041b8:	7e27      	ldrb	r7, [r4, #24]
 80041ba:	990c      	ldr	r1, [sp, #48]	; 0x30
 80041bc:	2f78      	cmp	r7, #120	; 0x78
 80041be:	4680      	mov	r8, r0
 80041c0:	469a      	mov	sl, r3
 80041c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041c6:	d807      	bhi.n	80041d8 <_printf_i+0x28>
 80041c8:	2f62      	cmp	r7, #98	; 0x62
 80041ca:	d80a      	bhi.n	80041e2 <_printf_i+0x32>
 80041cc:	2f00      	cmp	r7, #0
 80041ce:	f000 80d8 	beq.w	8004382 <_printf_i+0x1d2>
 80041d2:	2f58      	cmp	r7, #88	; 0x58
 80041d4:	f000 80a3 	beq.w	800431e <_printf_i+0x16e>
 80041d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80041dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041e0:	e03a      	b.n	8004258 <_printf_i+0xa8>
 80041e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041e6:	2b15      	cmp	r3, #21
 80041e8:	d8f6      	bhi.n	80041d8 <_printf_i+0x28>
 80041ea:	a001      	add	r0, pc, #4	; (adr r0, 80041f0 <_printf_i+0x40>)
 80041ec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80041f0:	08004249 	.word	0x08004249
 80041f4:	0800425d 	.word	0x0800425d
 80041f8:	080041d9 	.word	0x080041d9
 80041fc:	080041d9 	.word	0x080041d9
 8004200:	080041d9 	.word	0x080041d9
 8004204:	080041d9 	.word	0x080041d9
 8004208:	0800425d 	.word	0x0800425d
 800420c:	080041d9 	.word	0x080041d9
 8004210:	080041d9 	.word	0x080041d9
 8004214:	080041d9 	.word	0x080041d9
 8004218:	080041d9 	.word	0x080041d9
 800421c:	08004369 	.word	0x08004369
 8004220:	0800428d 	.word	0x0800428d
 8004224:	0800434b 	.word	0x0800434b
 8004228:	080041d9 	.word	0x080041d9
 800422c:	080041d9 	.word	0x080041d9
 8004230:	0800438b 	.word	0x0800438b
 8004234:	080041d9 	.word	0x080041d9
 8004238:	0800428d 	.word	0x0800428d
 800423c:	080041d9 	.word	0x080041d9
 8004240:	080041d9 	.word	0x080041d9
 8004244:	08004353 	.word	0x08004353
 8004248:	680b      	ldr	r3, [r1, #0]
 800424a:	1d1a      	adds	r2, r3, #4
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	600a      	str	r2, [r1, #0]
 8004250:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004254:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004258:	2301      	movs	r3, #1
 800425a:	e0a3      	b.n	80043a4 <_printf_i+0x1f4>
 800425c:	6825      	ldr	r5, [r4, #0]
 800425e:	6808      	ldr	r0, [r1, #0]
 8004260:	062e      	lsls	r6, r5, #24
 8004262:	f100 0304 	add.w	r3, r0, #4
 8004266:	d50a      	bpl.n	800427e <_printf_i+0xce>
 8004268:	6805      	ldr	r5, [r0, #0]
 800426a:	600b      	str	r3, [r1, #0]
 800426c:	2d00      	cmp	r5, #0
 800426e:	da03      	bge.n	8004278 <_printf_i+0xc8>
 8004270:	232d      	movs	r3, #45	; 0x2d
 8004272:	426d      	negs	r5, r5
 8004274:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004278:	485e      	ldr	r0, [pc, #376]	; (80043f4 <_printf_i+0x244>)
 800427a:	230a      	movs	r3, #10
 800427c:	e019      	b.n	80042b2 <_printf_i+0x102>
 800427e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004282:	6805      	ldr	r5, [r0, #0]
 8004284:	600b      	str	r3, [r1, #0]
 8004286:	bf18      	it	ne
 8004288:	b22d      	sxthne	r5, r5
 800428a:	e7ef      	b.n	800426c <_printf_i+0xbc>
 800428c:	680b      	ldr	r3, [r1, #0]
 800428e:	6825      	ldr	r5, [r4, #0]
 8004290:	1d18      	adds	r0, r3, #4
 8004292:	6008      	str	r0, [r1, #0]
 8004294:	0628      	lsls	r0, r5, #24
 8004296:	d501      	bpl.n	800429c <_printf_i+0xec>
 8004298:	681d      	ldr	r5, [r3, #0]
 800429a:	e002      	b.n	80042a2 <_printf_i+0xf2>
 800429c:	0669      	lsls	r1, r5, #25
 800429e:	d5fb      	bpl.n	8004298 <_printf_i+0xe8>
 80042a0:	881d      	ldrh	r5, [r3, #0]
 80042a2:	4854      	ldr	r0, [pc, #336]	; (80043f4 <_printf_i+0x244>)
 80042a4:	2f6f      	cmp	r7, #111	; 0x6f
 80042a6:	bf0c      	ite	eq
 80042a8:	2308      	moveq	r3, #8
 80042aa:	230a      	movne	r3, #10
 80042ac:	2100      	movs	r1, #0
 80042ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042b2:	6866      	ldr	r6, [r4, #4]
 80042b4:	60a6      	str	r6, [r4, #8]
 80042b6:	2e00      	cmp	r6, #0
 80042b8:	bfa2      	ittt	ge
 80042ba:	6821      	ldrge	r1, [r4, #0]
 80042bc:	f021 0104 	bicge.w	r1, r1, #4
 80042c0:	6021      	strge	r1, [r4, #0]
 80042c2:	b90d      	cbnz	r5, 80042c8 <_printf_i+0x118>
 80042c4:	2e00      	cmp	r6, #0
 80042c6:	d04d      	beq.n	8004364 <_printf_i+0x1b4>
 80042c8:	4616      	mov	r6, r2
 80042ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80042ce:	fb03 5711 	mls	r7, r3, r1, r5
 80042d2:	5dc7      	ldrb	r7, [r0, r7]
 80042d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80042d8:	462f      	mov	r7, r5
 80042da:	42bb      	cmp	r3, r7
 80042dc:	460d      	mov	r5, r1
 80042de:	d9f4      	bls.n	80042ca <_printf_i+0x11a>
 80042e0:	2b08      	cmp	r3, #8
 80042e2:	d10b      	bne.n	80042fc <_printf_i+0x14c>
 80042e4:	6823      	ldr	r3, [r4, #0]
 80042e6:	07df      	lsls	r7, r3, #31
 80042e8:	d508      	bpl.n	80042fc <_printf_i+0x14c>
 80042ea:	6923      	ldr	r3, [r4, #16]
 80042ec:	6861      	ldr	r1, [r4, #4]
 80042ee:	4299      	cmp	r1, r3
 80042f0:	bfde      	ittt	le
 80042f2:	2330      	movle	r3, #48	; 0x30
 80042f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80042f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80042fc:	1b92      	subs	r2, r2, r6
 80042fe:	6122      	str	r2, [r4, #16]
 8004300:	f8cd a000 	str.w	sl, [sp]
 8004304:	464b      	mov	r3, r9
 8004306:	aa03      	add	r2, sp, #12
 8004308:	4621      	mov	r1, r4
 800430a:	4640      	mov	r0, r8
 800430c:	f7ff fee2 	bl	80040d4 <_printf_common>
 8004310:	3001      	adds	r0, #1
 8004312:	d14c      	bne.n	80043ae <_printf_i+0x1fe>
 8004314:	f04f 30ff 	mov.w	r0, #4294967295
 8004318:	b004      	add	sp, #16
 800431a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800431e:	4835      	ldr	r0, [pc, #212]	; (80043f4 <_printf_i+0x244>)
 8004320:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004324:	6823      	ldr	r3, [r4, #0]
 8004326:	680e      	ldr	r6, [r1, #0]
 8004328:	061f      	lsls	r7, r3, #24
 800432a:	f856 5b04 	ldr.w	r5, [r6], #4
 800432e:	600e      	str	r6, [r1, #0]
 8004330:	d514      	bpl.n	800435c <_printf_i+0x1ac>
 8004332:	07d9      	lsls	r1, r3, #31
 8004334:	bf44      	itt	mi
 8004336:	f043 0320 	orrmi.w	r3, r3, #32
 800433a:	6023      	strmi	r3, [r4, #0]
 800433c:	b91d      	cbnz	r5, 8004346 <_printf_i+0x196>
 800433e:	6823      	ldr	r3, [r4, #0]
 8004340:	f023 0320 	bic.w	r3, r3, #32
 8004344:	6023      	str	r3, [r4, #0]
 8004346:	2310      	movs	r3, #16
 8004348:	e7b0      	b.n	80042ac <_printf_i+0xfc>
 800434a:	6823      	ldr	r3, [r4, #0]
 800434c:	f043 0320 	orr.w	r3, r3, #32
 8004350:	6023      	str	r3, [r4, #0]
 8004352:	2378      	movs	r3, #120	; 0x78
 8004354:	4828      	ldr	r0, [pc, #160]	; (80043f8 <_printf_i+0x248>)
 8004356:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800435a:	e7e3      	b.n	8004324 <_printf_i+0x174>
 800435c:	065e      	lsls	r6, r3, #25
 800435e:	bf48      	it	mi
 8004360:	b2ad      	uxthmi	r5, r5
 8004362:	e7e6      	b.n	8004332 <_printf_i+0x182>
 8004364:	4616      	mov	r6, r2
 8004366:	e7bb      	b.n	80042e0 <_printf_i+0x130>
 8004368:	680b      	ldr	r3, [r1, #0]
 800436a:	6826      	ldr	r6, [r4, #0]
 800436c:	6960      	ldr	r0, [r4, #20]
 800436e:	1d1d      	adds	r5, r3, #4
 8004370:	600d      	str	r5, [r1, #0]
 8004372:	0635      	lsls	r5, r6, #24
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	d501      	bpl.n	800437c <_printf_i+0x1cc>
 8004378:	6018      	str	r0, [r3, #0]
 800437a:	e002      	b.n	8004382 <_printf_i+0x1d2>
 800437c:	0671      	lsls	r1, r6, #25
 800437e:	d5fb      	bpl.n	8004378 <_printf_i+0x1c8>
 8004380:	8018      	strh	r0, [r3, #0]
 8004382:	2300      	movs	r3, #0
 8004384:	6123      	str	r3, [r4, #16]
 8004386:	4616      	mov	r6, r2
 8004388:	e7ba      	b.n	8004300 <_printf_i+0x150>
 800438a:	680b      	ldr	r3, [r1, #0]
 800438c:	1d1a      	adds	r2, r3, #4
 800438e:	600a      	str	r2, [r1, #0]
 8004390:	681e      	ldr	r6, [r3, #0]
 8004392:	6862      	ldr	r2, [r4, #4]
 8004394:	2100      	movs	r1, #0
 8004396:	4630      	mov	r0, r6
 8004398:	f7fb ff3a 	bl	8000210 <memchr>
 800439c:	b108      	cbz	r0, 80043a2 <_printf_i+0x1f2>
 800439e:	1b80      	subs	r0, r0, r6
 80043a0:	6060      	str	r0, [r4, #4]
 80043a2:	6863      	ldr	r3, [r4, #4]
 80043a4:	6123      	str	r3, [r4, #16]
 80043a6:	2300      	movs	r3, #0
 80043a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043ac:	e7a8      	b.n	8004300 <_printf_i+0x150>
 80043ae:	6923      	ldr	r3, [r4, #16]
 80043b0:	4632      	mov	r2, r6
 80043b2:	4649      	mov	r1, r9
 80043b4:	4640      	mov	r0, r8
 80043b6:	47d0      	blx	sl
 80043b8:	3001      	adds	r0, #1
 80043ba:	d0ab      	beq.n	8004314 <_printf_i+0x164>
 80043bc:	6823      	ldr	r3, [r4, #0]
 80043be:	079b      	lsls	r3, r3, #30
 80043c0:	d413      	bmi.n	80043ea <_printf_i+0x23a>
 80043c2:	68e0      	ldr	r0, [r4, #12]
 80043c4:	9b03      	ldr	r3, [sp, #12]
 80043c6:	4298      	cmp	r0, r3
 80043c8:	bfb8      	it	lt
 80043ca:	4618      	movlt	r0, r3
 80043cc:	e7a4      	b.n	8004318 <_printf_i+0x168>
 80043ce:	2301      	movs	r3, #1
 80043d0:	4632      	mov	r2, r6
 80043d2:	4649      	mov	r1, r9
 80043d4:	4640      	mov	r0, r8
 80043d6:	47d0      	blx	sl
 80043d8:	3001      	adds	r0, #1
 80043da:	d09b      	beq.n	8004314 <_printf_i+0x164>
 80043dc:	3501      	adds	r5, #1
 80043de:	68e3      	ldr	r3, [r4, #12]
 80043e0:	9903      	ldr	r1, [sp, #12]
 80043e2:	1a5b      	subs	r3, r3, r1
 80043e4:	42ab      	cmp	r3, r5
 80043e6:	dcf2      	bgt.n	80043ce <_printf_i+0x21e>
 80043e8:	e7eb      	b.n	80043c2 <_printf_i+0x212>
 80043ea:	2500      	movs	r5, #0
 80043ec:	f104 0619 	add.w	r6, r4, #25
 80043f0:	e7f5      	b.n	80043de <_printf_i+0x22e>
 80043f2:	bf00      	nop
 80043f4:	08004691 	.word	0x08004691
 80043f8:	080046a2 	.word	0x080046a2

080043fc <memcpy>:
 80043fc:	440a      	add	r2, r1
 80043fe:	4291      	cmp	r1, r2
 8004400:	f100 33ff 	add.w	r3, r0, #4294967295
 8004404:	d100      	bne.n	8004408 <memcpy+0xc>
 8004406:	4770      	bx	lr
 8004408:	b510      	push	{r4, lr}
 800440a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800440e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004412:	4291      	cmp	r1, r2
 8004414:	d1f9      	bne.n	800440a <memcpy+0xe>
 8004416:	bd10      	pop	{r4, pc}

08004418 <memmove>:
 8004418:	4288      	cmp	r0, r1
 800441a:	b510      	push	{r4, lr}
 800441c:	eb01 0402 	add.w	r4, r1, r2
 8004420:	d902      	bls.n	8004428 <memmove+0x10>
 8004422:	4284      	cmp	r4, r0
 8004424:	4623      	mov	r3, r4
 8004426:	d807      	bhi.n	8004438 <memmove+0x20>
 8004428:	1e43      	subs	r3, r0, #1
 800442a:	42a1      	cmp	r1, r4
 800442c:	d008      	beq.n	8004440 <memmove+0x28>
 800442e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004432:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004436:	e7f8      	b.n	800442a <memmove+0x12>
 8004438:	4402      	add	r2, r0
 800443a:	4601      	mov	r1, r0
 800443c:	428a      	cmp	r2, r1
 800443e:	d100      	bne.n	8004442 <memmove+0x2a>
 8004440:	bd10      	pop	{r4, pc}
 8004442:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004446:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800444a:	e7f7      	b.n	800443c <memmove+0x24>

0800444c <_free_r>:
 800444c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800444e:	2900      	cmp	r1, #0
 8004450:	d048      	beq.n	80044e4 <_free_r+0x98>
 8004452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004456:	9001      	str	r0, [sp, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	f1a1 0404 	sub.w	r4, r1, #4
 800445e:	bfb8      	it	lt
 8004460:	18e4      	addlt	r4, r4, r3
 8004462:	f000 f8d3 	bl	800460c <__malloc_lock>
 8004466:	4a20      	ldr	r2, [pc, #128]	; (80044e8 <_free_r+0x9c>)
 8004468:	9801      	ldr	r0, [sp, #4]
 800446a:	6813      	ldr	r3, [r2, #0]
 800446c:	4615      	mov	r5, r2
 800446e:	b933      	cbnz	r3, 800447e <_free_r+0x32>
 8004470:	6063      	str	r3, [r4, #4]
 8004472:	6014      	str	r4, [r2, #0]
 8004474:	b003      	add	sp, #12
 8004476:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800447a:	f000 b8cd 	b.w	8004618 <__malloc_unlock>
 800447e:	42a3      	cmp	r3, r4
 8004480:	d90b      	bls.n	800449a <_free_r+0x4e>
 8004482:	6821      	ldr	r1, [r4, #0]
 8004484:	1862      	adds	r2, r4, r1
 8004486:	4293      	cmp	r3, r2
 8004488:	bf04      	itt	eq
 800448a:	681a      	ldreq	r2, [r3, #0]
 800448c:	685b      	ldreq	r3, [r3, #4]
 800448e:	6063      	str	r3, [r4, #4]
 8004490:	bf04      	itt	eq
 8004492:	1852      	addeq	r2, r2, r1
 8004494:	6022      	streq	r2, [r4, #0]
 8004496:	602c      	str	r4, [r5, #0]
 8004498:	e7ec      	b.n	8004474 <_free_r+0x28>
 800449a:	461a      	mov	r2, r3
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	b10b      	cbz	r3, 80044a4 <_free_r+0x58>
 80044a0:	42a3      	cmp	r3, r4
 80044a2:	d9fa      	bls.n	800449a <_free_r+0x4e>
 80044a4:	6811      	ldr	r1, [r2, #0]
 80044a6:	1855      	adds	r5, r2, r1
 80044a8:	42a5      	cmp	r5, r4
 80044aa:	d10b      	bne.n	80044c4 <_free_r+0x78>
 80044ac:	6824      	ldr	r4, [r4, #0]
 80044ae:	4421      	add	r1, r4
 80044b0:	1854      	adds	r4, r2, r1
 80044b2:	42a3      	cmp	r3, r4
 80044b4:	6011      	str	r1, [r2, #0]
 80044b6:	d1dd      	bne.n	8004474 <_free_r+0x28>
 80044b8:	681c      	ldr	r4, [r3, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	6053      	str	r3, [r2, #4]
 80044be:	4421      	add	r1, r4
 80044c0:	6011      	str	r1, [r2, #0]
 80044c2:	e7d7      	b.n	8004474 <_free_r+0x28>
 80044c4:	d902      	bls.n	80044cc <_free_r+0x80>
 80044c6:	230c      	movs	r3, #12
 80044c8:	6003      	str	r3, [r0, #0]
 80044ca:	e7d3      	b.n	8004474 <_free_r+0x28>
 80044cc:	6825      	ldr	r5, [r4, #0]
 80044ce:	1961      	adds	r1, r4, r5
 80044d0:	428b      	cmp	r3, r1
 80044d2:	bf04      	itt	eq
 80044d4:	6819      	ldreq	r1, [r3, #0]
 80044d6:	685b      	ldreq	r3, [r3, #4]
 80044d8:	6063      	str	r3, [r4, #4]
 80044da:	bf04      	itt	eq
 80044dc:	1949      	addeq	r1, r1, r5
 80044de:	6021      	streq	r1, [r4, #0]
 80044e0:	6054      	str	r4, [r2, #4]
 80044e2:	e7c7      	b.n	8004474 <_free_r+0x28>
 80044e4:	b003      	add	sp, #12
 80044e6:	bd30      	pop	{r4, r5, pc}
 80044e8:	20000100 	.word	0x20000100

080044ec <_malloc_r>:
 80044ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ee:	1ccd      	adds	r5, r1, #3
 80044f0:	f025 0503 	bic.w	r5, r5, #3
 80044f4:	3508      	adds	r5, #8
 80044f6:	2d0c      	cmp	r5, #12
 80044f8:	bf38      	it	cc
 80044fa:	250c      	movcc	r5, #12
 80044fc:	2d00      	cmp	r5, #0
 80044fe:	4606      	mov	r6, r0
 8004500:	db01      	blt.n	8004506 <_malloc_r+0x1a>
 8004502:	42a9      	cmp	r1, r5
 8004504:	d903      	bls.n	800450e <_malloc_r+0x22>
 8004506:	230c      	movs	r3, #12
 8004508:	6033      	str	r3, [r6, #0]
 800450a:	2000      	movs	r0, #0
 800450c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800450e:	f000 f87d 	bl	800460c <__malloc_lock>
 8004512:	4921      	ldr	r1, [pc, #132]	; (8004598 <_malloc_r+0xac>)
 8004514:	680a      	ldr	r2, [r1, #0]
 8004516:	4614      	mov	r4, r2
 8004518:	b99c      	cbnz	r4, 8004542 <_malloc_r+0x56>
 800451a:	4f20      	ldr	r7, [pc, #128]	; (800459c <_malloc_r+0xb0>)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	b923      	cbnz	r3, 800452a <_malloc_r+0x3e>
 8004520:	4621      	mov	r1, r4
 8004522:	4630      	mov	r0, r6
 8004524:	f000 f862 	bl	80045ec <_sbrk_r>
 8004528:	6038      	str	r0, [r7, #0]
 800452a:	4629      	mov	r1, r5
 800452c:	4630      	mov	r0, r6
 800452e:	f000 f85d 	bl	80045ec <_sbrk_r>
 8004532:	1c43      	adds	r3, r0, #1
 8004534:	d123      	bne.n	800457e <_malloc_r+0x92>
 8004536:	230c      	movs	r3, #12
 8004538:	6033      	str	r3, [r6, #0]
 800453a:	4630      	mov	r0, r6
 800453c:	f000 f86c 	bl	8004618 <__malloc_unlock>
 8004540:	e7e3      	b.n	800450a <_malloc_r+0x1e>
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	1b5b      	subs	r3, r3, r5
 8004546:	d417      	bmi.n	8004578 <_malloc_r+0x8c>
 8004548:	2b0b      	cmp	r3, #11
 800454a:	d903      	bls.n	8004554 <_malloc_r+0x68>
 800454c:	6023      	str	r3, [r4, #0]
 800454e:	441c      	add	r4, r3
 8004550:	6025      	str	r5, [r4, #0]
 8004552:	e004      	b.n	800455e <_malloc_r+0x72>
 8004554:	6863      	ldr	r3, [r4, #4]
 8004556:	42a2      	cmp	r2, r4
 8004558:	bf0c      	ite	eq
 800455a:	600b      	streq	r3, [r1, #0]
 800455c:	6053      	strne	r3, [r2, #4]
 800455e:	4630      	mov	r0, r6
 8004560:	f000 f85a 	bl	8004618 <__malloc_unlock>
 8004564:	f104 000b 	add.w	r0, r4, #11
 8004568:	1d23      	adds	r3, r4, #4
 800456a:	f020 0007 	bic.w	r0, r0, #7
 800456e:	1ac2      	subs	r2, r0, r3
 8004570:	d0cc      	beq.n	800450c <_malloc_r+0x20>
 8004572:	1a1b      	subs	r3, r3, r0
 8004574:	50a3      	str	r3, [r4, r2]
 8004576:	e7c9      	b.n	800450c <_malloc_r+0x20>
 8004578:	4622      	mov	r2, r4
 800457a:	6864      	ldr	r4, [r4, #4]
 800457c:	e7cc      	b.n	8004518 <_malloc_r+0x2c>
 800457e:	1cc4      	adds	r4, r0, #3
 8004580:	f024 0403 	bic.w	r4, r4, #3
 8004584:	42a0      	cmp	r0, r4
 8004586:	d0e3      	beq.n	8004550 <_malloc_r+0x64>
 8004588:	1a21      	subs	r1, r4, r0
 800458a:	4630      	mov	r0, r6
 800458c:	f000 f82e 	bl	80045ec <_sbrk_r>
 8004590:	3001      	adds	r0, #1
 8004592:	d1dd      	bne.n	8004550 <_malloc_r+0x64>
 8004594:	e7cf      	b.n	8004536 <_malloc_r+0x4a>
 8004596:	bf00      	nop
 8004598:	20000100 	.word	0x20000100
 800459c:	20000104 	.word	0x20000104

080045a0 <_realloc_r>:
 80045a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045a2:	4607      	mov	r7, r0
 80045a4:	4614      	mov	r4, r2
 80045a6:	460e      	mov	r6, r1
 80045a8:	b921      	cbnz	r1, 80045b4 <_realloc_r+0x14>
 80045aa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80045ae:	4611      	mov	r1, r2
 80045b0:	f7ff bf9c 	b.w	80044ec <_malloc_r>
 80045b4:	b922      	cbnz	r2, 80045c0 <_realloc_r+0x20>
 80045b6:	f7ff ff49 	bl	800444c <_free_r>
 80045ba:	4625      	mov	r5, r4
 80045bc:	4628      	mov	r0, r5
 80045be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045c0:	f000 f830 	bl	8004624 <_malloc_usable_size_r>
 80045c4:	42a0      	cmp	r0, r4
 80045c6:	d20f      	bcs.n	80045e8 <_realloc_r+0x48>
 80045c8:	4621      	mov	r1, r4
 80045ca:	4638      	mov	r0, r7
 80045cc:	f7ff ff8e 	bl	80044ec <_malloc_r>
 80045d0:	4605      	mov	r5, r0
 80045d2:	2800      	cmp	r0, #0
 80045d4:	d0f2      	beq.n	80045bc <_realloc_r+0x1c>
 80045d6:	4631      	mov	r1, r6
 80045d8:	4622      	mov	r2, r4
 80045da:	f7ff ff0f 	bl	80043fc <memcpy>
 80045de:	4631      	mov	r1, r6
 80045e0:	4638      	mov	r0, r7
 80045e2:	f7ff ff33 	bl	800444c <_free_r>
 80045e6:	e7e9      	b.n	80045bc <_realloc_r+0x1c>
 80045e8:	4635      	mov	r5, r6
 80045ea:	e7e7      	b.n	80045bc <_realloc_r+0x1c>

080045ec <_sbrk_r>:
 80045ec:	b538      	push	{r3, r4, r5, lr}
 80045ee:	4d06      	ldr	r5, [pc, #24]	; (8004608 <_sbrk_r+0x1c>)
 80045f0:	2300      	movs	r3, #0
 80045f2:	4604      	mov	r4, r0
 80045f4:	4608      	mov	r0, r1
 80045f6:	602b      	str	r3, [r5, #0]
 80045f8:	f7fc fdec 	bl	80011d4 <_sbrk>
 80045fc:	1c43      	adds	r3, r0, #1
 80045fe:	d102      	bne.n	8004606 <_sbrk_r+0x1a>
 8004600:	682b      	ldr	r3, [r5, #0]
 8004602:	b103      	cbz	r3, 8004606 <_sbrk_r+0x1a>
 8004604:	6023      	str	r3, [r4, #0]
 8004606:	bd38      	pop	{r3, r4, r5, pc}
 8004608:	200001d8 	.word	0x200001d8

0800460c <__malloc_lock>:
 800460c:	4801      	ldr	r0, [pc, #4]	; (8004614 <__malloc_lock+0x8>)
 800460e:	f000 b811 	b.w	8004634 <__retarget_lock_acquire_recursive>
 8004612:	bf00      	nop
 8004614:	200001e0 	.word	0x200001e0

08004618 <__malloc_unlock>:
 8004618:	4801      	ldr	r0, [pc, #4]	; (8004620 <__malloc_unlock+0x8>)
 800461a:	f000 b80c 	b.w	8004636 <__retarget_lock_release_recursive>
 800461e:	bf00      	nop
 8004620:	200001e0 	.word	0x200001e0

08004624 <_malloc_usable_size_r>:
 8004624:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004628:	1f18      	subs	r0, r3, #4
 800462a:	2b00      	cmp	r3, #0
 800462c:	bfbc      	itt	lt
 800462e:	580b      	ldrlt	r3, [r1, r0]
 8004630:	18c0      	addlt	r0, r0, r3
 8004632:	4770      	bx	lr

08004634 <__retarget_lock_acquire_recursive>:
 8004634:	4770      	bx	lr

08004636 <__retarget_lock_release_recursive>:
 8004636:	4770      	bx	lr

08004638 <_init>:
 8004638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800463a:	bf00      	nop
 800463c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800463e:	bc08      	pop	{r3}
 8004640:	469e      	mov	lr, r3
 8004642:	4770      	bx	lr

08004644 <_fini>:
 8004644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004646:	bf00      	nop
 8004648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800464a:	bc08      	pop	{r3}
 800464c:	469e      	mov	lr, r3
 800464e:	4770      	bx	lr
