# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc blankReg.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY -O1 --top-module blankReg +define+TOP_TYPE=VblankReg +define+PRINTF_COND=!blankReg.reset +define+STOP_COND=!blankReg.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VblankReg -DVL_USER_FINISH -include VblankReg.h -Mdir /home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg --exe /home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/blankReg-harness.cpp --trace"
T      5064 70316290  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg.cpp"
T      4072 70316289  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg.h"
T      2233 70319893  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg.mk"
T       589 70309343  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg__Syms.cpp"
T       977 70309329  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg__Syms.h"
T      1881 70309246  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg__Trace.cpp"
T      3574 70309245  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg__Trace__Slow.cpp"
T       814 70319894  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg__ver.d"
T         0        0  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg__verFiles.dat"
T      1159 70319892  1581661461 "/home/hellcaster/chisel-tutorial/test_run_dir/examples/blankReg/VblankReg_classes.mk"
S   6184696 68828689  1570449874 "/usr/local/bin/verilator_bin"
S      1344 70309325  1581661461 "blankReg.v"
