{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618261129814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618261129823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 18:28:49 2021 " "Processing started: Mon Apr 12 18:28:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618261129823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261129823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pass_chk -c pass_chk " "Command: quartus_map --read_settings_files=on --write_settings_files=off pass_chk -c pass_chk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261129823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618261130037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618261130037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass_chk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass_chk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pass_chk-PC " "Found design unit 1: pass_chk-PC" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618261138268 ""} { "Info" "ISGN_ENTITY_NAME" "1 pass_chk " "Found entity 1: pass_chk" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618261138268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter5bit-rtl " "Found design unit 1: counter5bit-rtl" {  } { { "counter5bit.vhd" "" { Text "D:/Modified Code/pass_chk/counter5bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618261138269 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter5bit " "Found entity 1: counter5bit" {  } { { "counter5bit.vhd" "" { Text "D:/Modified Code/pass_chk/counter5bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618261138269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pass_chk " "Elaborating entity \"pass_chk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618261138390 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load_timer pass_chk.vhd(16) " "VHDL Signal Declaration warning at pass_chk.vhd(16): used implicit default value for signal \"load_timer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618261138504 "|pass_chk"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_led pass_chk.vhd(19) " "VHDL Signal Declaration warning at pass_chk.vhd(19): used implicit default value for signal \"w_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618261138504 "|pass_chk"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state pass_chk.vhd(46) " "VHDL Process Statement warning at pass_chk.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618261138516 "|pass_chk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Attempt pass_chk.vhd(102) " "VHDL Process Statement warning at pass_chk.vhd(102): signal \"Attempt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618261138516 "|pass_chk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red pass_chk.vhd(104) " "VHDL Process Statement warning at pass_chk.vhd(104): signal \"red\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618261138516 "|pass_chk"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gate pass_chk.vhd(89) " "VHDL Process Statement warning at pass_chk.vhd(89): inferring latch(es) for signal or variable \"Gate\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618261138517 "|pass_chk"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Attempt pass_chk.vhd(89) " "VHDL Process Statement warning at pass_chk.vhd(89): inferring latch(es) for signal or variable \"Attempt\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618261138517 "|pass_chk"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green_led pass_chk.vhd(89) " "VHDL Process Statement warning at pass_chk.vhd(89): inferring latch(es) for signal or variable \"green_led\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618261138517 "|pass_chk"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red pass_chk.vhd(89) " "VHDL Process Statement warning at pass_chk.vhd(89): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618261138517 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red pass_chk.vhd(89) " "Inferred latch for \"red\" at pass_chk.vhd(89)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138518 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_led pass_chk.vhd(89) " "Inferred latch for \"green_led\" at pass_chk.vhd(89)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138519 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[0\] pass_chk.vhd(89) " "Inferred latch for \"Attempt\[0\]\" at pass_chk.vhd(89)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138519 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[1\] pass_chk.vhd(89) " "Inferred latch for \"Attempt\[1\]\" at pass_chk.vhd(89)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138519 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[2\] pass_chk.vhd(89) " "Inferred latch for \"Attempt\[2\]\" at pass_chk.vhd(89)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138519 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[3\] pass_chk.vhd(89) " "Inferred latch for \"Attempt\[3\]\" at pass_chk.vhd(89)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138519 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[4\] pass_chk.vhd(89) " "Inferred latch for \"Attempt\[4\]\" at pass_chk.vhd(89)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138520 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gate pass_chk.vhd(89) " "Inferred latch for \"Gate\" at pass_chk.vhd(89)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138520 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 pass_chk.vhd(46) " "Inferred latch for \"next_state.S4\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138520 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3 pass_chk.vhd(46) " "Inferred latch for \"next_state.S3\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138520 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 pass_chk.vhd(46) " "Inferred latch for \"next_state.S2\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138520 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 pass_chk.vhd(46) " "Inferred latch for \"next_state.S1\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138520 "|pass_chk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE pass_chk.vhd(46) " "Inferred latch for \"next_state.IDLE\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261138520 "|pass_chk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5bit counter5bit:t0 " "Elaborating entity \"counter5bit\" for hierarchy \"counter5bit:t0\"" {  } { { "pass_chk.vhd" "t0" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618261138777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "white_led GND " "Pin \"white_led\" is stuck at GND" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618261139800 "|pass_chk|white_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_led VCC " "Pin \"green_led\" is stuck at VCC" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618261139800 "|pass_chk|green_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618261139800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618261139937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618261140405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618261141139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618261141139 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_sens " "No output dependent on input pin \"ext_sens\"" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618261141972 "|pass_chk|ext_sens"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pass\[0\] " "No output dependent on input pin \"pass\[0\]\"" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618261141972 "|pass_chk|pass[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pass\[1\] " "No output dependent on input pin \"pass\[1\]\"" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618261141972 "|pass_chk|pass[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pass\[2\] " "No output dependent on input pin \"pass\[2\]\"" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618261141972 "|pass_chk|pass[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pass\[3\] " "No output dependent on input pin \"pass\[3\]\"" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/pass_chk/pass_chk.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618261141972 "|pass_chk|pass[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618261141972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618261141975 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618261141975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618261141975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618261141975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618261142040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 18:29:02 2021 " "Processing ended: Mon Apr 12 18:29:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618261142040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618261142040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618261142040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618261142040 ""}
