

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:51:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_43 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 38 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 39 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 40 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add37121_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add37121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add33725_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add33725_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add30129_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add30129_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add27433_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add27433_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add23937_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add23937_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add21342_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add21342_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add11813_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add11813_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add13114_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add13114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add15115_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add15115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add18016_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add18016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add8117_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add8117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_0_01_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_1_04_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_1_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_2_07_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_2_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_0_1_010_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_1_1_011_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_2_1_012_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_0_2_013_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_1_2_014_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_2_2_015_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_0_3_016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_1_3_017_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_2_3_018_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 64 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 65 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 66 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 67 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 68 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 69 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 71 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 72 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 73 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 75 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 76 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 77 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_3_018_loc, i32 %arg1_r_1_3_017_loc, i32 %arg1_r_0_3_016_loc, i32 %arg1_r_2_2_015_loc, i32 %arg1_r_1_2_014_loc, i32 %arg1_r_0_2_013_loc, i32 %arg1_r_2_1_012_loc, i32 %arg1_r_1_1_011_loc, i32 %arg1_r_0_1_010_loc, i32 %arg1_r_2_07_loc, i32 %arg1_r_1_04_loc, i32 %arg1_r_0_01_loc" [d3.cpp:17]   --->   Operation 79 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 81 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_3_018_loc, i32 %arg1_r_1_3_017_loc, i32 %arg1_r_0_3_016_loc, i32 %arg1_r_2_2_015_loc, i32 %arg1_r_1_2_014_loc, i32 %arg1_r_0_2_013_loc, i32 %arg1_r_2_1_012_loc, i32 %arg1_r_1_1_011_loc, i32 %arg1_r_0_1_010_loc, i32 %arg1_r_2_07_loc, i32 %arg1_r_1_04_loc, i32 %arg1_r_0_01_loc" [d3.cpp:17]   --->   Operation 81 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_loc_load = load i32 %arg1_r_2_1_012_loc"   --->   Operation 82 'load' 'arg1_r_2_1_012_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %arg1_r_2_1_012_loc_load"   --->   Operation 83 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 84 '%mul16 = mul i32 %arg1_r_2_1_012_loc_load, i32 38'
ST_12 : Operation 84 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_2_1_012_loc_load, i32 38"   --->   Operation 84 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_loc_load = load i32 %arg1_r_2_3_018_loc"   --->   Operation 85 'load' 'arg1_r_2_3_018_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_loc_load = load i32 %arg1_r_1_3_017_loc"   --->   Operation 86 'load' 'arg1_r_1_3_017_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_loc_load = load i32 %arg1_r_0_3_016_loc"   --->   Operation 87 'load' 'arg1_r_0_3_016_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_loc_load = load i32 %arg1_r_2_2_015_loc"   --->   Operation 88 'load' 'arg1_r_2_2_015_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_loc_load = load i32 %arg1_r_1_2_014_loc"   --->   Operation 89 'load' 'arg1_r_1_2_014_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_loc_load = load i32 %arg1_r_0_2_013_loc"   --->   Operation 90 'load' 'arg1_r_0_2_013_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_loc_load = load i32 %arg1_r_1_1_011_loc"   --->   Operation 91 'load' 'arg1_r_1_1_011_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_loc_load = load i32 %arg1_r_0_1_010_loc"   --->   Operation 92 'load' 'arg1_r_0_1_010_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_2_07_loc_load = load i32 %arg1_r_2_07_loc"   --->   Operation 93 'load' 'arg1_r_2_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_1_04_loc_load = load i32 %arg1_r_1_04_loc"   --->   Operation 94 'load' 'arg1_r_1_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_0_01_loc_load = load i32 %arg1_r_0_01_loc"   --->   Operation 95 'load' 'arg1_r_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%empty_33 = trunc i32 %arg1_r_0_3_016_loc_load"   --->   Operation 96 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%empty_34 = trunc i32 %arg1_r_0_2_013_loc_load"   --->   Operation 97 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %arg1_r_0_1_010_loc_load"   --->   Operation 98 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %arg1_r_0_01_loc_load"   --->   Operation 99 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %arg1_r_2_3_018_loc_load"   --->   Operation 100 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %arg1_r_1_3_017_loc_load"   --->   Operation 101 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %arg1_r_2_2_015_loc_load"   --->   Operation 102 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %arg1_r_1_2_014_loc_load"   --->   Operation 103 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %arg1_r_1_1_011_loc_load"   --->   Operation 104 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %arg1_r_2_07_loc_load"   --->   Operation 105 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%empty_44 = trunc i32 %arg1_r_1_04_loc_load"   --->   Operation 106 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (1.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_2_1_012_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_2_2_015_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_2_3_018_loc_load, i64 %arr, i32 %mul16, i32 %mul16"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_2_07_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_2_1_012_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_2_2_015_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_2_3_018_loc_load, i64 %arr, i32 %mul16, i32 %mul16"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 109 '%mul45 = mul i32 %arg1_r_2_07_loc_load, i32 19'
ST_14 : Operation 109 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_2_07_loc_load, i32 19"   --->   Operation 109 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.97>
ST_15 : Operation 110 [2/2] (0.97ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %mul45, i64 %arr"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_0_3_016_loc_load, i32 %mul45, i64 %arr"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 112 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 113 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [2/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:60]   --->   Operation 114 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_17 : Operation 115 [2/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:61]   --->   Operation 115 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 18 <SV = 17> <Delay = 0.67>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 116 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 117 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:60]   --->   Operation 118 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_18 : Operation 119 [1/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:61]   --->   Operation 119 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_18 : Operation 120 [2/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:62]   --->   Operation 120 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_18 : Operation 121 [2/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:64]   --->   Operation 121 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 19 <SV = 18> <Delay = 3.42>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 122 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 9"   --->   Operation 123 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [2/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:50]   --->   Operation 124 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_2_07_loc_load"   --->   Operation 125 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.76ns)   --->   Input mux for Operation 126 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_19 : Operation 126 [1/1] (2.65ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 126 'mul' 'mul157' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:62]   --->   Operation 127 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 128 [1/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:64]   --->   Operation 128 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%arr_addr_9 = getelementptr i64 %arr, i64 0, i64 4"   --->   Operation 129 'getelementptr' 'arr_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [2/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_9" [d3.cpp:106]   --->   Operation 130 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 20 <SV = 19> <Delay = 1.10>
ST_20 : Operation 131 [1/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:50]   --->   Operation 131 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 132 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_44, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 132 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 133 [2/2] (0.42ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_load_4, i64 %arr_load_3, i64 %arr_load_2, i64 %arr_load_1, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_44, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %empty_36, i31 %empty_35, i31 %empty_34, i31 %empty_33, i64 %mul157, i64 %add18016_loc, i64 %add15115_loc, i64 %add13114_loc, i64 %add11813_loc" [d3.cpp:64]   --->   Operation 133 'call' 'call_ln64' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%arr_addr_7 = getelementptr i64 %arr, i64 0, i64 7"   --->   Operation 134 'getelementptr' 'arr_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%arr_addr_8 = getelementptr i64 %arr, i64 0, i64 8"   --->   Operation 135 'getelementptr' 'arr_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_9" [d3.cpp:106]   --->   Operation 136 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 137 [2/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_8" [d3.cpp:100]   --->   Operation 137 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 138 [2/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:94]   --->   Operation 138 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 21 <SV = 20> <Delay = 3.42>
ST_21 : Operation 139 [1/2] (0.67ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_load, i32 %arg1_r_1_04_loc_load, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_1_1_011_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_1_2_014_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_1_3_017_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_44, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 139 'call' 'call_ln50' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 140 [1/2] (0.67ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_load_4, i64 %arr_load_3, i64 %arr_load_2, i64 %arr_load_1, i32 %arg1_r_0_01_loc_load, i32 %arg1_r_0_1_010_loc_load, i32 %arg1_r_0_2_013_loc_load, i32 %arg1_r_0_3_016_loc_load, i31 %empty_44, i31 %empty_43, i31 %empty_42, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %empty_36, i31 %empty_35, i31 %empty_34, i31 %empty_33, i64 %mul157, i64 %add18016_loc, i64 %add15115_loc, i64 %add13114_loc, i64 %add11813_loc" [d3.cpp:64]   --->   Operation 140 'call' 'call_ln64' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : [1/1] (0.57ns)   --->   Input mux for Operation 141 '%mul219 = mul i32 %arg1_r_1_3_017_loc_load, i32 38'
ST_21 : Operation 141 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_1_3_017_loc_load, i32 38"   --->   Operation 141 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%arr_addr_5 = getelementptr i64 %arr, i64 0, i64 5"   --->   Operation 142 'getelementptr' 'arr_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.57ns)   --->   Input mux for Operation 143 '%mul244 = mul i32 %arg1_r_1_2_014_loc_load, i32 19'
ST_21 : Operation 143 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_1_2_014_loc_load, i32 19"   --->   Operation 143 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%arr_addr_6 = getelementptr i64 %arr, i64 0, i64 6"   --->   Operation 144 'getelementptr' 'arr_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.57ns)   --->   Input mux for Operation 145 '%mul316 = mul i32 %arg1_r_1_1_011_loc_load, i32 38'
ST_21 : Operation 145 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_1_1_011_loc_load, i32 38"   --->   Operation 145 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_8" [d3.cpp:100]   --->   Operation 146 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 147 [1/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:94]   --->   Operation 147 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 148 [2/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_6" [d3.cpp:89]   --->   Operation 148 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 149 [2/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_5" [d3.cpp:83]   --->   Operation 149 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 3.84>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 150 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%add8117_loc_load = load i64 %add8117_loc"   --->   Operation 151 'load' 'add8117_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8117_loc_load, i4 %arr_addr" [d3.cpp:50]   --->   Operation 152 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%add11813_loc_load = load i64 %add11813_loc"   --->   Operation 153 'load' 'add11813_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%conv199 = zext i32 %arg1_r_1_04_loc_load"   --->   Operation 154 'zext' 'conv199' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 155 '%mul202 = mul i64 %conv199, i64 %conv199'
ST_22 : Operation 155 [1/1] (2.65ns)   --->   "%mul202 = mul i64 %conv199, i64 %conv199"   --->   Operation 155 'mul' 'mul202' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_2_1_012_loc_load"   --->   Operation 156 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 157 '%mul211 = mul i64 %zext_ln30_1, i64 %conv206'
ST_22 : Operation 157 [1/1] (2.65ns)   --->   "%mul211 = mul i64 %zext_ln30_1, i64 %conv206" [d3.cpp:30]   --->   Operation 157 'mul' 'mul211' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%conv216 = zext i32 %arg1_r_1_2_014_loc_load"   --->   Operation 158 'zext' 'conv216' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 159 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 160 '%mul221 = mul i64 %conv220, i64 %conv216'
ST_22 : Operation 160 [1/1] (2.65ns)   --->   "%mul221 = mul i64 %conv220, i64 %conv216"   --->   Operation 160 'mul' 'mul221' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%conv225 = zext i32 %arg1_r_0_01_loc_load"   --->   Operation 161 'zext' 'conv225' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%empty_45 = shl i32 %arg1_r_0_3_016_loc_load, i32 1"   --->   Operation 162 'shl' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_45"   --->   Operation 163 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 164 '%mul229 = mul i64 %conv228, i64 %conv225'
ST_22 : Operation 164 [1/1] (2.65ns)   --->   "%mul229 = mul i64 %conv228, i64 %conv225"   --->   Operation 164 'mul' 'mul229' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%conv233 = zext i32 %arg1_r_0_1_010_loc_load"   --->   Operation 165 'zext' 'conv233' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%empty_46 = shl i32 %arg1_r_0_2_013_loc_load, i32 1"   --->   Operation 166 'shl' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_46"   --->   Operation 167 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 168 '%mul237 = mul i64 %conv236, i64 %conv233'
ST_22 : Operation 168 [1/1] (2.65ns)   --->   "%mul237 = mul i64 %conv236, i64 %conv233"   --->   Operation 168 'mul' 'mul237' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 169 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 170 '%mul246 = mul i64 %conv245, i64 %conv216'
ST_22 : Operation 170 [1/1] (2.65ns)   --->   "%mul246 = mul i64 %conv245, i64 %conv216"   --->   Operation 170 'mul' 'mul246' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 171 '%mul254 = mul i64 %conv236, i64 %conv225'
ST_22 : Operation 171 [1/1] (2.65ns)   --->   "%mul254 = mul i64 %conv236, i64 %conv225"   --->   Operation 171 'mul' 'mul254' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%empty_47 = shl i32 %arg1_r_0_1_010_loc_load, i32 1"   --->   Operation 172 'shl' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_47"   --->   Operation 173 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 174 '%mul262 = mul i64 %conv261, i64 %conv233'
ST_22 : Operation 174 [1/1] (2.65ns)   --->   "%mul262 = mul i64 %conv261, i64 %conv233"   --->   Operation 174 'mul' 'mul262' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%conv266 = zext i32 %arg1_r_1_1_011_loc_load"   --->   Operation 175 'zext' 'conv266' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 176 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_cast79 = zext i32 %arg1_r_1_1_011_loc_load"   --->   Operation 177 'zext' 'arg1_r_1_1_011_cast79' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.57ns)   --->   Input mux for Operation 178 '%mul2721017 = mul i63 %mul219_cast, i63 %arg1_r_1_1_011_cast79'
ST_22 : Operation 178 [1/1] (2.84ns)   --->   "%mul2721017 = mul i63 %mul219_cast, i63 %arg1_r_1_1_011_cast79"   --->   Operation 178 'mul' 'mul2721017' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2721017, i1 0"   --->   Operation 179 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 180 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.57ns)   --->   Input mux for Operation 181 '%mul282915 = mul i63 %mul244_cast, i63 %arg1_r_1_1_011_cast79'
ST_22 : Operation 181 [1/1] (2.84ns)   --->   "%mul282915 = mul i63 %mul244_cast, i63 %arg1_r_1_1_011_cast79"   --->   Operation 181 'mul' 'mul282915' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul282915, i1 0"   --->   Operation 182 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 183 '%mul290 = mul i64 %conv261, i64 %conv225'
ST_22 : Operation 183 [1/1] (2.65ns)   --->   "%mul290 = mul i64 %conv261, i64 %conv225"   --->   Operation 183 'mul' 'mul290' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 184 '%mul299 = mul i64 %conv220, i64 %conv199'
ST_22 : Operation 184 [1/1] (2.65ns)   --->   "%mul299 = mul i64 %conv220, i64 %conv199"   --->   Operation 184 'mul' 'mul299' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%arg1_r_1_04_cast80 = zext i32 %arg1_r_1_04_loc_load"   --->   Operation 185 'zext' 'arg1_r_1_04_cast80' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.57ns)   --->   Input mux for Operation 186 '%mul309813 = mul i63 %mul244_cast, i63 %arg1_r_1_04_cast80'
ST_22 : Operation 186 [1/1] (2.84ns)   --->   "%mul309813 = mul i63 %mul244_cast, i63 %arg1_r_1_04_cast80"   --->   Operation 186 'mul' 'mul309813' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul309813, i1 0"   --->   Operation 187 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 188 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 189 '%mul318 = mul i64 %conv317, i64 %conv266'
ST_22 : Operation 189 [1/1] (2.65ns)   --->   "%mul318 = mul i64 %conv317, i64 %conv266"   --->   Operation 189 'mul' 'mul318' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 190 '%mul325 = mul i64 %conv225, i64 %conv225'
ST_22 : Operation 190 [1/1] (2.65ns)   --->   "%mul325 = mul i64 %conv225, i64 %conv225"   --->   Operation 190 'mul' 'mul325' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_cast81 = zext i32 %arg1_r_0_3_016_loc_load"   --->   Operation 191 'zext' 'arg1_r_0_3_016_cast81' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.57ns)   --->   Input mux for Operation 192 '%mul335711 = mul i63 %mul219_cast, i63 %arg1_r_0_3_016_cast81'
ST_22 : Operation 192 [1/1] (2.84ns)   --->   "%mul335711 = mul i63 %mul219_cast, i63 %arg1_r_0_3_016_cast81"   --->   Operation 192 'mul' 'mul335711' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul335711, i1 0"   --->   Operation 193 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%empty_48 = shl i32 %arg1_r_1_04_loc_load, i32 1"   --->   Operation 194 'shl' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_48"   --->   Operation 195 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 196 '%mul344 = mul i64 %conv343, i64 %conv225'
ST_22 : Operation 196 [1/1] (2.65ns)   --->   "%mul344 = mul i64 %conv343, i64 %conv225"   --->   Operation 196 'mul' 'mul344' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%empty_49 = shl i32 %arg1_r_0_3_016_loc_load, i32 2"   --->   Operation 197 'shl' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_49"   --->   Operation 198 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 199 '%mul353 = mul i64 %conv352, i64 %conv233'
ST_22 : Operation 199 [1/1] (2.65ns)   --->   "%mul353 = mul i64 %conv352, i64 %conv233"   --->   Operation 199 'mul' 'mul353' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%conv357 = zext i32 %arg1_r_0_2_013_loc_load"   --->   Operation 200 'zext' 'conv357' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 201 '%mul360 = mul i64 %conv357, i64 %conv357'
ST_22 : Operation 201 [1/1] (2.65ns)   --->   "%mul360 = mul i64 %conv357, i64 %conv357"   --->   Operation 201 'mul' 'mul360' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%conv364 = zext i32 %arg1_r_1_3_017_loc_load"   --->   Operation 202 'zext' 'conv364' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 203 '%mul369 = mul i64 %conv220, i64 %conv364'
ST_22 : Operation 203 [1/1] (2.65ns)   --->   "%mul369 = mul i64 %conv220, i64 %conv364"   --->   Operation 203 'mul' 'mul369' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 204 [1/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_6" [d3.cpp:89]   --->   Operation 204 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 205 [1/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_5" [d3.cpp:83]   --->   Operation 205 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 206 [2/2] (0.42ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add11813_loc_load, i64 %arr_load_9, i64 %arr_load_8, i64 %arr_load_7, i64 %arr_load_6, i64 %arr_load_5, i64 %mul211, i64 %mul202, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul299, i64 %mul290, i64 %mul4, i64 %mul5, i64 %mul325, i64 %mul318, i64 %mul6, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add21342_loc, i64 %add23937_loc, i64 %add27433_loc, i64 %add30129_loc, i64 %add33725_loc, i64 %add37121_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 206 'call' 'call_ln83' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = trunc i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 207 'trunc' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.67>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%add15115_loc_load = load i64 %add15115_loc"   --->   Operation 208 'load' 'add15115_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%add13114_loc_load = load i64 %add13114_loc"   --->   Operation 209 'load' 'add13114_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add13114_loc_load, i4 %arr_addr_2" [d3.cpp:61]   --->   Operation 210 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 211 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add15115_loc_load, i4 %arr_addr_3" [d3.cpp:62]   --->   Operation 211 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 212 [1/2] (0.67ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add11813_loc_load, i64 %arr_load_9, i64 %arr_load_8, i64 %arr_load_7, i64 %arr_load_6, i64 %arr_load_5, i64 %mul211, i64 %mul202, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul299, i64 %mul290, i64 %mul4, i64 %mul5, i64 %mul325, i64 %mul318, i64 %mul6, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add21342_loc, i64 %add23937_loc, i64 %add27433_loc, i64 %add30129_loc, i64 %add33725_loc, i64 %add37121_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 212 'call' 'call_ln83' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = trunc i64 %add15115_loc_load" [d3.cpp:113]   --->   Operation 213 'trunc' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i64 %add13114_loc_load" [d3.cpp:113]   --->   Operation 214 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.51>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%add18016_loc_load = load i64 %add18016_loc"   --->   Operation 215 'load' 'add18016_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add18016_loc_load, i4 %arr_addr_4" [d3.cpp:64]   --->   Operation 216 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%add23937_loc_load = load i64 %add23937_loc"   --->   Operation 217 'load' 'add23937_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%add27433_loc_load = load i64 %add27433_loc"   --->   Operation 218 'load' 'add27433_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%add30129_loc_load = load i64 %add30129_loc"   --->   Operation 219 'load' 'add30129_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%add33725_loc_load = load i64 %add33725_loc"   --->   Operation 220 'load' 'add33725_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%add37121_loc_load = load i64 %add37121_loc"   --->   Operation 221 'load' 'add37121_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add37121_loc_load, i4 %arr_addr_9" [d3.cpp:106]   --->   Operation 222 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add33725_loc_load" [d3.cpp:113]   --->   Operation 223 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add33725_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 224 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln" [d3.cpp:113]   --->   Operation 225 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add30129_loc_load" [d3.cpp:113]   --->   Operation 226 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add33725_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 227 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add30129_loc_load" [d3.cpp:113]   --->   Operation 228 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 229 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 230 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add27433_loc_load" [d3.cpp:113]   --->   Operation 231 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 232 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27433_loc_load" [d3.cpp:113]   --->   Operation 233 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 234 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 235 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add23937_loc_load" [d3.cpp:113]   --->   Operation 236 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 237 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add23937_loc_load" [d3.cpp:113]   --->   Operation 238 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 239 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 240 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add37121_loc_load" [d3.cpp:113]   --->   Operation 241 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 242 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add37121_loc_load" [d3.cpp:113]   --->   Operation 243 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 244 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 245 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = trunc i64 %add18016_loc_load" [d3.cpp:113]   --->   Operation 246 'trunc' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 247 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add18016_loc_load" [d3.cpp:113]   --->   Operation 248 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 249 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 250 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 251 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add15115_loc_load" [d3.cpp:113]   --->   Operation 252 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 253 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 254 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 255 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 256 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 257 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 258 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_s, i25 %trunc_ln113_8" [d3.cpp:118]   --->   Operation 259 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 260 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_11, i26 %trunc_ln113_10" [d3.cpp:119]   --->   Operation 260 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 261 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33725_loc_load, i4 %arr_addr_8" [d3.cpp:100]   --->   Operation 262 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 263 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add30129_loc_load, i4 %arr_addr_7" [d3.cpp:94]   --->   Operation 263 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 264 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add13114_loc_load" [d3.cpp:113]   --->   Operation 265 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 266 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 267 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = trunc i64 %p_loc_load" [d3.cpp:113]   --->   Operation 268 'trunc' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 269 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %p_loc_load" [d3.cpp:113]   --->   Operation 270 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 271 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 272 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln113_17 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 273 'partselect' 'trunc_ln113_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 274 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln113_18 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 275 'partselect' 'trunc_ln113_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_13, i25 %trunc_ln113_12" [d3.cpp:120]   --->   Operation 276 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 277 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_15, i26 %trunc_ln113_14" [d3.cpp:121]   --->   Operation 277 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 278 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_17, i25 %trunc_ln113_16" [d3.cpp:122]   --->   Operation 278 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.13>
ST_26 : Operation 279 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27433_loc_load, i4 %arr_addr_6" [d3.cpp:89]   --->   Operation 279 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 280 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add23937_loc_load, i4 %arr_addr_5" [d3.cpp:83]   --->   Operation 280 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_18" [d3.cpp:113]   --->   Operation 281 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 282 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln113_19 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 283 'trunc' 'trunc_ln113_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_19, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 284 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 285 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 286 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 287 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 288 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 289 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 290 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 291 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 292 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 293 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 293 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 294 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 295 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 295 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 296 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 296 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 297 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 298 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 298 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 299 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.63>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%add21342_loc_load = load i64 %add21342_loc"   --->   Operation 300 'load' 'add21342_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add21342_loc_load, i4 %arr_addr_1" [d3.cpp:78]   --->   Operation 301 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 302 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 303 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 304 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 304 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 305 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 306 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 307 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 308 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 309 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 309 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 28 <SV = 27> <Delay = 0.67>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 310 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 311 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 312 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 312 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 313 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 314 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 315 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 315 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 0.67>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 316 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 317 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 318 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 319 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 320 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 321 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 322 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 323 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 324 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 325 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 326 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 326 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 327 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 327 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln1" [d3.cpp:126]   --->   Operation 328 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 329 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 329 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 330 [1/1] (7.30ns)   --->   "%empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 330 'writereq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 331 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 331 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 332 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 332 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 333 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 333 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 334 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 334 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 335 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 335 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 336 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 336 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 337 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [d3.cpp:3]   --->   Operation 337 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 338 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 10, void @empty_5, void @empty_8, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 338 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 339 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 339 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_9, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_9, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 343 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 345 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 345 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 346 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 346 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [43]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [45]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_1_012_loc_load') on local variable 'arg1_r_2_1_012_loc' [52]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [70]  (2.846 ns)

 <State 13>: 1.001ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_3_018_loc_load') on local variable 'arg1_r_2_3_018_loc' [46]  (0.000 ns)
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1' [72]  (1.001 ns)

 <State 14>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [73]  (2.846 ns)

 <State 15>: 0.974ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3' [75]  (0.974 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_addr_1') [81]  (0.000 ns)
	'load' operation ('arr_load_1', d3.cpp:60) on array 'arr', d3.cpp:13 [87]  (0.677 ns)

 <State 18>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load_1', d3.cpp:60) on array 'arr', d3.cpp:13 [87]  (0.677 ns)

 <State 19>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.766 ns)
'mul' operation ('mul157') [85]  (2.654 ns)

 <State 20>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_load', d3.cpp:50) on array 'arr', d3.cpp:13 [77]  (0.677 ns)
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [78]  (0.427 ns)

 <State 21>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [104]  (2.846 ns)

 <State 22>: 3.847ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.766 ns)
'mul' operation ('mul211', d3.cpp:30) [102]  (2.654 ns)
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [162]  (0.427 ns)

 <State 23>: 0.677ns
The critical path consists of the following:
	'load' operation ('add13114_loc_load') on local variable 'add13114_loc' [94]  (0.000 ns)
	'store' operation ('store_ln61', d3.cpp:61) of variable 'add13114_loc_load' on array 'arr', d3.cpp:13 [96]  (0.677 ns)

 <State 24>: 6.510ns
The critical path consists of the following:
	'load' operation ('add30129_loc_load') on local variable 'add30129_loc' [166]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [181]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [186]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [191]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [196]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [201]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [206]  (1.085 ns)

 <State 25>: 3.255ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [211]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [216]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [221]  (1.085 ns)

 <State 26>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [224]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [231]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [236]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [239]  (0.677 ns)

 <State 27>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [246]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [248]  (0.677 ns)

 <State 28>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [256]  (0.677 ns)

 <State 29>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [264]  (0.677 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [279]  (0.000 ns)
	bus request operation ('empty_50', d3.cpp:126) on port 'mem' (d3.cpp:126) [280]  (7.300 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [282]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [282]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [282]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [282]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', d3.cpp:131) on port 'mem' (d3.cpp:131) [282]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
