<stg><name>add_patch9</name>


<trans_list>

<trans id="253" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="1" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="4" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="1"/>
<literal name="icmp_ln874_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="5" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln419" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln419" val="1"/>
<literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="5" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln419" val="1"/>
<literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="13" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="16" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="18" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="21" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="25" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="28" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="30" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %n_patches_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %patches_superpoints_addr_6 = getelementptr i64 %patches_superpoints, i64 0, i64 160

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="8">
<![CDATA[
:2 %empty = trunc i8 %n_patches_read_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_patch_stream_V, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln374 = icmp_eq  i8 %n_patches_read_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln374"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln374 = br i1 %icmp_ln374, void %.preheader2.preheader, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader.preheader:0 %br_ln378 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0 %i = phi i3 %add_ln406, void, i3 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:2 %icmp_ln406 = icmp_ult  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln406"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3 %empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:4 %add_ln406 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln406"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln406 = br i1 %icmp_ln406, void %.loopexit.loopexit, void %.split19

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.split19:0 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
.split19:1 %zext_ln874 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln874"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split19:2 %tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split19:3 %or_ln874 = or i8 %tmp_8, i8 1

]]></Node>
<StgValue><ssdm name="or_ln874"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.split19:4 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln874

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:5 %wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:12 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln874

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
.split19:15 %packedCoordinates_V = load i8 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
.split19:17 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split19:6 %or_ln874_1 = or i7 %tmp_s, i7 15

]]></Node>
<StgValue><ssdm name="or_ln874_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split19:7 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln874_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.split19:8 %tmp_74_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %or_ln874_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split19:9 %or_ln874_2 = or i8 %tmp_74_cast, i8 1

]]></Node>
<StgValue><ssdm name="or_ln874_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
.split19:10 %zext_ln874_1 = zext i8 %or_ln874_2

]]></Node>
<StgValue><ssdm name="zext_ln874_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:11 %wp_superpoints_addr_5 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln874_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:13 %patches_superpoints_addr_4 = getelementptr i64 %patches_superpoints, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:14 %specloopname_ln406 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln406"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
.split19:15 %packedCoordinates_V = load i8 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
.split19:16 %trunc_ln69 = trunc i64 %packedCoordinates_V

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
.split19:17 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split19:18 %icmp_ln874 = icmp_eq  i32 %trunc_ln69, i32 %wp_superpoints_load

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split19:19 %br_ln408 = br i1 %icmp_ln874, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
:0 %packedCoordinates_V_3 = load i8 %patches_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
:2 %wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
:0 %packedCoordinates_V_3 = load i8 %patches_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:1 %trunc_ln69_2 = trunc i64 %packedCoordinates_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln69_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
:2 %wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_4"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln874_4 = icmp_eq  i32 %trunc_ln69_2, i32 %wp_superpoints_load_4

]]></Node>
<StgValue><ssdm name="icmp_ln874_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln408 = br i1 %icmp_ln874_4, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln874" val="1"/>
<literal name="icmp_ln874_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:0 %tmp_26 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %n_patches_read_3, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge:1 %icmp_ln419 = icmp_eq  i3 %tmp_26, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln419"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln419 = br i1 %icmp_ln419, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln419"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln421 = icmp_ugt  i8 %n_patches_read_3, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln421"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln421 = br i1 %icmp_ln421, void %.loopexit20, void

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln419" val="1"/>
<literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
:0 %patches_superpoints_load = load i8 %patches_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
:0 %patches_superpoints_load = load i8 %patches_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln874_5 = icmp_eq  i64 %patches_superpoints_load, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln874_5"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln421 = br i1 %icmp_ln874_5, void %.preheader1.preheader.preheader, void %.loopexit20

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln424 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln424"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten7 = phi i7 %add_ln424_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %a_5 = phi i3 %select_ln424_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %b_7 = phi i5 %add_ln427, void %.preheader1, i5 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:3 %add_ln424_1 = add i7 %indvar_flatten7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln424_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:5 %icmp_ln424 = icmp_eq  i7 %indvar_flatten7, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln424"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:6 %br_ln424 = br i1 %icmp_ln424, void %.preheader1, void %.loopexit20.loopexit

]]></Node>
<StgValue><ssdm name="br_ln424"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:0 %add_ln424 = add i3 %a_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln424"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:3 %icmp_ln427 = icmp_eq  i5 %b_7, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln427"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:4 %select_ln424 = select i1 %icmp_ln427, i5 0, i5 %b_7

]]></Node>
<StgValue><ssdm name="select_ln424"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:5 %select_ln424_1 = select i1 %icmp_ln427, i3 %add_ln424, i3 %a_5

]]></Node>
<StgValue><ssdm name="select_ln424_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:17 %add_ln427 = add i5 %select_ln424, i5 1

]]></Node>
<StgValue><ssdm name="add_ln427"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader1:6 %tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln424_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="7">
<![CDATA[
.preheader1:7 %zext_ln429 = zext i7 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln429"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:8 %add_ln429 = add i8 %zext_ln429, i8 160

]]></Node>
<StgValue><ssdm name="add_ln429"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="5">
<![CDATA[
.preheader1:10 %zext_ln429_1 = zext i5 %select_ln424

]]></Node>
<StgValue><ssdm name="zext_ln429_1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:11 %add_ln429_1 = add i8 %add_ln429, i8 %zext_ln429_1

]]></Node>
<StgValue><ssdm name="add_ln429_1"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:12 %zext_ln429_2 = zext i8 %add_ln429_1

]]></Node>
<StgValue><ssdm name="zext_ln429_2"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:13 %patches_superpoints_addr_7 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln429_2

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_7"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:15 %patches_superpoints_load_1 = load i8 %patches_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="patches_superpoints_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:15 %patches_superpoints_load_1 = load i8 %patches_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="patches_superpoints_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP1_toSTREAM_add_patch_perPointSP1_toSTREAM_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:14 %specloopname_ln427 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln427"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:16 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %output_patch_stream_V, i64 %patches_superpoints_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:18 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="icmp_ln874_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.loopexit20.loopexit:0 %br_ln0 = br void %.loopexit20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.loopexit20:0 %br_ln435 = br void

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten29 = phi i8 0, void %.loopexit20, i8 %add_ln435_1, void %.split13

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %i_12 = phi i2 2, void %.loopexit20, i2 %select_ln435_1, void %.split13

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten15 = phi i8 0, void %.loopexit20, i8 %select_ln441_2, void %.split13

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:3 %a_6 = phi i3 0, void %.loopexit20, i3 %select_ln441_1, void %.split13

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:4 %b_8 = phi i5 0, void %.loopexit20, i5 %add_ln447, void %.split13

]]></Node>
<StgValue><ssdm name="b_8"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln435_1 = add i8 %indvar_flatten29, i8 1

]]></Node>
<StgValue><ssdm name="add_ln435_1"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6 %add_ln435 = add i2 %i_12, i2 3

]]></Node>
<StgValue><ssdm name="add_ln435"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %icmp_ln435 = icmp_eq  i8 %indvar_flatten29, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln435"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln435 = br i1 %icmp_ln435, void %.split13, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:2 %icmp_ln441 = icmp_eq  i8 %indvar_flatten15, i8 80

]]></Node>
<StgValue><ssdm name="icmp_ln441"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split13:3 %select_ln435 = select i1 %icmp_ln441, i3 0, i3 %a_6

]]></Node>
<StgValue><ssdm name="select_ln435"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split13:4 %select_ln435_1 = select i1 %icmp_ln441, i2 %add_ln435, i2 %i_12

]]></Node>
<StgValue><ssdm name="select_ln435_1"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split13:8 %xor_ln435 = xor i2 %i_12, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln435"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split13:9 %select_ln435_2 = select i1 %icmp_ln441, i2 %xor_ln435, i2 %add_ln435

]]></Node>
<StgValue><ssdm name="select_ln435_2"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="2">
<![CDATA[
.split13:10 %zext_ln452_1 = zext i2 %select_ln435_2

]]></Node>
<StgValue><ssdm name="zext_ln452_1"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split13:11 %tmp_28 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln435_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split13:12 %add_ln452_1 = add i4 %tmp_28, i4 %zext_ln452_1

]]></Node>
<StgValue><ssdm name="add_ln452_1"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split13:14 %xor_ln435_1 = xor i1 %icmp_ln441, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln435_1"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split13:15 %icmp_ln447 = icmp_eq  i5 %b_8, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln447"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split13:16 %and_ln435 = and i1 %icmp_ln447, i1 %xor_ln435_1

]]></Node>
<StgValue><ssdm name="and_ln435"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split13:17 %add_ln441 = add i3 %select_ln435, i3 1

]]></Node>
<StgValue><ssdm name="add_ln441"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split13:19 %or_ln441 = or i1 %and_ln435, i1 %icmp_ln441

]]></Node>
<StgValue><ssdm name="or_ln441"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split13:20 %select_ln441 = select i1 %or_ln441, i5 0, i5 %b_8

]]></Node>
<StgValue><ssdm name="select_ln441"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split13:21 %select_ln441_1 = select i1 %and_ln435, i3 %add_ln441, i3 %select_ln435

]]></Node>
<StgValue><ssdm name="select_ln441_1"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="3">
<![CDATA[
.split13:22 %zext_ln452_2 = zext i3 %select_ln441_1

]]></Node>
<StgValue><ssdm name="zext_ln452_2"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split13:23 %add_ln452_2 = add i4 %add_ln452_1, i4 %zext_ln452_2

]]></Node>
<StgValue><ssdm name="add_ln452_2"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split13:39 %add_ln447 = add i5 %select_ln441, i5 1

]]></Node>
<StgValue><ssdm name="add_ln447"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:40 %add_ln441_1 = add i8 %indvar_flatten15, i8 1

]]></Node>
<StgValue><ssdm name="add_ln441_1"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split13:41 %select_ln441_2 = select i1 %icmp_ln441, i8 1, i8 %add_ln441_1

]]></Node>
<StgValue><ssdm name="select_ln441_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="2">
<![CDATA[
.split13:5 %zext_ln452 = zext i2 %select_ln435_1

]]></Node>
<StgValue><ssdm name="zext_ln452"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split13:6 %tmp_27 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln435_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split13:7 %add_ln452 = add i4 %tmp_27, i4 %zext_ln452

]]></Node>
<StgValue><ssdm name="add_ln452"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split13:24 %tmp_79_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln452_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="3">
<![CDATA[
.split13:25 %zext_ln452_3 = zext i3 %select_ln441_1

]]></Node>
<StgValue><ssdm name="zext_ln452_3"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split13:26 %add_ln452_3 = add i4 %add_ln452, i4 %zext_ln452_3

]]></Node>
<StgValue><ssdm name="add_ln452_3"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split13:27 %tmp_81_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln452_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
.split13:29 %zext_ln452_4 = zext i5 %select_ln441

]]></Node>
<StgValue><ssdm name="zext_ln452_4"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:30 %add_ln452_4 = add i8 %tmp_79_cast, i8 %zext_ln452_4

]]></Node>
<StgValue><ssdm name="add_ln452_4"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="8">
<![CDATA[
.split13:31 %zext_ln452_5 = zext i8 %add_ln452_4

]]></Node>
<StgValue><ssdm name="zext_ln452_5"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:32 %patches_superpoints_addr_9 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln452_5

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_9"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:33 %add_ln452_5 = add i8 %tmp_81_cast, i8 %zext_ln452_4

]]></Node>
<StgValue><ssdm name="add_ln452_5"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="8">
<![CDATA[
.split13:37 %patches_superpoints_load_2 = load i8 %patches_superpoints_addr_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_load_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="157" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="8">
<![CDATA[
.split13:37 %patches_superpoints_load_2 = load i8 %patches_superpoints_addr_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_load_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_copySPBack_add_patch_copySPBack_perSuperpointSP1_add_patch_copySPBack_perPointSP1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split13:1 %empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split13:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_copySPBack_perSuperpointSP1_add_patch_copySPBack_perPointSP1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split13:28 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
.split13:34 %zext_ln452_6 = zext i8 %add_ln452_5

]]></Node>
<StgValue><ssdm name="zext_ln452_6"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:35 %patches_superpoints_addr_10 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln452_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_10"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:36 %specloopname_ln447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln447"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.split13:38 %store_ln452 = store i64 %patches_superpoints_load_2, i8 %patches_superpoints_addr_10

]]></Node>
<StgValue><ssdm name="store_ln452"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.split13:42 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln458 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten37 = phi i7 %add_ln458_1, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %a_7 = phi i3 %select_ln458_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %b_9 = phi i5 %add_ln464, void %.preheader, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_9"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3 %add_ln458_1 = add i7 %indvar_flatten37, i7 1

]]></Node>
<StgValue><ssdm name="add_ln458_1"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %icmp_ln458 = icmp_eq  i7 %indvar_flatten37, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln458"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:6 %br_ln458 = br i1 %icmp_ln458, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln458 = add i3 %a_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln458"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3 %icmp_ln464 = icmp_eq  i5 %b_9, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln464"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:4 %select_ln458 = select i1 %icmp_ln464, i5 0, i5 %b_9

]]></Node>
<StgValue><ssdm name="select_ln458"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln458_1 = select i1 %icmp_ln464, i3 %add_ln458, i3 %a_7

]]></Node>
<StgValue><ssdm name="select_ln458_1"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:25 %add_ln464 = add i5 %select_ln458, i5 1

]]></Node>
<StgValue><ssdm name="add_ln464"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader:6 %tmp_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln458_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="7">
<![CDATA[
.preheader:7 %tmp_82_cast = zext i7 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="5">
<![CDATA[
.preheader:9 %zext_ln469 = zext i5 %select_ln458

]]></Node>
<StgValue><ssdm name="zext_ln469"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:10 %add_ln469 = add i8 %tmp_82_cast, i8 %zext_ln469

]]></Node>
<StgValue><ssdm name="add_ln469"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader:12 %tmp_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln469, i1 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="9">
<![CDATA[
.preheader:13 %zext_ln469_2 = zext i9 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln469_2"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:14 %shl_ln469 = shl i8 %add_ln469, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln469"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:15 %wp_superpoints_addr_8 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln469_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_8"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:16 %or_ln469 = or i8 %shl_ln469, i8 1

]]></Node>
<StgValue><ssdm name="or_ln469"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="8">
<![CDATA[
.preheader:17 %zext_ln469_3 = zext i8 %or_ln469

]]></Node>
<StgValue><ssdm name="zext_ln469_3"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:18 %wp_superpoints_addr_9 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln469_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_9"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
.preheader:21 %wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_7"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="8">
<![CDATA[
.preheader:22 %wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
.preheader:21 %wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_7"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="8">
<![CDATA[
.preheader:22 %wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP1_add_patch_perPointSP1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="8">
<![CDATA[
.preheader:11 %zext_ln469_1 = zext i8 %add_ln469

]]></Node>
<StgValue><ssdm name="zext_ln469_1"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:19 %patches_superpoints_addr_8 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln469_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_8"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:20 %specloopname_ln464 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln464"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:23 %ref_tmp2 = call i64 @encodeCoordinates, i32 %wp_superpoints_load_7, i32 %wp_superpoints_load_8

]]></Node>
<StgValue><ssdm name="ref_tmp2"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.preheader:24 %store_ln469 = store i64 %ref_tmp2, i8 %patches_superpoints_addr_8

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader:26 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="205" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %call_ln475 = call void @add_patch_patches_parameters13, i32 %wp_parameters, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>

<operation id="206" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln480 = add i6 %empty, i6 1

]]></Node>
<StgValue><ssdm name="add_ln480"/></StgValue>
</operation>

<operation id="207" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="6">
<![CDATA[
:2 %zext_ln480 = zext i6 %add_ln480

]]></Node>
<StgValue><ssdm name="zext_ln480"/></StgValue>
</operation>

<operation id="208" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3 %write_ln480 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %zext_ln480

]]></Node>
<StgValue><ssdm name="write_ln480"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="209" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %call_ln475 = call void @add_patch_patches_parameters13, i32 %wp_parameters, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln406" val="1"/>
<literal name="icmp_ln419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln481 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln481"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0">
<![CDATA[
.loopexit:0 %ret_ln484 = ret

]]></Node>
<StgValue><ssdm name="ret_ln484"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3.preheader:0 %indvar_flatten = phi i7 %add_ln378_1, void %.preheader3, i7 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3.preheader:1 %a = phi i3 %select_ln378_1, void %.preheader3, i3 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3.preheader:2 %b = phi i5 %add_ln384, void %.preheader3, i5 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.preheader:3 %add_ln378_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln378_1"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.preheader:5 %icmp_ln378 = icmp_eq  i7 %indvar_flatten, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln378"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.preheader:6 %br_ln378 = br i1 %icmp_ln378, void %.preheader3, void

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:0 %add_ln378 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln378"/></StgValue>
</operation>

<operation id="221" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3 %icmp_ln384 = icmp_eq  i5 %b, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln384"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:4 %select_ln378 = select i1 %icmp_ln384, i5 0, i5 %b

]]></Node>
<StgValue><ssdm name="select_ln378"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader3:5 %select_ln378_1 = select i1 %icmp_ln384, i3 %add_ln378, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln378_1"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:25 %add_ln384 = add i5 %select_ln378, i5 1

]]></Node>
<StgValue><ssdm name="add_ln384"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader3:6 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln378_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="7">
<![CDATA[
.preheader3:7 %tmp_cast = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="5">
<![CDATA[
.preheader3:9 %zext_ln389 = zext i5 %select_ln378

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:10 %add_ln389 = add i8 %tmp_cast, i8 %zext_ln389

]]></Node>
<StgValue><ssdm name="add_ln389"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader3:12 %tmp_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln389, i1 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="9">
<![CDATA[
.preheader3:13 %zext_ln389_2 = zext i9 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln389_2"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:14 %shl_ln389 = shl i8 %add_ln389, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln389"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:15 %wp_superpoints_addr_6 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln389_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_6"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:16 %or_ln389 = or i8 %shl_ln389, i8 1

]]></Node>
<StgValue><ssdm name="or_ln389"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="8">
<![CDATA[
.preheader3:17 %zext_ln389_3 = zext i8 %or_ln389

]]></Node>
<StgValue><ssdm name="zext_ln389_3"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:18 %wp_superpoints_addr_7 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln389_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_7"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="8">
<![CDATA[
.preheader3:21 %wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_5"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="8">
<![CDATA[
.preheader3:22 %wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="238" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="8">
<![CDATA[
.preheader3:21 %wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_5"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="8">
<![CDATA[
.preheader3:22 %wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP0_add_patch_perPointSP0_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2 %empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="8">
<![CDATA[
.preheader3:11 %zext_ln389_1 = zext i8 %add_ln389

]]></Node>
<StgValue><ssdm name="zext_ln389_1"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:19 %patches_superpoints_addr_5 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln389_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_5"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:20 %specloopname_ln384 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln384"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3:23 %ref_tmp = call i64 @encodeCoordinates, i32 %wp_superpoints_load_5, i32 %wp_superpoints_load_6

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.preheader3:24 %store_ln389 = store i64 %ref_tmp, i8 %patches_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
.preheader3:26 %br_ln0 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="249" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %call_ln393 = call void @add_patch_patches_parameters13, i32 %wp_parameters, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln393"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="250" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %call_ln393 = call void @add_patch_patches_parameters13, i32 %wp_parameters, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln393"/></StgValue>
</operation>

<operation id="251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1 %write_ln399 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 1

]]></Node>
<StgValue><ssdm name="write_ln399"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln400 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
