\babel@toc {english}{}\relax 
\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}%
\contentsline {section}{\numberline {1.1}Context}{1}{section.1.1}%
\contentsline {section}{\numberline {1.2}Motivation and Problem Statement}{1}{section.1.2}%
\contentsline {section}{\numberline {1.3}Objectives and Contribution}{1}{section.1.3}%
\contentsline {chapter}{\numberline {2}Literature Review}{2}{chapter.2}%
\contentsline {section}{\numberline {2.1}Fundamentals of Analog-to-Digital Conversion}{2}{section.2.1}%
\contentsline {subsection}{\numberline {2.1.1}The Data Conversion Process}{2}{subsection.2.1.1}%
\contentsline {subsubsection}{\numberline {2.1.1.1}Ideal Data Conversion}{2}{subsubsection.2.1.1.1}%
\contentsline {subsubsection}{\numberline {2.1.1.2}The Sampling Operation}{2}{subsubsection.2.1.1.2}%
\contentsline {subsubsection}{\numberline {2.1.1.3}The Reconstruction Operation}{3}{subsubsection.2.1.1.3}%
\contentsline {subsubsection}{\numberline {2.1.1.4}The Quantization Operation}{3}{subsubsection.2.1.1.4}%
\contentsline {subsubsection}{\numberline {2.1.1.5}Coding}{3}{subsubsection.2.1.1.5}%
\contentsline {subsubsection}{\numberline {2.1.1.6}Undersampling and Oversampling}{3}{subsubsection.2.1.1.6}%
\contentsline {subsubsection}{\numberline {2.1.1.7}Decimation and Interpolation}{4}{subsubsection.2.1.1.7}%
\contentsline {subsection}{\numberline {2.1.2}Performance Metrics}{4}{subsection.2.1.2}%
\contentsline {subsubsection}{\numberline {2.1.2.1}Resolution and Sampling Rate}{4}{subsubsection.2.1.2.1}%
\contentsline {subsubsection}{\numberline {2.1.2.2}Signal-to-Noise-and-Distortion Ratio (SNDR)}{4}{subsubsection.2.1.2.2}%
\contentsline {subsubsection}{\numberline {2.1.2.3}Spurious-Free Dynamic Range (SFDR)}{4}{subsubsection.2.1.2.3}%
\contentsline {subsubsection}{\numberline {2.1.2.4}Harmonic Distortion (HD) and IMD}{4}{subsubsection.2.1.2.4}%
\contentsline {subsubsection}{\numberline {2.1.2.5}Differential and Integral Non-Linearity (DNL and INL)}{5}{subsubsection.2.1.2.5}%
\contentsline {subsubsection}{\numberline {2.1.2.6}Offset and Gain Error}{5}{subsubsection.2.1.2.6}%
\contentsline {subsubsection}{\numberline {2.1.2.7}Jitter}{5}{subsubsection.2.1.2.7}%
\contentsline {subsubsection}{\numberline {2.1.2.8}Bit Error Rate (BER)}{5}{subsubsection.2.1.2.8}%
\contentsline {section}{\numberline {2.2}Synchronous Architectures}{5}{section.2.2}%
\contentsline {section}{\numberline {2.3}Asynchronous Architectures}{5}{section.2.3}%
\contentsline {section}{\numberline {2.4}Calibration and Trimming Techniques}{5}{section.2.4}%
\contentsline {subsection}{\numberline {2.4.1}The Component Mismatch Problem}{6}{subsection.2.4.1}%
\contentsline {subsection}{\numberline {2.4.2}Calibration Classifications}{6}{subsection.2.4.2}%
\contentsline {subsection}{\numberline {2.4.3}Resistive Trimming Techniques}{6}{subsection.2.4.3}%
\contentsline {subsubsection}{\numberline {2.4.3.1}Internal Resistive Loading}{6}{subsubsection.2.4.3.1}%
\contentsline {subsubsection}{\numberline {2.4.3.2}Reference Ladder Trimming}{7}{subsubsection.2.4.3.2}%
\contentsline {subsection}{\numberline {2.4.4}Advantages of Resistive Trimming for Asynchronous ADCs}{7}{subsection.2.4.4}%
\contentsline {section}{\numberline {2.5}Summary}{7}{section.2.5}%
\contentsline {chapter}{\numberline {3}Future Work Planning, Methodologies and Tools}{8}{chapter.3}%
\contentsline {section}{\numberline {3.1}Methodologies and Tools}{8}{section.3.1}%
\contentsline {section}{\numberline {3.2}Work Plan}{8}{section.3.2}%
\contentsline {chapter}{\numberline {4}Conclusions}{9}{chapter.4}%
\contentsline {chapter}{\numberline {5}Apendix}{10}{chapter.5}%
