{
  "module_name": "mt6765-clk.h",
  "hash_id": "695c27b3715ccad02e24c5ead72bcebe6112895637c33f61baae517c1534364d",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt6765-clk.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLK_MT6765_H\n#define _DT_BINDINGS_CLK_MT6765_H\n\n \n#define CLK_TOP_CLK26M\t\t\t0\n\n \n#define CLK_APMIXED_ARMPLL_L\t\t0\n#define CLK_APMIXED_ARMPLL\t\t1\n#define CLK_APMIXED_CCIPLL\t\t2\n#define CLK_APMIXED_MAINPLL\t\t3\n#define CLK_APMIXED_MFGPLL\t\t4\n#define CLK_APMIXED_MMPLL\t\t5\n#define CLK_APMIXED_UNIV2PLL\t\t6\n#define CLK_APMIXED_MSDCPLL\t\t7\n#define CLK_APMIXED_APLL1\t\t8\n#define CLK_APMIXED_MPLL\t\t9\n#define CLK_APMIXED_ULPOSC1\t\t10\n#define CLK_APMIXED_ULPOSC2\t\t11\n#define CLK_APMIXED_SSUSB26M\t\t12\n#define CLK_APMIXED_APPLL26M\t\t13\n#define CLK_APMIXED_MIPIC0_26M\t\t14\n#define CLK_APMIXED_MDPLLGP26M\t\t15\n#define CLK_APMIXED_MMSYS_F26M\t\t16\n#define CLK_APMIXED_UFS26M\t\t17\n#define CLK_APMIXED_MIPIC1_26M\t\t18\n#define CLK_APMIXED_MEMPLL26M\t\t19\n#define CLK_APMIXED_CLKSQ_LVPLL_26M\t20\n#define CLK_APMIXED_MIPID0_26M\t\t21\n#define CLK_APMIXED_NR_CLK\t\t22\n\n \n#define CLK_TOP_SYSPLL\t\t\t0\n#define CLK_TOP_SYSPLL_D2\t\t1\n#define CLK_TOP_SYSPLL1_D2\t\t2\n#define CLK_TOP_SYSPLL1_D4\t\t3\n#define CLK_TOP_SYSPLL1_D8\t\t4\n#define CLK_TOP_SYSPLL1_D16\t\t5\n#define CLK_TOP_SYSPLL_D3\t\t6\n#define CLK_TOP_SYSPLL2_D2\t\t7\n#define CLK_TOP_SYSPLL2_D4\t\t8\n#define CLK_TOP_SYSPLL2_D8\t\t9\n#define CLK_TOP_SYSPLL_D5\t\t10\n#define CLK_TOP_SYSPLL3_D2\t\t11\n#define CLK_TOP_SYSPLL3_D4\t\t12\n#define CLK_TOP_SYSPLL_D7\t\t13\n#define CLK_TOP_SYSPLL4_D2\t\t14\n#define CLK_TOP_SYSPLL4_D4\t\t15\n#define CLK_TOP_USB20_192M\t\t16\n#define CLK_TOP_USB20_192M_D4\t\t17\n#define CLK_TOP_USB20_192M_D8\t\t18\n#define CLK_TOP_USB20_192M_D16\t\t19\n#define CLK_TOP_USB20_192M_D32\t\t20\n#define CLK_TOP_UNIVPLL\t\t\t21\n#define CLK_TOP_UNIVPLL_D2\t\t22\n#define CLK_TOP_UNIVPLL1_D2\t\t23\n#define CLK_TOP_UNIVPLL1_D4\t\t24\n#define CLK_TOP_UNIVPLL_D3\t\t25\n#define CLK_TOP_UNIVPLL2_D2\t\t26\n#define CLK_TOP_UNIVPLL2_D4\t\t27\n#define CLK_TOP_UNIVPLL2_D8\t\t28\n#define CLK_TOP_UNIVPLL2_D32\t\t29\n#define CLK_TOP_UNIVPLL_D5\t\t30\n#define CLK_TOP_UNIVPLL3_D2\t\t31\n#define CLK_TOP_UNIVPLL3_D4\t\t32\n#define CLK_TOP_MMPLL\t\t\t33\n#define CLK_TOP_MMPLL_D2\t\t34\n#define CLK_TOP_MPLL\t\t\t35\n#define CLK_TOP_DA_MPLL_104M_DIV\t36\n#define CLK_TOP_DA_MPLL_52M_DIV\t\t37\n#define CLK_TOP_MFGPLL\t\t\t38\n#define CLK_TOP_MSDCPLL\t\t\t39\n#define CLK_TOP_MSDCPLL_D2\t\t40\n#define CLK_TOP_APLL1\t\t\t41\n#define CLK_TOP_APLL1_D2\t\t42\n#define CLK_TOP_APLL1_D4\t\t43\n#define CLK_TOP_APLL1_D8\t\t44\n#define CLK_TOP_ULPOSC1\t\t\t45\n#define CLK_TOP_ULPOSC1_D2\t\t46\n#define CLK_TOP_ULPOSC1_D4\t\t47\n#define CLK_TOP_ULPOSC1_D8\t\t48\n#define CLK_TOP_ULPOSC1_D16\t\t49\n#define CLK_TOP_ULPOSC1_D32\t\t50\n#define CLK_TOP_DMPLL\t\t\t51\n#define CLK_TOP_F_FRTC\t\t\t52\n#define CLK_TOP_F_F26M\t\t\t53\n#define CLK_TOP_AXI\t\t\t54\n#define CLK_TOP_MM\t\t\t55\n#define CLK_TOP_SCP\t\t\t56\n#define CLK_TOP_MFG\t\t\t57\n#define CLK_TOP_F_FUART\t\t\t58\n#define CLK_TOP_SPI\t\t\t59\n#define CLK_TOP_MSDC50_0\t\t60\n#define CLK_TOP_MSDC30_1\t\t61\n#define CLK_TOP_AUDIO\t\t\t62\n#define CLK_TOP_AUD_1\t\t\t63\n#define CLK_TOP_AUD_ENGEN1\t\t64\n#define CLK_TOP_F_FDISP_PWM\t\t65\n#define CLK_TOP_SSPM\t\t\t66\n#define CLK_TOP_DXCC\t\t\t67\n#define CLK_TOP_I2C\t\t\t68\n#define CLK_TOP_F_FPWM\t\t\t69\n#define CLK_TOP_F_FSENINF\t\t70\n#define CLK_TOP_AES_FDE\t\t\t71\n#define CLK_TOP_F_BIST2FPC\t\t72\n#define CLK_TOP_ARMPLL_DIVIDER_PLL0\t73\n#define CLK_TOP_ARMPLL_DIVIDER_PLL1\t74\n#define CLK_TOP_ARMPLL_DIVIDER_PLL2\t75\n#define CLK_TOP_DA_USB20_48M_DIV\t76\n#define CLK_TOP_DA_UNIV_48M_DIV\t\t77\n#define CLK_TOP_APLL12_DIV0\t\t78\n#define CLK_TOP_APLL12_DIV1\t\t79\n#define CLK_TOP_APLL12_DIV2\t\t80\n#define CLK_TOP_APLL12_DIV3\t\t81\n#define CLK_TOP_ARMPLL_DIVIDER_PLL0_EN\t82\n#define CLK_TOP_ARMPLL_DIVIDER_PLL1_EN\t83\n#define CLK_TOP_ARMPLL_DIVIDER_PLL2_EN\t84\n#define CLK_TOP_FMEM_OCC_DRC_EN\t\t85\n#define CLK_TOP_USB20_48M_EN\t\t86\n#define CLK_TOP_UNIVPLL_48M_EN\t\t87\n#define CLK_TOP_MPLL_104M_EN\t\t88\n#define CLK_TOP_MPLL_52M_EN\t\t89\n#define CLK_TOP_F_UFS_MP_SAP_CFG_EN\t90\n#define CLK_TOP_F_BIST2FPC_EN\t\t91\n#define CLK_TOP_MD_32K\t\t\t92\n#define CLK_TOP_MD_26M\t\t\t93\n#define CLK_TOP_MD2_32K\t\t\t94\n#define CLK_TOP_MD2_26M\t\t\t95\n#define CLK_TOP_AXI_SEL\t\t\t96\n#define CLK_TOP_MEM_SEL\t\t\t97\n#define CLK_TOP_MM_SEL\t\t\t98\n#define CLK_TOP_SCP_SEL\t\t\t99\n#define CLK_TOP_MFG_SEL\t\t\t100\n#define CLK_TOP_ATB_SEL\t\t\t101\n#define CLK_TOP_CAMTG_SEL\t\t102\n#define CLK_TOP_CAMTG1_SEL\t\t103\n#define CLK_TOP_CAMTG2_SEL\t\t104\n#define CLK_TOP_CAMTG3_SEL\t\t105\n#define CLK_TOP_UART_SEL\t\t106\n#define CLK_TOP_SPI_SEL\t\t\t107\n#define CLK_TOP_MSDC50_0_HCLK_SEL\t108\n#define CLK_TOP_MSDC50_0_SEL\t\t109\n#define CLK_TOP_MSDC30_1_SEL\t\t110\n#define CLK_TOP_AUDIO_SEL\t\t111\n#define CLK_TOP_AUD_INTBUS_SEL\t\t112\n#define CLK_TOP_AUD_1_SEL\t\t113\n#define CLK_TOP_AUD_ENGEN1_SEL\t\t114\n#define CLK_TOP_DISP_PWM_SEL\t\t115\n#define CLK_TOP_SSPM_SEL\t\t116\n#define CLK_TOP_DXCC_SEL\t\t117\n#define CLK_TOP_USB_TOP_SEL\t\t118\n#define CLK_TOP_SPM_SEL\t\t\t119\n#define CLK_TOP_I2C_SEL\t\t\t120\n#define CLK_TOP_PWM_SEL\t\t\t121\n#define CLK_TOP_SENINF_SEL\t\t122\n#define CLK_TOP_AES_FDE_SEL\t\t123\n#define CLK_TOP_PWRAP_ULPOSC_SEL\t124\n#define CLK_TOP_CAMTM_SEL\t\t125\n#define CLK_TOP_NR_CLK\t\t\t126\n\n \n#define CLK_IFR_ICUSB\t\t\t0\n#define CLK_IFR_GCE\t\t\t1\n#define CLK_IFR_THERM\t\t\t2\n#define CLK_IFR_I2C_AP\t\t\t3\n#define CLK_IFR_I2C_CCU\t\t\t4\n#define CLK_IFR_I2C_SSPM\t\t5\n#define CLK_IFR_I2C_RSV\t\t\t6\n#define CLK_IFR_PWM_HCLK\t\t7\n#define CLK_IFR_PWM1\t\t\t8\n#define CLK_IFR_PWM2\t\t\t9\n#define CLK_IFR_PWM3\t\t\t10\n#define CLK_IFR_PWM4\t\t\t11\n#define CLK_IFR_PWM5\t\t\t12\n#define CLK_IFR_PWM\t\t\t13\n#define CLK_IFR_UART0\t\t\t14\n#define CLK_IFR_UART1\t\t\t15\n#define CLK_IFR_GCE_26M\t\t\t16\n#define CLK_IFR_CQ_DMA_FPC\t\t17\n#define CLK_IFR_BTIF\t\t\t18\n#define CLK_IFR_SPI0\t\t\t19\n#define CLK_IFR_MSDC0\t\t\t20\n#define CLK_IFR_MSDC1\t\t\t21\n#define CLK_IFR_TRNG\t\t\t22\n#define CLK_IFR_AUXADC\t\t\t23\n#define CLK_IFR_CCIF1_AP\t\t24\n#define CLK_IFR_CCIF1_MD\t\t25\n#define CLK_IFR_AUXADC_MD\t\t26\n#define CLK_IFR_AP_DMA\t\t\t27\n#define CLK_IFR_DEVICE_APC\t\t28\n#define CLK_IFR_CCIF_AP\t\t\t29\n#define CLK_IFR_AUDIO\t\t\t30\n#define CLK_IFR_CCIF_MD\t\t\t31\n#define CLK_IFR_RG_PWM_FBCLK6\t\t32\n#define CLK_IFR_DISP_PWM\t\t33\n#define CLK_IFR_CLDMA_BCLK\t\t34\n#define CLK_IFR_AUDIO_26M_BCLK\t\t35\n#define CLK_IFR_SPI1\t\t\t36\n#define CLK_IFR_I2C4\t\t\t37\n#define CLK_IFR_SPI2\t\t\t38\n#define CLK_IFR_SPI3\t\t\t39\n#define CLK_IFR_I2C5\t\t\t40\n#define CLK_IFR_I2C5_ARBITER\t\t41\n#define CLK_IFR_I2C5_IMM\t\t42\n#define CLK_IFR_I2C1_ARBITER\t\t43\n#define CLK_IFR_I2C1_IMM\t\t44\n#define CLK_IFR_I2C2_ARBITER\t\t45\n#define CLK_IFR_I2C2_IMM\t\t46\n#define CLK_IFR_SPI4\t\t\t47\n#define CLK_IFR_SPI5\t\t\t48\n#define CLK_IFR_CQ_DMA\t\t\t49\n#define CLK_IFR_FAES_FDE\t\t50\n#define CLK_IFR_MSDC0_SELF\t\t51\n#define CLK_IFR_MSDC1_SELF\t\t52\n#define CLK_IFR_I2C6\t\t\t53\n#define CLK_IFR_AP_MSDC0\t\t54\n#define CLK_IFR_MD_MSDC0\t\t55\n#define CLK_IFR_MSDC0_SRC\t\t56\n#define CLK_IFR_MSDC1_SRC\t\t57\n#define CLK_IFR_AES_TOP0_BCLK\t\t58\n#define CLK_IFR_MCU_PM_BCLK\t\t59\n#define CLK_IFR_CCIF2_AP\t\t60\n#define CLK_IFR_CCIF2_MD\t\t61\n#define CLK_IFR_CCIF3_AP\t\t62\n#define CLK_IFR_CCIF3_MD\t\t63\n#define CLK_IFR_NR_CLK\t\t\t64\n\n \n#define CLK_AUDIO_AFE\t\t\t0\n#define CLK_AUDIO_22M\t\t\t1\n#define CLK_AUDIO_APLL_TUNER\t\t2\n#define CLK_AUDIO_ADC\t\t\t3\n#define CLK_AUDIO_DAC\t\t\t4\n#define CLK_AUDIO_DAC_PREDIS\t\t5\n#define CLK_AUDIO_TML\t\t\t6\n#define CLK_AUDIO_I2S1_BCLK\t\t7\n#define CLK_AUDIO_I2S2_BCLK\t\t8\n#define CLK_AUDIO_I2S3_BCLK\t\t9\n#define CLK_AUDIO_I2S4_BCLK\t\t10\n#define CLK_AUDIO_NR_CLK\t\t11\n\n \n\n#define CLK_MIPI0A_CSR_CSI_EN_0A\t0\n#define CLK_MIPI0A_NR_CLK\t\t1\n\n \n\n#define CLK_MM_MDP_RDMA0\t\t0\n#define CLK_MM_MDP_CCORR0\t\t1\n#define CLK_MM_MDP_RSZ0\t\t\t2\n#define CLK_MM_MDP_RSZ1\t\t\t3\n#define CLK_MM_MDP_TDSHP0\t\t4\n#define CLK_MM_MDP_WROT0\t\t5\n#define CLK_MM_MDP_WDMA0\t\t6\n#define CLK_MM_DISP_OVL0\t\t7\n#define CLK_MM_DISP_OVL0_2L\t\t8\n#define CLK_MM_DISP_RSZ0\t\t9\n#define CLK_MM_DISP_RDMA0\t\t10\n#define CLK_MM_DISP_WDMA0\t\t11\n#define CLK_MM_DISP_COLOR0\t\t12\n#define CLK_MM_DISP_CCORR0\t\t13\n#define CLK_MM_DISP_AAL0\t\t14\n#define CLK_MM_DISP_GAMMA0\t\t15\n#define CLK_MM_DISP_DITHER0\t\t16\n#define CLK_MM_DSI0\t\t\t17\n#define CLK_MM_FAKE_ENG\t\t\t18\n#define CLK_MM_SMI_COMMON\t\t19\n#define CLK_MM_SMI_LARB0\t\t20\n#define CLK_MM_SMI_COMM0\t\t21\n#define CLK_MM_SMI_COMM1\t\t22\n#define CLK_MM_CAM_MDP\t\t\t23\n#define CLK_MM_SMI_IMG\t\t\t24\n#define CLK_MM_SMI_CAM\t\t\t25\n#define CLK_MM_IMG_DL_RELAY\t\t26\n#define CLK_MM_IMG_DL_ASYNC_TOP\t\t27\n#define CLK_MM_DIG_DSI\t\t\t28\n#define CLK_MM_F26M_HRTWT\t\t29\n#define CLK_MM_NR_CLK\t\t\t30\n\n \n\n#define CLK_IMG_LARB2\t\t\t0\n#define CLK_IMG_DIP\t\t\t1\n#define CLK_IMG_FDVT\t\t\t2\n#define CLK_IMG_DPE\t\t\t3\n#define CLK_IMG_RSC\t\t\t4\n#define CLK_IMG_NR_CLK\t\t\t5\n\n \n\n#define CLK_VENC_SET0_LARB\t\t0\n#define CLK_VENC_SET1_VENC\t\t1\n#define CLK_VENC_SET2_JPGENC\t\t2\n#define CLK_VENC_SET3_VDEC\t\t3\n#define CLK_VENC_NR_CLK\t\t\t4\n\n \n\n#define CLK_CAM_LARB3\t\t\t0\n#define CLK_CAM_DFP_VAD\t\t\t1\n#define CLK_CAM\t\t\t\t2\n#define CLK_CAMTG\t\t\t3\n#define CLK_CAM_SENINF\t\t\t4\n#define CLK_CAMSV0\t\t\t5\n#define CLK_CAMSV1\t\t\t6\n#define CLK_CAMSV2\t\t\t7\n#define CLK_CAM_CCU\t\t\t8\n#define CLK_CAM_NR_CLK\t\t\t9\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}