Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\fdisk122\pingpong\Walls.vhd" into library work
Parsing entity <Walls>.
Parsing architecture <Behavioral> of entity <walls>.
Parsing VHDL file "C:\Users\fdisk122\pingpong\VGA_sync.vhd" into library work
Parsing entity <vga_sync>.
Parsing architecture <arch> of entity <vga_sync>.
Parsing VHDL file "C:\Users\fdisk122\pingpong\paddle.vhd" into library work
Parsing entity <paddle>.
Parsing architecture <paddle_arch> of entity <paddle>.
Parsing VHDL file "C:\Users\fdisk122\pingpong\ball.vhd" into library work
Parsing entity <ball>.
Parsing architecture <ball_arch> of entity <ball>.
Parsing VHDL file "C:\Users\fdisk122\pingpong\Top.vhd" into library work
Parsing entity <Top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_sync> (architecture <arch>) from library <work>.

Elaborating entity <paddle> (architecture <paddle_arch>) from library <work>.

Elaborating entity <Walls> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\fdisk122\pingpong\Walls.vhd" Line 40: Using initial value '0' for wall_l_on since it is never assigned
WARNING:HDLCompiler:634 - "C:\Users\fdisk122\pingpong\Walls.vhd" Line 43: Net <pix_x[3]> does not have a driver.

Elaborating entity <ball> (architecture <ball_arch>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\fdisk122\pingpong\Top.vhd" Line 111: pedal_on should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "c:/users/fdisk122/pingpong/top.vhd".
    Found 3-bit register for signal <rgb>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "c:/users/fdisk122/pingpong/vga_sync.vhd".
    Found 10-bit register for signal <v_cnt_reg>.
    Found 10-bit register for signal <h_cnt_reg>.
    Found 2-bit register for signal <clk_div_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <v_sync_delay1_reg>.
    Found 1-bit register for signal <h_sync_delay1_reg>.
    Found 1-bit register for signal <v_sync_delay2_reg>.
    Found 1-bit register for signal <h_sync_delay2_reg>.
    Found 2-bit adder for signal <clk_div_next> created at line 1241.
    Found 10-bit adder for signal <h_cnt_reg[9]_GND_5_o_add_7_OUT> created at line 1241.
    Found 10-bit adder for signal <v_cnt_reg[9]_GND_5_o_add_10_OUT> created at line 1241.
    Found 10-bit comparator lessequal for signal <n0023> created at line 120
    Found 10-bit comparator lessequal for signal <n0025> created at line 120
    Found 10-bit comparator lessequal for signal <n0028> created at line 122
    Found 10-bit comparator lessequal for signal <n0030> created at line 122
    Found 10-bit comparator greater for signal <h_cnt_reg[9]_PWR_5_o_LessThan_18_o> created at line 126
    Found 10-bit comparator greater for signal <v_cnt_reg[9]_GND_5_o_LessThan_19_o> created at line 126
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <paddle>.
    Related source file is "c:/users/fdisk122/pingpong/paddle.vhd".
    Found 10-bit register for signal <bar_y_reg>.
    Found 10-bit adder for signal <bar_x_r> created at line 1241.
    Found 10-bit adder for signal <bar_y_reg[9]_GND_6_o_add_16_OUT> created at line 1241.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_18_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_20_OUT<9:0>> created at line 1308.
    Found 10-bit adder for signal <bar_y_b> created at line 36.
    Found 10-bit comparator lessequal for signal <n0012> created at line 72
    Found 10-bit comparator lessequal for signal <n0014> created at line 72
    Found 10-bit comparator lessequal for signal <n0016> created at line 73
    Found 10-bit comparator lessequal for signal <n0018> created at line 73
    Found 10-bit comparator greater for signal <bar_y_b[9]_GND_6_o_LessThan_16_o> created at line 85
    Found 10-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_19_o> created at line 88
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <paddle> synthesized.

Synthesizing Unit <Walls>.
    Related source file is "c:/users/fdisk122/pingpong/walls.vhd".
WARNING:Xst:653 - Signal <pix_x<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pix_y<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit comparator greater for signal <Y[9]_GND_22_o_LessThan_4_o> created at line 76
    Found 10-bit comparator greater for signal <GND_22_o_Y[9]_LessThan_13_o> created at line 100
    Found 10-bit comparator lessequal for signal <n0023> created at line 100
    Summary:
	inferred   3 Comparator(s).
Unit <Walls> synthesized.

Synthesizing Unit <ball>.
    Related source file is "c:/users/fdisk122/pingpong/ball.vhd".
    Found 10-bit register for signal <ball_y_reg>.
    Found 10-bit register for signal <x_delta_reg>.
    Found 10-bit register for signal <y_delta_reg>.
    Found 10-bit register for signal <ball_x_reg>.
    Found 10-bit adder for signal <ball_x_reg[9]_x_delta_reg[9]_add_23_OUT> created at line 132.
    Found 10-bit adder for signal <ball_y_reg[9]_y_delta_reg[9]_add_26_OUT> created at line 134.
    Found 3-bit subtractor for signal <rom_addr> created at line 62.
    Found 3-bit subtractor for signal <rom_col> created at line 62.
    Found 10-bit adder for signal <ball_y_b> created at line 35.
    Found 10-bit adder for signal <ball_x_r> created at line 34.
    Found 1-bit 8-to-1 multiplexer for signal <rom_bit> created at line 122.
    Found 10-bit comparator lessequal for signal <n0016> created at line 109
    Found 10-bit comparator lessequal for signal <n0018> created at line 109
    Found 10-bit comparator lessequal for signal <n0020> created at line 110
    Found 10-bit comparator lessequal for signal <n0022> created at line 110
    Found 10-bit comparator greater for signal <ball_y_t[9]_GND_23_o_LessThan_29_o> created at line 149
    Found 10-bit comparator greater for signal <GND_23_o_ball_y_b[9]_LessThan_30_o> created at line 152
    Found 10-bit comparator greater for signal <PWR_16_o_ball_x_r[9]_LessThan_31_o> created at line 161
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <ball> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 10
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 2
 2-bit adder                                           : 1
 3-bit subtractor                                      : 2
# Registers                                            : 16
 1-bit register                                        : 6
 10-bit register                                       : 8
 2-bit register                                        : 1
 3-bit register                                        : 1
# Comparators                                          : 28
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 17
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <y_delta_reg_2> in Unit <Back_ball> is equivalent to the following 7 FFs/Latches, which will be removed : <y_delta_reg_3> <y_delta_reg_4> <y_delta_reg_5> <y_delta_reg_6> <y_delta_reg_7> <y_delta_reg_8> <y_delta_reg_9> 
INFO:Xst:2261 - The FF/Latch <x_delta_reg_2> in Unit <Back_ball> is equivalent to the following 7 FFs/Latches, which will be removed : <x_delta_reg_3> <x_delta_reg_4> <x_delta_reg_5> <x_delta_reg_6> <x_delta_reg_7> <x_delta_reg_8> <x_delta_reg_9> 
WARNING:Xst:1710 - FF/Latch <x_delta_reg_0> (without init value) has a constant value of 0 in block <Back_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_delta_reg_1> (without init value) has a constant value of 1 in block <Back_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_delta_reg_0> (without init value) has a constant value of 0 in block <Back_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_delta_reg_1> (without init value) has a constant value of 1 in block <Back_ball>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ball>.
The following registers are absorbed into accumulator <ball_y_reg>: 1 register on signal <ball_y_reg>.
The following registers are absorbed into accumulator <ball_x_reg>: 1 register on signal <ball_x_reg>.
Unit <ball> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <clk_div_reg>: 1 register on signal <clk_div_reg>.
The following registers are absorbed into counter <v_cnt_reg>: 1 register on signal <v_cnt_reg>.
The following registers are absorbed into counter <h_cnt_reg>: 1 register on signal <h_cnt_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 6
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 2
 3-bit subtractor                                      : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Accumulators                                         : 2
 10-bit up accumulator                                 : 1
 10-bit up loadable accumulator                        : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 28
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 17
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <x_delta_reg_0> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_delta_reg_1> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_delta_reg_0> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_delta_reg_1> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <y_delta_reg_2> in Unit <ball> is equivalent to the following 7 FFs/Latches, which will be removed : <y_delta_reg_3> <y_delta_reg_4> <y_delta_reg_5> <y_delta_reg_6> <y_delta_reg_7> <y_delta_reg_8> <y_delta_reg_9> 
INFO:Xst:2261 - The FF/Latch <x_delta_reg_2> in Unit <ball> is equivalent to the following 7 FFs/Latches, which will be removed : <x_delta_reg_3> <x_delta_reg_4> <x_delta_reg_5> <x_delta_reg_6> <x_delta_reg_7> <x_delta_reg_8> <x_delta_reg_9> 
WARNING:Xst:1710 - FF/Latch <ball_y_reg_0> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Top> ...

Optimizing unit <vga_sync> ...

Optimizing unit <ball> ...
WARNING:Xst:1293 - FF/Latch <Pedal/bar_y_reg_1> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Pedal/bar_y_reg_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Peddle/bar_y_reg_1> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Peddle/bar_y_reg_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Back_ball/ball_x_reg_0> (without init value) has a constant value of 1 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Back_ball/ball_y_reg_9> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Peddle/bar_y_reg_2> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pedal/bar_y_reg_2> 
INFO:Xst:2261 - The FF/Latch <Peddle/bar_y_reg_3> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pedal/bar_y_reg_3> 
INFO:Xst:2261 - The FF/Latch <Peddle/bar_y_reg_4> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pedal/bar_y_reg_4> 
INFO:Xst:2261 - The FF/Latch <Peddle/bar_y_reg_5> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pedal/bar_y_reg_5> 
INFO:Xst:2261 - The FF/Latch <Peddle/bar_y_reg_6> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pedal/bar_y_reg_6> 
INFO:Xst:2261 - The FF/Latch <Peddle/bar_y_reg_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pedal/bar_y_reg_7> 
INFO:Xst:2261 - The FF/Latch <Peddle/bar_y_reg_8> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pedal/bar_y_reg_8> 
INFO:Xst:2261 - The FF/Latch <Peddle/bar_y_reg_9> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <Pedal/bar_y_reg_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 380
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 35
#      LUT3                        : 32
#      LUT4                        : 90
#      LUT5                        : 19
#      LUT6                        : 81
#      MUXCY                       : 79
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 58
#      FD                          : 2
#      FDC                         : 9
#      FDCE                        : 33
#      FDPE                        : 13
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 4
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  18224     0%  
 Number of Slice LUTs:                  262  out of   9112     2%  
    Number used as Logic:               262  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    282
   Number with an unused Flip Flop:     224  out of    282    79%  
   Number with an unused LUT:            20  out of    282     7%  
   Number of fully used LUT-FF pairs:    38  out of    282    13%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.743ns (Maximum Frequency: 129.151MHz)
   Minimum input arrival time before clock: 5.739ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 7.743ns (frequency: 129.151MHz)
  Total number of paths / destination ports: 63308 / 106
-------------------------------------------------------------------------
Delay:               7.743ns (Levels of Logic = 7)
  Source:            Back_ball/ball_y_reg_5 (FF)
  Destination:       Back_ball/ball_x_reg_9 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Back_ball/ball_y_reg_5 to Back_ball/ball_x_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             9   0.447   1.174  Back_ball/ball_y_reg_5 (Back_ball/ball_y_reg_5)
     LUT6:I1->O           13   0.203   0.933  Back_ball/Madd_ball_y_b_cy<6>11 (Back_ball/Madd_ball_y_b_cy<6>)
     LUT2:I1->O            2   0.205   0.864  Back_ball/Madd_ball_y_b_xor<7>11 (Back_ball/ball_y_b<7>)
     LUT4:I0->O            0   0.203   0.000  Back_ball/Mcompar_pix_y[9]_ball_y_b[9]_LessThan_18_o_lutdi3 (Back_ball/Mcompar_pix_y[9]_ball_y_b[9]_LessThan_18_o_lutdi3)
     MUXCY:DI->O           1   0.145   0.000  Back_ball/Mcompar_pix_y[9]_ball_y_b[9]_LessThan_18_o_cy<3> (Back_ball/Mcompar_pix_y[9]_ball_y_b[9]_LessThan_18_o_cy<3>)
     MUXCY:CI->O          18   0.213   1.050  Back_ball/Mcompar_pix_y[9]_ball_y_b[9]_LessThan_18_o_cy<4> (Back_ball/pix_y[9]_ball_y_b[9]_LessThan_18_o)
     LUT5:I4->O            6   0.205   0.745  Back_ball/rd_ball_on_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (Ball_on)
     LUT6:I5->O            9   0.205   0.829  Back_ball/_n0139_inv1 (Back_ball/_n0139_inv)
     FDPE:CE                   0.322          Back_ball/ball_x_reg_3
    ----------------------------------------
    Total                      7.743ns (2.148ns logic, 5.595ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 106 / 87
-------------------------------------------------------------------------
Offset:              5.739ns (Levels of Logic = 4)
  Source:            pause (PAD)
  Destination:       Back_ball/ball_x_reg_9 (FF)
  Destination Clock: Clk rising

  Data Path: pause to Back_ball/ball_x_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  pause_IBUF (pause_IBUF)
     LUT6:I5->O            2   0.205   0.981  Pedal/_n0076_inv21 (Back_ball/refr_tick1)
     LUT6:I0->O            9   0.203   1.194  Back_ball/refr_tick4 (Back_ball/refr_tick)
     LUT6:I0->O            9   0.203   0.829  Back_ball/_n0139_inv1 (Back_ball/_n0139_inv)
     FDPE:CE                   0.322          Back_ball/ball_x_reg_3
    ----------------------------------------
    Total                      5.739ns (2.155ns logic, 3.584ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            rgb_reg_2 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      Clk rising

  Data Path: rgb_reg_2 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  rgb_reg_2 (rgb_reg_2)
     OBUF:I->O                 2.571          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.743|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.50 secs
 
--> 

Total memory usage is 257568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :   13 (   0 filtered)

