{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556529320167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556529320172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 11:15:20 2019 " "Processing started: Mon Apr 29 11:15:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556529320172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556529320172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556529320172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556529320621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556529320621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_test " "Found entity 1: UART_test" {  } { { "UART_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/UART_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556529328187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556529328187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_test " "Elaborating entity \"UART_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556529328215 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR uart_test.v(29) " "Output port \"DRAM_ADDR\" at uart_test.v(29) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA uart_test.v(30) " "Output port \"DRAM_BA\" at uart_test.v(30) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 uart_test.v(46) " "Output port \"HEX0\" at uart_test.v(46) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 uart_test.v(47) " "Output port \"HEX1\" at uart_test.v(47) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 uart_test.v(48) " "Output port \"HEX2\" at uart_test.v(48) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 uart_test.v(49) " "Output port \"HEX3\" at uart_test.v(49) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 uart_test.v(50) " "Output port \"HEX4\" at uart_test.v(50) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 uart_test.v(51) " "Output port \"HEX5\" at uart_test.v(51) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] uart_test.v(61) " "Output port \"LEDR\[9..8\]\" at uart_test.v(61) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B uart_test.v(80) " "Output port \"VGA_B\" at uart_test.v(80) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G uart_test.v(83) " "Output port \"VGA_G\" at uart_test.v(83) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R uart_test.v(85) " "Output port \"VGA_R\" at uart_test.v(85) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN uart_test.v(10) " "Output port \"ADC_DIN\" at uart_test.v(10) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK uart_test.v(12) " "Output port \"ADC_SCLK\" at uart_test.v(12) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT uart_test.v(18) " "Output port \"AUD_DACDAT\" at uart_test.v(18) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK uart_test.v(20) " "Output port \"AUD_XCK\" at uart_test.v(20) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328216 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N uart_test.v(31) " "Output port \"DRAM_CAS_N\" at uart_test.v(31) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE uart_test.v(32) " "Output port \"DRAM_CKE\" at uart_test.v(32) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK uart_test.v(33) " "Output port \"DRAM_CLK\" at uart_test.v(33) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N uart_test.v(34) " "Output port \"DRAM_CS_N\" at uart_test.v(34) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM uart_test.v(36) " "Output port \"DRAM_LDQM\" at uart_test.v(36) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N uart_test.v(37) " "Output port \"DRAM_RAS_N\" at uart_test.v(37) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM uart_test.v(38) " "Output port \"DRAM_UDQM\" at uart_test.v(38) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N uart_test.v(39) " "Output port \"DRAM_WE_N\" at uart_test.v(39) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK uart_test.v(42) " "Output port \"FPGA_I2C_SCLK\" at uart_test.v(42) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD uart_test.v(55) " "Output port \"IRDA_TXD\" at uart_test.v(55) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N uart_test.v(76) " "Output port \"TD_RESET_N\" at uart_test.v(76) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N uart_test.v(81) " "Output port \"VGA_BLANK_N\" at uart_test.v(81) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK uart_test.v(82) " "Output port \"VGA_CLK\" at uart_test.v(82) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS uart_test.v(84) " "Output port \"VGA_HS\" at uart_test.v(84) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N uart_test.v(86) " "Output port \"VGA_SYNC_N\" at uart_test.v(86) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS uart_test.v(87) " "Output port \"VGA_VS\" at uart_test.v(87) has no driver" {  } { { "uart_test.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556529328217 "|UART_test"}
{ "Warning" "WSGN_SEARCH_FILE" "pll_25mhz.v 1 1 " "Using design file pll_25mhz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_25MHz " "Found entity 1: PLL_25MHz" {  } { { "pll_25mhz.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/pll_25mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556529328230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556529328230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_25MHz PLL_25MHz:PLL " "Elaborating entity \"PLL_25MHz\" for hierarchy \"PLL_25MHz:PLL\"" {  } { { "uart_test.v" "PLL" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556529328230 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll_25mhz_inst PLL_25MHz_0002 " "Node instance \"pll_25mhz_inst\" instantiates undefined entity \"PLL_25MHz_0002\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pll_25mhz.v" "pll_25mhz_inst" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/pll_25mhz.v" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1556529328257 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "async_receiver async_receiver " "Node instance \"async_receiver\" instantiates undefined entity \"async_receiver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "uart_test.v" "async_receiver" { Text "D:/Unief/IIW_Ma/HW_SW/Project/UART/uart_test.v" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1556529328257 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556529328300 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 11:15:28 2019 " "Processing ended: Mon Apr 29 11:15:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556529328300 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556529328300 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556529328300 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556529328300 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556529328931 ""}
