// Seed: 4292668007
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output tri0 id_4
);
  initial begin : LABEL_0
    if (id_2) begin : LABEL_0
      id_4 = id_1++;
      id_1 = 1;
    end
  end
  wire id_6;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_1 (
    input supply0 id_0
    , id_2
);
  assign id_2 = id_0;
  wire id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_6;
  supply0 id_7 = 1;
  wire id_8;
  assign id_6[1] = 1;
  wire id_9;
  assign id_3 = 1;
endmodule
