#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Sep 21 09:03:59 2024
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 83)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 84)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 84)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 84)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 83)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 31)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 42)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 48)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 57)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 59)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 65)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 66)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 74)] Expecting digit of a value in the radix scope
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 83)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 87)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 87)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 31)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 42)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 48)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 57)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 59)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 65)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 66)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 74)] Expecting digit of a value in the radix scope
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 84)] Identifier status_reg is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 31)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 42)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 48)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 57)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 59)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 65)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 66)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 74)] Expecting digit of a value in the radix scope
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 31)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 42)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 48)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 57)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 59)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 65)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 66)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 74)] Expecting digit of a value in the radix scope
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 16)] Syntax error near assign
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 20)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 27)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 30)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 33)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 33)] Expecting digit of a value in the radix scope
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 37)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 44)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 44)] Expecting digit of a value in the radix scope
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 47)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 50)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 50)] Expecting digit of a value in the radix scope
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 54)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 59)] Expecting digit of a value in the radix scope
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 61)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 61)] Expecting digit of a value in the radix scope
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 64)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 67)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 67)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 68)] Expecting digit of a value in the radix scope
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 71)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 76)] Expecting digit of a value in the radix scope
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 78)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 81)] Assignment target status_reg must be of type reg or genvar
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 86)] Assignment target status_reg must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 33)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 44)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 50)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 59)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 61)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 67)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 68)] Expecting digit of a value in the radix scope
E: Verilog-4069: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 76)] Expecting digit of a value in the radix scope
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v". 
File "F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v" has been added to project successfully. 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 28)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 29)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 71)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 72)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 73)] Identifier valid is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 77)] Identifier valid is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 81)] Identifier valid is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 85)] Identifier valid is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 28)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 29)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 69)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 70)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 71)] Identifier valid is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 75)] Identifier valid is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 79)] Identifier valid is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 83)] Identifier valid is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 55)] Syntax error near £
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 28)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 29)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 60)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 61)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 62)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 67)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 68)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 69)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 70)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 73)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 74)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 76)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 77)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 78)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 81)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 82)] Assignment target counter must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 55)] Syntax error near £
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 28)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 29)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 60)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 61)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 62)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 67)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 68)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 69)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 70)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 73)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 74)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 76)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 77)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 78)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 81)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 82)] Assignment target counter must be of type reg or genvar
E: Parsing ERROR.
