/* Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10M25DCF256) Path("F:/proj/maestro2/FPGA/OCTPCB/altera/output_files/") File("maestroII_OCT.pof") MfrSpec(OpMask(7) Child_OpMask(2 7 7));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
