#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Jun 13 14:45:59 2024
# Process ID: 13332
# Log file: D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/planAhead_run_2/planAhead.log
# Journal file: D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/pa.fromNetlist.tcl}
# create_project -name kit7seg -dir "D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/planAhead_run_3" -part xc6slx9tqg144-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/KIT7_SEG_TOP.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg} {ipcore_dir} }
# add_files [list {ipcore_dir/icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ila.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Wishbone_Controller.ucf" [current_fileset -constrset]
Adding file 'D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/Wishbone_Controller.ucf' to fileset 'constrs_1'
# add_files [list {Wishbone_Controller.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
WARNING: [Common 17-175] Failed to make directory to contain cached edif files [D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/planAhead_run_3/kit7seg.data/cache]
ERROR: [Designutils 20-396] Could not read top design file [D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/KIT7_SEG_TOP.ngc] because temporary work directory could not be created

    while executing
"link_design"
    (file "D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/pa.fromNetlist.tcl" line 13)
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg\planAhead_pid13332.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Jun 13 14:46:59 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
