Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/programs/Xilinx2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d805efb704ad408cb2cb68b3f1aa5169 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ADC_CLK_tb_behav xil_defaultlib.ADC_CLK_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.ADC_driver
Compiling module xil_defaultlib.ADC_DATA
Compiling module xil_defaultlib.ADC_CLK_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_CLK_tb_behav
