-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Equalize is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_rows_V_empty_n : IN STD_LOGIC;
    p_src_rows_V_read : OUT STD_LOGIC;
    p_src_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V_empty_n : IN STD_LOGIC;
    p_src_cols_V_read : OUT STD_LOGIC;
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of Equalize is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp2_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_437F0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011011111110000000000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv20_1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_9 : STD_LOGIC_VECTOR (11 downto 0) := "000000001001";
    constant ap_const_lv54_3FFFFFFFFFFFFF : STD_LOGIC_VECTOR (53 downto 0) := "111111111111111111111111111111111111111111111111111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal hls_lut_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_lut_V_ce0 : STD_LOGIC;
    signal hls_lut_V_we0 : STD_LOGIC;
    signal hls_lut_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_lut_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_rows_V_blk_n : STD_LOGIC;
    signal p_src_cols_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_37_i_reg_1907 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal tmp_37_i_reg_1907_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_i_reg_409 : STD_LOGIC_VECTOR (30 downto 0);
    signal i6_i_reg_431 : STD_LOGIC_VECTOR (8 downto 0);
    signal i6_i_reg_431_pp2_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state10_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state18_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state20_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_state22_pp2_stage0_iter6 : BOOLEAN;
    signal ap_block_state24_pp2_stage0_iter7 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal i6_i_reg_431_pp2_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal i6_i_reg_431_pp2_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal rows_reg_1810 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal cols_reg_1816 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_479_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_36_i_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_1_fu_539_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_1_reg_1902 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_37_i_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_fu_554_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_23_reg_1916 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_fu_953_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal lhs_V_fu_991_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal lhs_V_reg_1964 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal exitcond_i_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1969 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_1016_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_2_reg_1973 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal flag5_i_load_load_fu_1022_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag5_i_load_reg_1978 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag5_i_load_reg_1978_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal flag5_i_load_reg_1978_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal flag5_i_load_reg_1978_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal flag5_i_load_reg_1978_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal flag5_i_load_reg_1978_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal flag5_i_load_reg_1978_pp2_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_i_fu_1025_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_44_i_reg_1982 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_45_i_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_reg_1992 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage1 : signal is "none";
    signal ap_block_state11_pp2_stage1_iter0 : BOOLEAN;
    signal ap_block_state13_pp2_stage1_iter1 : BOOLEAN;
    signal ap_block_state15_pp2_stage1_iter2 : BOOLEAN;
    signal ap_block_state17_pp2_stage1_iter3 : BOOLEAN;
    signal ap_block_state19_pp2_stage1_iter4 : BOOLEAN;
    signal ap_block_state21_pp2_stage1_iter5 : BOOLEAN;
    signal ap_block_state23_pp2_stage1_iter6 : BOOLEAN;
    signal ap_block_pp2_stage1_11001 : BOOLEAN;
    signal tmp_45_i_reg_1992_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_reg_1992_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_reg_1992_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_reg_1992_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_reg_1992_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_reg_1992_pp2_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_1040_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_1_reg_1996 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_455_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_i_reg_2006 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_i_fu_1054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_46_i_reg_2011 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_46_i_reg_2011_pp2_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_46_i_reg_2011_pp2_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_46_i_reg_2011_pp2_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal hist_out_V_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_out_V_load_1_reg_2021 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal grp_fu_452_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_i_reg_2031 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_reg_2036 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_assign_fu_443_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_assign_reg_2041 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_i_i_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_i_reg_2047 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_i_79_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_i_79_reg_2053 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_1122_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_2059 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_1166_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_s_reg_2067 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_3_i_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_2073 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_reg_2079 : STD_LOGIC_VECTOR (0 downto 0);
    signal F2_2_fu_1198_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_2_reg_2085 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_i_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i_reg_2090 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1216_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_2097 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp1_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_reg_2103 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_fu_1272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_reg_2109 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_i_fu_1280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_i_reg_2114 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_fu_1286_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_i_reg_2119 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_9_reg_2124 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_reg_2130 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_1334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_reg_2136 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_1360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_2143 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_2150 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_i_fu_1374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_i_reg_2155 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_i_fu_1380_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_27_i_reg_2161 : STD_LOGIC_VECTOR (53 downto 0);
    signal Range2_V_1_fu_1384_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal Range2_V_1_reg_2166 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp34_i_fu_1408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_i_reg_2172 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter7 : STD_LOGIC := '0';
    signal hist_out_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hist_out_V_ce0 : STD_LOGIC;
    signal hist_out_V_we0 : STD_LOGIC;
    signal hist_out_V_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_out_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hist_out_V_ce1 : STD_LOGIC;
    signal hist_out_V_we1 : STD_LOGIC;
    signal hist_out_V_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal i1_i_reg_387 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond3_i_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i2_i_reg_398 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal col_assign_reg_420 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond4_i_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_i6_i_phi_fu_435_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal tmp_i_fu_485_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_39_i_fu_560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_55_i_fu_892_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_i_fu_973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_0351_i_fu_226 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_0351_2_be_2_i_fu_791_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_0354_i_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0354_2_be_2_i_fu_783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr_win_val_0_V_2_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr_win_val_0_V_1_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr_win_val_V_0_0_2_fu_884_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr_win_val_0_V_3_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr_last_V_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal hist_win_val_0_V_1_1_fu_250 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_win_val_0_V_1_fu_775_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_win_val_V_0_0_i_fu_254 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_win_val_V_0_0_2_fu_869_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_win_val_0_V_2_1_fu_258 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_win_val_0_V_2_fu_738_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_win_val_0_V_3_1_fu_262 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_win_val_0_V_3_fu_702_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal flag5_i_fu_266 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_op_assign_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_1_fu_274 : STD_LOGIC_VECTOR (19 downto 0);
    signal sum_V_fu_1062_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal hist_win_val_V_load_s_fu_978_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal val_V_fu_1801_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_fu_452_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_455_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal i2_cast_i_fu_530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_cast_i_fu_545_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_i_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_3_i_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_cast_fu_604_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_59_1_i_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_2_i_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_cast_fu_656_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp_fu_618_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_3_i_fu_670_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_fu_684_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_75_i_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hist_flag_V_i_fu_696_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_73_1_i_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hist_w_V_i_fu_732_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_0354_2_be_i_fu_710_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0351_2_be_i_fu_718_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_75_2_i_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hist_flag_V_2_i_fu_769_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal addr_V_1_0354_2_be_s_fu_747_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hist_w_V_169_0351_2_fu_755_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_6_fu_817_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_i_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hist_win_val_0_V_0_fu_805_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal storemerge1_i_fu_841_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_53_i_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hist_last_V_fu_678_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sel_tmp9_fu_849_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal storemerge_i_fu_833_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp8_fu_877_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal cond_i_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_win_val_V_load_s_fu_965_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_op_assign_3_fu_987_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rhs_V_fu_1036_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_1_fu_1085_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_fu_1088_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_1_fu_1098_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal d_assign_fu_458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_fu_1114_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_fu_1130_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_11_fu_1144_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_i1_fu_1148_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_8_fu_1156_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_1160_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_8_fu_1118_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_1_i_fu_1140_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_1180_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_i_fu_1192_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_1226_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal F2_2_cast_i_fu_1206_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_i_fu_1242_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_11_i_fu_1246_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_16_fu_1256_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1252_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_i_fu_1264_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pos1_fu_1300_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal pos2_fu_1310_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_fu_1326_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal pos1_cast_i_fu_1306_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_i_fu_1340_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_24_i_fu_1344_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal lD_fu_1350_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pos2_cast_i_fu_1316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_i_not_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_i_fu_1390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp33_i_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1418_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_cast_i_fu_1426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_1429_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_fu_1436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_i_fu_1442_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_1446_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_1451_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_i_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i_fu_1465_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp7_i_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_i_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_i_fu_1486_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp12_demorgan_i_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_i_fu_1517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_i_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_fu_1421_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp9_i_fu_1505_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_not_i_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp28_i_fu_1541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_1528_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal rev2_fu_1567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_1577_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal or_cond173_i_i_i_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_i_s_fu_1587_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_i_fu_1604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond175_i_i_i_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp35_i_fu_1630_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_177_i_i_i_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_180_i_i_i_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp39_i_fu_1643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_i_i_i_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_s_fu_1635_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_fu_1650_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_fu_1559_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp41_i_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp47_i_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_i_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp46_i_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_1706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_1658_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_1698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_179_demorgan_i_i_i_fu_1711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_i_fu_1717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_179_demorgan_i_i_no_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_i_demorgan_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_i_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp51_i_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_i_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp55_demorgan_i_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp55_i_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp56_i_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_0_i_i_mux_fu_1741_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp52_i_fu_1776_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_block_pp2 : BOOLEAN;
    signal ap_enable_operation_83 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_134 : BOOLEAN;
    signal ap_enable_state6_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_149 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;

    component equalize_hist_fmueOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component equalize_hist_fdifYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component equalize_hist_uitg8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component equalize_hist_sithbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component equalize_hist_fpeibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Equalize_hls_lut_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Equalize_hist_out_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (19 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (19 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;



begin
    hls_lut_V_U : component Equalize_hls_lut_V
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hls_lut_V_address0,
        ce0 => hls_lut_V_ce0,
        we0 => hls_lut_V_we0,
        d0 => hls_lut_V_d0,
        q0 => hls_lut_V_q0);

    hist_out_V_U : component Equalize_hist_out_V
    generic map (
        DataWidth => 20,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hist_out_V_address0,
        ce0 => hist_out_V_ce0,
        we0 => hist_out_V_we0,
        d0 => ap_const_lv20_0,
        q0 => hist_out_V_q0,
        address1 => hist_out_V_address1,
        ce1 => hist_out_V_ce1,
        we1 => hist_out_V_we1,
        d1 => hist_out_V_d1,
        q1 => hist_out_V_q1);

    equalize_hist_fmueOg_U37 : component equalize_hist_fmueOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_47_i_reg_2031,
        din1 => i_op_assign_fu_270,
        dout => v_assign_fu_443_p2);

    equalize_hist_fdifYi_U38 : component equalize_hist_fdifYi
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_437F0000,
        din1 => tmp_49_i_reg_2006,
        ce => ap_const_logic_1,
        dout => grp_fu_447_p2);

    equalize_hist_uitg8j_U39 : component equalize_hist_uitg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_452_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_452_p1);

    equalize_hist_sithbi_U40 : component equalize_hist_sithbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_455_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_455_p1);

    equalize_hist_fpeibs_U41 : component equalize_hist_fpeibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => v_assign_reg_2041,
        dout => d_assign_fu_458_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_37_i_fu_549_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((tmp_36_i_fu_534_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((tmp_36_i_fu_534_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state10))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                    ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                    ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter7 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
                    ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp2_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    addr_last_V_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                addr_last_V_fu_246 <= addr_win_val_0_V_3_fu_242;
            elsif (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                addr_last_V_fu_246 <= ap_const_lv8_3;
            end if; 
        end if;
    end process;

    addr_win_val_0_V_1_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                addr_win_val_0_V_1_fu_238 <= addr_win_val_V_0_0_2_fu_884_p3;
            elsif (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                addr_win_val_0_V_1_fu_238 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    addr_win_val_0_V_2_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                addr_win_val_0_V_2_fu_234 <= addr_win_val_0_V_1_fu_238;
            elsif (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                addr_win_val_0_V_2_fu_234 <= ap_const_lv8_1;
            end if; 
        end if;
    end process;

    addr_win_val_0_V_3_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                addr_win_val_0_V_3_fu_242 <= addr_win_val_0_V_2_fu_234;
            elsif (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                addr_win_val_0_V_3_fu_242 <= ap_const_lv8_2;
            end if; 
        end if;
    end process;

    col_assign_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_36_i_fu_534_p2 = ap_const_lv1_0))) then 
                col_assign_reg_420 <= ap_const_lv2_0;
            elsif (((exitcond4_i_fu_947_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                col_assign_reg_420 <= m_fu_953_p2;
            end if; 
        end if;
    end process;

    flag5_i_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (tmp_45_i_fu_1030_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (flag5_i_load_reg_1978 = ap_const_lv1_0) and (exitcond_i_reg_1969 = ap_const_lv1_0))) then 
                flag5_i_fu_266 <= ap_const_lv1_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                flag5_i_fu_266 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    hist_win_val_0_V_1_1_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hist_win_val_0_V_1_1_fu_250 <= hist_win_val_0_V_1_fu_775_p3;
            elsif (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                hist_win_val_0_V_1_1_fu_250 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    hist_win_val_0_V_2_1_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hist_win_val_0_V_2_1_fu_258 <= hist_win_val_0_V_2_fu_738_p3;
            elsif (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                hist_win_val_0_V_2_1_fu_258 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    hist_win_val_0_V_3_1_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hist_win_val_0_V_3_1_fu_262 <= hist_win_val_0_V_3_fu_702_p3;
            elsif (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                hist_win_val_0_V_3_1_fu_262 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    hist_win_val_V_0_0_i_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hist_win_val_V_0_0_i_fu_254 <= hist_win_val_V_0_0_2_fu_869_p3;
            elsif (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                hist_win_val_V_0_0_i_fu_254 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    i1_i_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i1_i_reg_387 <= ap_const_lv9_0;
            elsif (((exitcond3_i_fu_473_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i1_i_reg_387 <= i_fu_479_p2;
            end if; 
        end if;
    end process;

    i2_i_reg_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i2_i_reg_398 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i2_i_reg_398 <= i_1_reg_1902;
            end if; 
        end if;
    end process;

    i6_i_reg_431_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (exitcond_i_reg_1969 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                i6_i_reg_431 <= i_2_reg_1973;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i6_i_reg_431 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    i_op_assign_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (tmp_45_i_reg_1992_pp2_iter5_reg = ap_const_lv1_0) and (flag5_i_load_reg_1978_pp2_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                i_op_assign_fu_270 <= scale_reg_2036;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_op_assign_fu_270 <= ap_const_lv32_3F800000;
            end if; 
        end if;
    end process;

    j_i_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_fu_549_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                j_i_reg_409 <= j_fu_554_p2;
            elsif (((tmp_36_i_fu_534_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_i_reg_409 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    sum_V_1_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and ((tmp_45_i_reg_1992_pp2_iter3_reg = ap_const_lv1_1) or (flag5_i_load_reg_1978_pp2_iter4_reg = ap_const_lv1_1)))) then 
                sum_V_1_fu_274 <= sum_V_fu_1062_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                sum_V_1_fu_274 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and ((tmp_45_i_reg_1992_pp2_iter5_reg = ap_const_lv1_1) or (flag5_i_load_reg_1978_pp2_iter6_reg = ap_const_lv1_1)))) then
                F2_2_reg_2085 <= F2_2_fu_1198_p3;
                Range1_all_ones_1_reg_2143 <= Range1_all_ones_1_fu_1360_p2;
                Range2_V_1_reg_2166 <= Range2_V_1_fu_1384_p2;
                icmp1_reg_2103 <= icmp1_fu_1236_p2;
                p_Result_7_reg_2059 <= ireg_V_fu_1114_p1(63 downto 63);
                p_Result_9_reg_2124 <= p_Val2_3_fu_1272_p3(7 downto 7);
                p_Val2_3_reg_2109 <= p_Val2_3_fu_1272_p3;
                p_Val2_s_reg_2067 <= p_Val2_s_fu_1166_p3;
                rev1_reg_2136 <= rev1_fu_1334_p2;
                sel_tmp34_i_reg_2172 <= sel_tmp34_i_fu_1408_p2;
                tmp_13_reg_2097 <= tmp_13_fu_1216_p1;
                tmp_17_i_reg_2114 <= tmp_17_i_fu_1280_p2;
                tmp_18_i_reg_2119 <= tmp_18_i_fu_1286_p2;
                tmp_21_i_reg_2130 <= tmp_21_i_fu_1320_p2;
                tmp_22_reg_2150 <= pos2_fu_1310_p2(11 downto 11);
                tmp_26_i_reg_2155 <= tmp_26_i_fu_1374_p2;
                    tmp_27_i_reg_2161(31 downto 0) <= tmp_27_i_fu_1380_p1(31 downto 0);
                tmp_3_i_reg_2073 <= tmp_3_i_fu_1174_p2;
                tmp_5_i_reg_2079 <= tmp_5_i_fu_1186_p2;
                tmp_7_i_reg_2090 <= tmp_7_i_fu_1210_p2;
                tmp_i_i_i_i_79_reg_2053 <= tmp_i_i_i_i_79_fu_1108_p2;
                tmp_i_i_i_i_reg_2047 <= tmp_i_i_i_i_fu_1102_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                cols_reg_1816 <= p_src_cols_V_dout;
                rows_reg_1810 <= p_src_rows_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                exitcond_i_reg_1969 <= exitcond_i_fu_1010_p2;
                flag5_i_load_reg_1978_pp2_iter1_reg <= flag5_i_load_reg_1978;
                flag5_i_load_reg_1978_pp2_iter2_reg <= flag5_i_load_reg_1978_pp2_iter1_reg;
                flag5_i_load_reg_1978_pp2_iter3_reg <= flag5_i_load_reg_1978_pp2_iter2_reg;
                flag5_i_load_reg_1978_pp2_iter4_reg <= flag5_i_load_reg_1978_pp2_iter3_reg;
                flag5_i_load_reg_1978_pp2_iter5_reg <= flag5_i_load_reg_1978_pp2_iter4_reg;
                flag5_i_load_reg_1978_pp2_iter6_reg <= flag5_i_load_reg_1978_pp2_iter5_reg;
                i6_i_reg_431_pp2_iter1_reg <= i6_i_reg_431;
                i6_i_reg_431_pp2_iter2_reg <= i6_i_reg_431_pp2_iter1_reg;
                i6_i_reg_431_pp2_iter3_reg <= i6_i_reg_431_pp2_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond_i_fu_1010_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                flag5_i_load_reg_1978 <= flag5_i_fu_266;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and ((tmp_45_i_reg_1992_pp2_iter3_reg = ap_const_lv1_1) or (flag5_i_load_reg_1978_pp2_iter3_reg = ap_const_lv1_1)))) then
                hist_out_V_load_1_reg_2021 <= hist_out_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_1_reg_1902 <= i_1_fu_539_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                i_2_reg_1973 <= i_2_fu_1016_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                lhs_V_reg_1964 <= lhs_V_fu_991_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_0351_i_fu_226 <= p_0351_2_be_2_i_fu_791_p3;
                p_0354_i_fu_230 <= p_0354_2_be_2_i_fu_783_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (tmp_45_i_fu_1030_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (flag5_i_load_reg_1978 = ap_const_lv1_0) and (exitcond_i_reg_1969 = ap_const_lv1_0))) then
                ret_V_1_reg_1996 <= ret_V_1_fu_1040_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_45_i_reg_1992_pp2_iter5_reg = ap_const_lv1_0) and (flag5_i_load_reg_1978_pp2_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                scale_reg_2036 <= grp_fu_447_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_i_reg_1907 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_23_reg_1916 <= p_src_data_stream_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_37_i_reg_1907 <= tmp_37_i_fu_549_p2;
                tmp_37_i_reg_1907_pp0_iter1_reg <= tmp_37_i_reg_1907;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (flag5_i_load_load_fu_1022_p1 = ap_const_lv1_0) and (exitcond_i_fu_1010_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                    tmp_44_i_reg_1982(8 downto 0) <= tmp_44_i_fu_1025_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (flag5_i_load_reg_1978 = ap_const_lv1_0) and (exitcond_i_reg_1969 = ap_const_lv1_0))) then
                tmp_45_i_reg_1992 <= tmp_45_i_fu_1030_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                tmp_45_i_reg_1992_pp2_iter1_reg <= tmp_45_i_reg_1992;
                tmp_45_i_reg_1992_pp2_iter2_reg <= tmp_45_i_reg_1992_pp2_iter1_reg;
                tmp_45_i_reg_1992_pp2_iter3_reg <= tmp_45_i_reg_1992_pp2_iter2_reg;
                tmp_45_i_reg_1992_pp2_iter4_reg <= tmp_45_i_reg_1992_pp2_iter3_reg;
                tmp_45_i_reg_1992_pp2_iter5_reg <= tmp_45_i_reg_1992_pp2_iter4_reg;
                tmp_45_i_reg_1992_pp2_iter6_reg <= tmp_45_i_reg_1992_pp2_iter5_reg;
                    tmp_46_i_reg_2011_pp2_iter4_reg(8 downto 0) <= tmp_46_i_reg_2011(8 downto 0);
                    tmp_46_i_reg_2011_pp2_iter5_reg(8 downto 0) <= tmp_46_i_reg_2011_pp2_iter4_reg(8 downto 0);
                    tmp_46_i_reg_2011_pp2_iter6_reg(8 downto 0) <= tmp_46_i_reg_2011_pp2_iter5_reg(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and ((tmp_45_i_reg_1992_pp2_iter2_reg = ap_const_lv1_1) or (flag5_i_load_reg_1978_pp2_iter3_reg = ap_const_lv1_1)))) then
                    tmp_46_i_reg_2011(8 downto 0) <= tmp_46_i_fu_1054_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and ((tmp_45_i_reg_1992_pp2_iter4_reg = ap_const_lv1_1) or (flag5_i_load_reg_1978_pp2_iter5_reg = ap_const_lv1_1)))) then
                tmp_47_i_reg_2031 <= grp_fu_452_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_45_i_reg_1992_pp2_iter1_reg = ap_const_lv1_0) and (flag5_i_load_reg_1978_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_49_i_reg_2006 <= grp_fu_455_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and ((tmp_45_i_reg_1992_pp2_iter5_reg = ap_const_lv1_1) or (flag5_i_load_reg_1978_pp2_iter5_reg = ap_const_lv1_1)))) then
                v_assign_reg_2041 <= v_assign_fu_443_p2;
            end if;
        end if;
    end process;
    tmp_44_i_reg_1982(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    tmp_46_i_reg_2011(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    tmp_46_i_reg_2011_pp2_iter4_reg(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    tmp_46_i_reg_2011_pp2_iter5_reg(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    tmp_46_i_reg_2011_pp2_iter6_reg(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    tmp_27_i_reg_2161(53 downto 32) <= "0000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp2_stage0, ap_CS_fsm_state2, tmp_36_i_fu_534_p2, ap_CS_fsm_state3, ap_CS_fsm_state8, exitcond_i_fu_1010_p2, ap_enable_reg_pp2_iter0, ap_block_pp0_stage0_subdone, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter1, ap_block_pp2_stage1_subdone, ap_enable_reg_pp2_iter6, ap_enable_reg_pp2_iter7, exitcond3_i_fu_473_p2, exitcond4_i_fu_947_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond3_i_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_36_i_fu_534_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state8 => 
                if (((exitcond4_i_fu_947_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((exitcond_i_fu_1010_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                elsif ((((ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1)) or ((exitcond_i_fu_1010_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_pp2_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
        F2_2_cast_i_fu_1206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(F2_2_fu_1198_p3),32));

    F2_2_fu_1198_p3 <= 
        F2_fu_1180_p2 when (tmp_5_i_fu_1186_p2(0) = '1') else 
        tmp_6_i_fu_1192_p2;
    F2_fu_1180_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_1_i_fu_1140_p1));
    Range1_all_ones_1_fu_1360_p2 <= (tmp_21_i_fu_1320_p2 and tmp6_fu_1354_p2);
    Range1_all_ones_2_i_fu_1666_p2 <= (carry_1_i_i_i_fu_1553_p2 and Range1_all_ones_2_i_s_fu_1635_p3);
    Range1_all_ones_2_i_s_fu_1635_p3 <= 
        Range1_all_ones_fu_1599_p2 when (or_cond175_i_i_i_fu_1595_p2(0) = '1') else 
        sel_tmp35_i_fu_1630_p3;
    Range1_all_ones_fu_1599_p2 <= (Range2_all_ones_1_i_s_fu_1587_p3 and Range1_all_ones_1_reg_2143);
    Range1_all_zeros_1_fu_1620_p2 <= "1" when (p_Val2_s_reg_2067 = ap_const_lv54_0) else "0";
    Range1_all_zeros_2_i_fu_1650_p3 <= 
        p_180_i_i_i_fu_1614_p2 when (or_cond175_i_i_i_fu_1595_p2(0) = '1') else 
        sel_tmp39_i_fu_1643_p3;
    Range1_all_zeros_fu_1609_p2 <= (ap_const_lv1_1 xor Range1_all_ones_1_reg_2143);
    Range2_V_1_fu_1384_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_s_fu_1166_p3),to_integer(unsigned('0' & tmp_27_i_fu_1380_p1(31-1 downto 0)))));
    Range2_all_ones_1_i_s_fu_1587_p3 <= 
        Range2_all_ones_fu_1582_p2 when (or_cond173_i_i_i_fu_1572_p2(0) = '1') else 
        rev2_fu_1567_p2;
    Range2_all_ones_fu_1582_p2 <= "1" when (Range2_V_1_reg_2166 = r_V_fu_1577_p2) else "0";
    addr_V_1_0354_2_be_s_fu_747_p3 <= 
        addr_win_val_0_V_2_fu_234 when (tmp_73_1_i_fu_726_p2(0) = '1') else 
        p_0354_2_be_i_fu_710_p3;
    addr_win_val_V_0_0_2_fu_884_p3 <= 
        addr_last_V_fu_246 when (sel_tmp5_fu_863_p2(0) = '1') else 
        sel_tmp8_fu_877_p3;
    addr_win_val_V_load_s_fu_965_p3 <= 
        addr_win_val_0_V_1_fu_238 when (cond_i_fu_959_p2(0) = '1') else 
        addr_win_val_0_V_2_fu_234;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp2_stage1 <= ap_CS_fsm(8);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state25 <= ap_CS_fsm(9);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, tmp_37_i_reg_1907, ap_enable_reg_pp0_iter2, tmp_37_i_reg_1907_pp0_iter1_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_37_i_reg_1907 = ap_const_lv1_1) and (p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, tmp_37_i_reg_1907, ap_enable_reg_pp0_iter2, tmp_37_i_reg_1907_pp0_iter1_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_37_i_reg_1907 = ap_const_lv1_1) and (p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, tmp_37_i_reg_1907, ap_enable_reg_pp0_iter2, tmp_37_i_reg_1907_pp0_iter1_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_37_i_reg_1907 = ap_const_lv1_1) and (p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_assign_proc : process(ap_CS_fsm, ap_block_pp2_stage0_subdone, ap_block_pp2_stage1_subdone)
    begin
                ap_block_pp2 <= (((ap_const_boolean_1 = ap_block_pp2_stage0_subdone) and (ap_ST_fsm_pp2_stage0 = ap_CS_fsm)) or ((ap_const_boolean_1 = ap_block_pp2_stage1_subdone) and (ap_ST_fsm_pp2_stage1 = ap_CS_fsm)));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
                ap_block_state1 <= ((p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp2_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp2_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp2_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp2_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp2_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_V_empty_n, tmp_37_i_reg_1907)
    begin
                ap_block_state5_pp0_stage0_iter1 <= ((tmp_37_i_reg_1907 = ap_const_lv1_1) and (p_src_data_stream_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_dst_data_stream_V_full_n, tmp_37_i_reg_1907_pp0_iter1_reg)
    begin
                ap_block_state6_pp0_stage0_iter2 <= ((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp2_exit_iter0_state10_assign_proc : process(exitcond_i_fu_1010_p2)
    begin
        if ((exitcond_i_fu_1010_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_134_assign_proc : process(tmp_37_i_reg_1907_pp0_iter1_reg)
    begin
                ap_enable_operation_134 <= (tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_149_assign_proc : process(tmp_37_i_reg_1907_pp0_iter1_reg)
    begin
                ap_enable_operation_149 <= (tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_83_assign_proc : process(tmp_37_i_reg_1907)
    begin
                ap_enable_operation_83 <= (tmp_37_i_reg_1907 = ap_const_lv1_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_enable_state5_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state6_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state6_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter4, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter6, ap_enable_reg_pp2_iter7)
    begin
        if (((ap_enable_reg_pp2_iter7 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i6_i_phi_fu_435_p4_assign_proc : process(i6_i_reg_431, ap_CS_fsm_pp2_stage0, exitcond_i_reg_1969, i_2_reg_1973, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (exitcond_i_reg_1969 = ap_const_lv1_0))) then 
            ap_phi_mux_i6_i_phi_fu_435_p4 <= i_2_reg_1973;
        else 
            ap_phi_mux_i6_i_phi_fu_435_p4 <= i6_i_reg_431;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_fu_1735_p2 <= (underflow_not_i_fu_1717_p2 or p_179_demorgan_i_i_no_fu_1729_p2);
    brmerge_i_i_not_i_fu_1723_p2 <= (underflow_not_i_fu_1717_p2 and p_179_demorgan_i_i_i_fu_1711_p2);
    carry_1_i_i_i_fu_1553_p2 <= (tmp5_fu_1547_p2 and sel_tmp3_i_fu_1481_p2);
    cond_i_fu_959_p2 <= "1" when (col_assign_reg_420 = ap_const_lv2_0) else "0";
    deleted_zeros_fu_1658_p3 <= 
        Range1_all_ones_2_i_s_fu_1635_p3 when (carry_1_i_i_i_fu_1553_p2(0) = '1') else 
        Range1_all_zeros_2_i_fu_1650_p3;
    exitcond3_i_fu_473_p2 <= "1" when (i1_i_reg_387 = ap_const_lv9_100) else "0";
    exitcond4_i_fu_947_p2 <= "1" when (col_assign_reg_420 = ap_const_lv2_2) else "0";
    exitcond_i_fu_1010_p2 <= "1" when (ap_phi_mux_i6_i_phi_fu_435_p4 = ap_const_lv9_100) else "0";
    exp_tmp_V_fu_1130_p4 <= ireg_V_fu_1114_p1(62 downto 52);
    flag5_i_load_load_fu_1022_p1 <= flag5_i_fu_266;
    grp_fu_452_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_V_fu_1062_p2),32));
        grp_fu_455_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_1_reg_1996),64));

    hist_flag_V_2_i_fu_769_p2 <= std_logic_vector(unsigned(hist_win_val_V_0_0_i_fu_254) + unsigned(ap_const_lv20_1));
    hist_flag_V_i_fu_696_p2 <= std_logic_vector(unsigned(hist_win_val_0_V_2_1_fu_258) + unsigned(ap_const_lv20_1));
    hist_last_V_fu_678_p2 <= std_logic_vector(unsigned(hist_win_val_0_V_3_1_fu_262) + unsigned(ap_const_lv20_1));

    hist_out_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_CS_fsm_state2, ap_enable_reg_pp2_iter0, tmp_44_i_fu_1025_p1, ap_block_pp2_stage0, tmp_i_fu_485_p1, tmp_39_i_fu_560_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            hist_out_V_address0 <= tmp_44_i_fu_1025_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hist_out_V_address0 <= tmp_39_i_fu_560_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_out_V_address0 <= tmp_i_fu_485_p1(8 - 1 downto 0);
        else 
            hist_out_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    hist_out_V_address1_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state8, ap_CS_fsm_pp2_stage1, tmp_46_i_fu_1054_p1, ap_enable_reg_pp2_iter3, tmp_55_i_fu_892_p1, tmp_38_i_fu_973_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            hist_out_V_address1 <= tmp_46_i_fu_1054_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            hist_out_V_address1 <= tmp_38_i_fu_973_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hist_out_V_address1 <= tmp_55_i_fu_892_p1(8 - 1 downto 0);
        else 
            hist_out_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    hist_out_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_state2, ap_block_pp0_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hist_out_V_ce0 <= ap_const_logic_1;
        else 
            hist_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_out_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_CS_fsm_state8, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            hist_out_V_ce1 <= ap_const_logic_1;
        else 
            hist_out_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hist_out_V_d1_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state8, hist_win_val_0_V_2_fu_738_p3, hist_win_val_V_load_s_fu_978_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            hist_out_V_d1 <= hist_win_val_V_load_s_fu_978_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hist_out_V_d1 <= hist_win_val_0_V_2_fu_738_p3;
        else 
            hist_out_V_d1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hist_out_V_we0_assign_proc : process(ap_CS_fsm_state2, exitcond3_i_fu_473_p2)
    begin
        if (((exitcond3_i_fu_473_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            hist_out_V_we0 <= ap_const_logic_1;
        else 
            hist_out_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_out_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_37_i_reg_1907_pp0_iter1_reg, ap_block_pp0_stage0_11001, ap_CS_fsm_state8, exitcond4_i_fu_947_p2)
    begin
        if ((((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((exitcond4_i_fu_947_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            hist_out_V_we1 <= ap_const_logic_1;
        else 
            hist_out_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    hist_w_V_169_0351_2_fu_755_p3 <= 
        hist_w_V_i_fu_732_p2 when (tmp_73_1_i_fu_726_p2(0) = '1') else 
        p_0351_2_be_i_fu_718_p3;
    hist_w_V_i_fu_732_p2 <= std_logic_vector(unsigned(hist_win_val_0_V_1_1_fu_250) + unsigned(ap_const_lv20_1));
    hist_win_val_0_V_0_fu_805_p2 <= std_logic_vector(unsigned(hist_out_V_q0) + unsigned(ap_const_lv20_1));
    hist_win_val_0_V_1_fu_775_p3 <= 
        hist_flag_V_2_i_fu_769_p2 when (tmp_75_2_i_fu_763_p2(0) = '1') else 
        hist_win_val_V_0_0_i_fu_254;
    hist_win_val_0_V_2_fu_738_p3 <= 
        hist_w_V_i_fu_732_p2 when (tmp_73_1_i_fu_726_p2(0) = '1') else 
        hist_win_val_0_V_1_1_fu_250;
    hist_win_val_0_V_3_fu_702_p3 <= 
        hist_flag_V_i_fu_696_p2 when (tmp_75_i_fu_690_p2(0) = '1') else 
        hist_win_val_0_V_2_1_fu_258;
    hist_win_val_V_0_0_2_fu_869_p3 <= 
        hist_last_V_fu_678_p2 when (sel_tmp5_fu_863_p2(0) = '1') else 
        sel_tmp9_fu_849_p3;
    hist_win_val_V_load_s_fu_978_p3 <= 
        hist_win_val_V_0_0_i_fu_254 when (cond_i_fu_959_p2(0) = '1') else 
        hist_win_val_0_V_1_1_fu_250;

    hls_lut_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, tmp_44_i_reg_1982, ap_CS_fsm_pp2_stage1, tmp_46_i_reg_2011_pp2_iter6_reg, ap_enable_reg_pp2_iter7, ap_block_pp2_stage0, tmp_39_i_fu_560_p1, ap_block_pp2_stage1, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hls_lut_V_address0 <= ap_const_lv8_0;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1))) then 
            hls_lut_V_address0 <= tmp_46_i_reg_2011_pp2_iter6_reg(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            hls_lut_V_address0 <= tmp_44_i_reg_1982(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hls_lut_V_address0 <= tmp_39_i_fu_560_p1(8 - 1 downto 0);
        else 
            hls_lut_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    hls_lut_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter7, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            hls_lut_V_ce0 <= ap_const_logic_1;
        else 
            hls_lut_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hls_lut_V_d0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter7, ap_block_pp2_stage0, ap_block_pp2_stage1, val_V_fu_1801_p3, ap_CS_fsm_state25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1))) then 
            hls_lut_V_d0 <= val_V_fu_1801_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            hls_lut_V_d0 <= ap_const_lv8_0;
        else 
            hls_lut_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    hls_lut_V_we0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, exitcond_i_reg_1969, ap_enable_reg_pp2_iter0, flag5_i_load_reg_1978, flag5_i_load_reg_1978_pp2_iter6_reg, tmp_45_i_fu_1030_p2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, tmp_45_i_reg_1992_pp2_iter6_reg, ap_enable_reg_pp2_iter7, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and ((tmp_45_i_reg_1992_pp2_iter6_reg = ap_const_lv1_1) or (flag5_i_load_reg_1978_pp2_iter6_reg = ap_const_lv1_1))) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (tmp_45_i_fu_1030_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (flag5_i_load_reg_1978 = ap_const_lv1_0) and (exitcond_i_reg_1969 = ap_const_lv1_0)))) then 
            hls_lut_V_we0 <= ap_const_logic_1;
        else 
            hls_lut_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    i2_cast_i_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i2_i_reg_398),32));
    i_1_fu_539_p2 <= std_logic_vector(unsigned(i2_i_reg_398) + unsigned(ap_const_lv31_1));
    i_2_fu_1016_p2 <= std_logic_vector(unsigned(ap_phi_mux_i6_i_phi_fu_435_p4) + unsigned(ap_const_lv9_1));
    i_fu_479_p2 <= std_logic_vector(unsigned(i1_i_reg_387) + unsigned(ap_const_lv9_1));
    i_op_assign_3_fu_987_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(rows_reg_1810) * signed(cols_reg_1816))), 32));
    icmp1_fu_1236_p2 <= "1" when (tmp_14_fu_1226_p4 = ap_const_lv9_0) else "0";
    icmp_fu_827_p2 <= "0" when (tmp_6_fu_817_p4 = ap_const_lv2_0) else "1";
    ireg_V_fu_1114_p1 <= d_assign_fu_458_p1;
    j_cast_i_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_i_reg_409),32));
    j_fu_554_p2 <= std_logic_vector(unsigned(j_i_reg_409) + unsigned(ap_const_lv31_1));
    lD_fu_1350_p1 <= tmp_24_i_fu_1344_p2(1 - 1 downto 0);
        lhs_V_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_op_assign_3_fu_987_p2),33));

    m_fu_953_p2 <= std_logic_vector(unsigned(col_assign_reg_420) + unsigned(ap_const_lv2_1));
    man_V_1_fu_1160_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_8_fu_1156_p1));
    not_sel_tmp28_i_fu_1541_p2 <= (tmp_4_not_i_fu_1536_p2 or sel_tmp12_demorgan_i_fu_1513_p2);
    or_cond173_i_i_i_fu_1572_p2 <= (tmp_26_i_reg_2155 and rev2_fu_1567_p2);
    or_cond175_i_i_i_fu_1595_p2 <= (tmp_26_i_reg_2155 and rev1_reg_2136);
    p_0351_2_be_2_i_fu_791_p3 <= 
        hist_flag_V_2_i_fu_769_p2 when (tmp_75_2_i_fu_763_p2(0) = '1') else 
        hist_w_V_169_0351_2_fu_755_p3;
    p_0351_2_be_i_fu_718_p3 <= 
        hist_flag_V_i_fu_696_p2 when (tmp_75_i_fu_690_p2(0) = '1') else 
        p_0351_i_fu_226;
    p_0354_2_be_2_i_fu_783_p3 <= 
        addr_win_val_0_V_1_fu_238 when (tmp_75_2_i_fu_763_p2(0) = '1') else 
        addr_V_1_0354_2_be_s_fu_747_p3;
    p_0354_2_be_i_fu_710_p3 <= 
        addr_win_val_0_V_3_fu_242 when (tmp_75_i_fu_690_p2(0) = '1') else 
        p_0354_i_fu_230;
    p_177_i_i_i_fu_1625_p2 <= (rev1_reg_2136 or Range1_all_zeros_1_fu_1620_p2);
    p_179_demorgan_i_i_i_fu_1711_p2 <= (tmp8_fu_1706_p2 or deleted_zeros_fu_1658_p3);
    p_179_demorgan_i_i_no_fu_1729_p2 <= (p_179_demorgan_i_i_i_fu_1711_p2 xor ap_const_lv1_1);
    p_180_i_i_i_fu_1614_p2 <= (tmp_28_i_fu_1604_p2 and Range1_all_zeros_fu_1609_p2);
    p_3_i_fu_670_p3 <= 
        sel_tmp3_cast_fu_656_p3 when (tmp_4_fu_664_p2(0) = '1') else 
        sel_tmp_fu_618_p3;
    p_Result_10_fu_1559_p3 <= p_Val2_5_fu_1528_p3(7 downto 7);
    p_Result_7_fu_1122_p3 <= ireg_V_fu_1114_p1(63 downto 63);
    p_Result_8_fu_1156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_i1_fu_1148_p3),54));
    p_Result_s_fu_1429_p3 <= p_Val2_s_reg_2067(to_integer(unsigned(tmp_20_cast_i_fu_1426_p1)) downto to_integer(unsigned(tmp_20_cast_i_fu_1426_p1))) when (to_integer(unsigned(tmp_20_cast_i_fu_1426_p1))>= 0 and to_integer(unsigned(tmp_20_cast_i_fu_1426_p1))<=53) else "-";
    p_Val2_11_0_i_i_mux_fu_1741_p3 <= 
        p_Val2_5_fu_1528_p3 when (brmerge_i_i_not_i_fu_1723_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_1_fu_1085_p1 <= v_assign_reg_2041;
    p_Val2_3_fu_1272_p3 <= 
        tmp_15_fu_1252_p1 when (tmp_9_i_fu_1220_p2(0) = '1') else 
        tmp_15_i_fu_1264_p3;
    p_Val2_4_fu_1446_p2 <= std_logic_vector(unsigned(p_Val2_3_reg_2109) + unsigned(tmp_19_i_fu_1442_p1));
    p_Val2_5_fu_1528_p3 <= 
        tmp_16_i_fu_1421_p2 when (sel_tmp13_i_fu_1523_p2(0) = '1') else 
        sel_tmp9_i_fu_1505_p3;
    p_Val2_s_fu_1166_p3 <= 
        man_V_1_fu_1160_p2 when (p_Result_7_fu_1122_p3(0) = '1') else 
        p_Result_8_fu_1156_p1;

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, tmp_37_i_reg_1907_pp0_iter1_reg)
    begin
        if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= hls_lut_V_q0;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_37_i_reg_1907_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_37_i_reg_1907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_cast_fu_604_p3 <= 
        ap_const_lv3_0 when (tmp_59_i_fu_584_p2(0) = '1') else 
        ap_const_lv3_3;

    p_src_cols_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_blk_n <= p_src_cols_V_empty_n;
        else 
            p_src_cols_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_cols_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_read <= ap_const_logic_1;
        else 
            p_src_cols_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_37_i_reg_1907)
    begin
        if (((tmp_37_i_reg_1907 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_37_i_reg_1907, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_37_i_reg_1907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_rows_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_blk_n <= p_src_rows_V_empty_n;
        else 
            p_src_rows_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_rows_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_read <= ap_const_logic_1;
        else 
            p_src_rows_V_read <= ap_const_logic_0;
        end if; 
    end process;

        pos1_cast_i_fu_1306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pos1_fu_1300_p2),32));

    pos1_fu_1300_p2 <= std_logic_vector(unsigned(ap_const_lv12_8) + unsigned(F2_fu_1180_p2));
        pos2_cast_i_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pos2_fu_1310_p2),32));

    pos2_fu_1310_p2 <= std_logic_vector(unsigned(ap_const_lv12_9) + unsigned(F2_fu_1180_p2));
    qb_fu_1436_p3 <= 
        p_Result_7_reg_2059 when (tmp_17_i_reg_2114(0) = '1') else 
        p_Result_s_fu_1429_p3;
    r_V_fu_1577_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv54_3FFFFFFFFFFFFF),to_integer(unsigned('0' & tmp_27_i_reg_2161(31-1 downto 0)))));
    ret_V_1_fu_1040_p2 <= std_logic_vector(signed(lhs_V_reg_1964) - signed(rhs_V_fu_1036_p1));
    ret_V_fu_684_p2 <= std_logic_vector(unsigned(p_3_i_fu_670_p3) + unsigned(ap_const_lv3_1));
    rev1_fu_1334_p2 <= (tmp_20_fu_1326_p3 xor ap_const_lv1_1);
    rev2_fu_1567_p2 <= (tmp_22_reg_2150 xor ap_const_lv1_1);
    rev_fu_1459_p2 <= (tmp_18_fu_1451_p3 xor ap_const_lv1_1);
    rhs_V_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hist_out_V_q0),33));
    sel_tmp12_demorgan_i_fu_1513_p2 <= (tmp_7_i_reg_2090 or tmp_5_i_reg_2079);
    sel_tmp12_i_fu_1517_p2 <= (sel_tmp12_demorgan_i_fu_1513_p2 xor ap_const_lv1_1);
    sel_tmp13_i_fu_1523_p2 <= (sel_tmp12_i_fu_1517_p2 and icmp1_reg_2103);
    sel_tmp1_fu_626_p2 <= (tmp_59_i_fu_584_p2 xor ap_const_lv1_1);
    sel_tmp1_i_fu_1471_p2 <= (tmp_7_i_reg_2090 xor ap_const_lv1_1);
    sel_tmp2_fu_632_p2 <= (tmp_59_1_i_fu_589_p2 and sel_tmp1_fu_626_p2);
    sel_tmp2_i_fu_1476_p2 <= (tmp_5_i_reg_2079 and sel_tmp1_i_fu_1471_p2);
    sel_tmp33_i_fu_1402_p2 <= (tmp_26_i_not_fu_1396_p2 or tmp_20_fu_1326_p3);
    sel_tmp34_i_fu_1408_p2 <= (tmp_30_i_fu_1390_p2 and sel_tmp33_i_fu_1402_p2);
    sel_tmp35_i_fu_1630_p3 <= 
        Range1_all_ones_1_reg_2143 when (sel_tmp34_i_reg_2172(0) = '1') else 
        rev1_reg_2136;
    sel_tmp39_i_fu_1643_p3 <= 
        Range1_all_zeros_fu_1609_p2 when (sel_tmp34_i_reg_2172(0) = '1') else 
        p_177_i_i_i_fu_1625_p2;
    sel_tmp3_cast_fu_656_p3 <= 
        ap_const_lv3_2 when (sel_tmp7_fu_650_p2(0) = '1') else 
        ap_const_lv3_1;
    sel_tmp3_i_fu_1481_p2 <= (sel_tmp2_i_fu_1476_p2 and p_Result_9_reg_2124);
    sel_tmp41_i_fu_1678_p2 <= (tmp_21_i_reg_2130 xor ap_const_lv1_1);
    sel_tmp46_i_fu_1689_p2 <= (tmp7_fu_1683_p2 and p_Result_7_reg_2059);
    sel_tmp47_i_fu_1694_p2 <= (tmp_21_i_reg_2130 and p_Result_7_reg_2059);
    sel_tmp4_fu_857_p2 <= (tmp_51_i_fu_799_p2 xor ap_const_lv1_1);
    sel_tmp4_i_fu_1486_p3 <= 
        p_Val2_4_fu_1446_p2 when (sel_tmp3_i_fu_1481_p2(0) = '1') else 
        sel_tmp_i_fu_1465_p3;
    sel_tmp50_i_demorgan_fu_1749_p2 <= (tmp_i_i_i_i_reg_2047 and tmp_i_i_i_i_79_reg_2053);
    sel_tmp50_i_fu_1753_p2 <= (sel_tmp50_i_demorgan_fu_1749_p2 xor ap_const_lv1_1);
    sel_tmp51_i_fu_1759_p2 <= (tmp_3_i_reg_2073 and sel_tmp50_i_fu_1753_p2);
    sel_tmp52_i_fu_1776_p3 <= 
        ap_const_lv8_0 when (tmp_5_fu_1770_p2(0) = '1') else 
        p_Val2_5_fu_1528_p3;
    sel_tmp55_demorgan_i_fu_1784_p2 <= (tmp_demorgan_i_fu_1414_p2 or tmp_3_i_reg_2073);
    sel_tmp55_i_fu_1789_p2 <= (sel_tmp55_demorgan_i_fu_1784_p2 xor ap_const_lv1_1);
    sel_tmp56_i_fu_1795_p2 <= (sel_tmp55_i_fu_1789_p2 and brmerge_i_fu_1735_p2);
    sel_tmp5_fu_863_p2 <= (tmp_53_i_fu_811_p2 and sel_tmp4_fu_857_p2);
    sel_tmp6_demorgan_fu_638_p2 <= (tmp_59_i_fu_584_p2 or tmp_59_1_i_fu_589_p2);
    sel_tmp6_fu_644_p2 <= (sel_tmp6_demorgan_fu_638_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_650_p2 <= (tmp_59_2_i_fu_594_p2 and sel_tmp6_fu_644_p2);
    sel_tmp7_i_fu_1494_p2 <= (p_Result_9_reg_2124 xor ap_const_lv1_1);
    sel_tmp8_fu_877_p3 <= 
        tmp_23_reg_1916 when (tmp_51_i_fu_799_p2(0) = '1') else 
        storemerge_i_fu_833_p3;
    sel_tmp8_i_fu_1499_p2 <= (sel_tmp7_i_fu_1494_p2 and sel_tmp2_i_fu_1476_p2);
    sel_tmp9_fu_849_p3 <= 
        hist_win_val_0_V_0_fu_805_p2 when (tmp_51_i_fu_799_p2(0) = '1') else 
        storemerge1_i_fu_841_p3;
    sel_tmp9_i_fu_1505_p3 <= 
        p_Val2_4_fu_1446_p2 when (sel_tmp8_i_fu_1499_p2(0) = '1') else 
        sel_tmp4_i_fu_1486_p3;
    sel_tmp_fu_618_p3 <= 
        p_i_cast_fu_604_p3 when (tmp_3_fu_612_p2(0) = '1') else 
        ap_const_lv3_4;
    sel_tmp_i_fu_1465_p3 <= 
        tmp_13_reg_2097 when (tmp_7_i_reg_2090(0) = '1') else 
        ap_const_lv8_0;
    storemerge1_i_fu_841_p3 <= 
        p_0351_2_be_2_i_fu_791_p3 when (icmp_fu_827_p2(0) = '1') else 
        hist_win_val_0_V_2_fu_738_p3;
    storemerge_i_fu_833_p3 <= 
        p_0354_2_be_2_i_fu_783_p3 when (icmp_fu_827_p2(0) = '1') else 
        addr_win_val_0_V_2_fu_234;
    sum_V_fu_1062_p2 <= std_logic_vector(unsigned(hist_out_V_load_1_reg_2021) + unsigned(sum_V_1_fu_274));
    tmp5_fu_1547_p2 <= (rev_fu_1459_p2 and not_sel_tmp28_i_fu_1541_p2);
    tmp6_fu_1354_p2 <= (rev1_fu_1334_p2 and lD_fu_1350_p1);
    tmp7_fu_1683_p2 <= (sel_tmp41_i_fu_1678_p2 and p_Result_10_fu_1559_p3);
    tmp8_fu_1706_p2 <= (sel_tmp41_i_fu_1678_p2 or p_Result_7_reg_2059);
    tmp_10_i_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(F2_2_cast_i_fu_1206_p1),54));
    tmp_11_fu_1144_p1 <= ireg_V_fu_1114_p1(52 - 1 downto 0);
    tmp_11_i_fu_1246_p2 <= std_logic_vector(shift_right(signed(p_Val2_s_fu_1166_p3),to_integer(unsigned('0' & tmp_10_i_fu_1242_p1(31-1 downto 0)))));
    tmp_12_fu_1418_p1 <= F2_2_reg_2085(8 - 1 downto 0);
    tmp_13_fu_1216_p1 <= p_Val2_s_fu_1166_p3(8 - 1 downto 0);
    tmp_14_fu_1226_p4 <= F2_2_fu_1198_p3(11 downto 3);
    tmp_15_fu_1252_p1 <= tmp_11_i_fu_1246_p2(8 - 1 downto 0);
    tmp_15_i_fu_1264_p3 <= 
        ap_const_lv8_FF when (tmp_16_fu_1256_p3(0) = '1') else 
        ap_const_lv8_0;
    tmp_16_fu_1256_p3 <= p_Val2_1_fu_1085_p1(31 downto 31);
    tmp_16_i_fu_1421_p2 <= std_logic_vector(shift_left(unsigned(tmp_13_reg_2097),to_integer(unsigned('0' & tmp_12_fu_1418_p1(8-1 downto 0)))));
    tmp_17_i_fu_1280_p2 <= "1" when (signed(F2_fu_1180_p2) > signed(ap_const_lv12_36)) else "0";
    tmp_18_fu_1451_p3 <= p_Val2_4_fu_1446_p2(7 downto 7);
    tmp_18_i_fu_1286_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(F2_fu_1180_p2));
    tmp_19_i_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_fu_1436_p3),8));
    tmp_1_i_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_fu_1130_p4),12));
    tmp_20_cast_i_fu_1426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_i_reg_2119),32));
    tmp_20_fu_1326_p3 <= pos1_fu_1300_p2(11 downto 11);
    tmp_21_i_fu_1320_p2 <= "1" when (signed(pos1_fu_1300_p2) < signed(ap_const_lv12_36)) else "0";
    tmp_23_i_fu_1340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos1_cast_i_fu_1306_p1),54));
    tmp_24_i_fu_1344_p2 <= std_logic_vector(shift_right(signed(p_Val2_s_fu_1166_p3),to_integer(unsigned('0' & tmp_23_i_fu_1340_p1(31-1 downto 0)))));
    tmp_26_i_fu_1374_p2 <= "1" when (signed(pos2_fu_1310_p2) < signed(ap_const_lv12_36)) else "0";
    tmp_26_i_not_fu_1396_p2 <= (tmp_26_i_fu_1374_p2 xor ap_const_lv1_1);
    tmp_27_i_fu_1380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos2_cast_i_fu_1316_p1),54));
    tmp_28_i_fu_1604_p2 <= "1" when (Range2_V_1_reg_2166 = ap_const_lv54_0) else "0";
    tmp_30_i_fu_1390_p2 <= "1" when (pos2_fu_1310_p2 = ap_const_lv12_36) else "0";
    tmp_31_i_fu_1672_p2 <= (ap_const_lv1_1 xor Range1_all_ones_2_i_fu_1666_p2);
    tmp_36_i_fu_534_p2 <= "1" when (signed(i2_cast_i_fu_530_p1) < signed(rows_reg_1810)) else "0";
    tmp_37_i_fu_549_p2 <= "1" when (signed(j_cast_i_fu_545_p1) < signed(cols_reg_1816)) else "0";
    tmp_38_i_fu_973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(addr_win_val_V_load_s_fu_965_p3),64));
    tmp_39_i_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_data_stream_V_dout),64));
    tmp_3_fu_612_p2 <= (tmp_59_i_fu_584_p2 or tmp_59_3_i_fu_599_p2);
    tmp_3_i_fu_1174_p2 <= "1" when (tmp_8_fu_1118_p1 = ap_const_lv63_0) else "0";
    tmp_44_i_fu_1025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i6_i_phi_fu_435_p4),64));
    tmp_45_i_fu_1030_p2 <= "1" when (hist_out_V_q0 = ap_const_lv20_0) else "0";
    tmp_46_i_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i6_i_reg_431_pp2_iter3_reg),64));
    tmp_4_fu_664_p2 <= (sel_tmp7_fu_650_p2 or sel_tmp2_fu_632_p2);
    tmp_4_not_i_fu_1536_p2 <= (icmp1_reg_2103 xor ap_const_lv1_1);
    tmp_51_i_fu_799_p2 <= "1" when (p_3_i_fu_670_p3 = ap_const_lv3_4) else "0";
    tmp_53_i_fu_811_p2 <= "1" when (p_3_i_fu_670_p3 = ap_const_lv3_3) else "0";
    tmp_55_i_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(addr_win_val_0_V_2_fu_234),64));
    tmp_59_1_i_fu_589_p2 <= "1" when (tmp_23_reg_1916 = addr_win_val_0_V_2_fu_234) else "0";
    tmp_59_2_i_fu_594_p2 <= "1" when (tmp_23_reg_1916 = addr_win_val_0_V_3_fu_242) else "0";
    tmp_59_3_i_fu_599_p2 <= "1" when (tmp_23_reg_1916 = addr_last_V_fu_246) else "0";
    tmp_59_i_fu_584_p2 <= "1" when (tmp_23_reg_1916 = addr_win_val_0_V_1_fu_238) else "0";
    tmp_5_fu_1770_p2 <= (underflow_fu_1698_p3 or tmp_9_fu_1764_p2);
    tmp_5_i_fu_1186_p2 <= "1" when (signed(F2_fu_1180_p2) > signed(ap_const_lv12_0)) else "0";
    tmp_6_fu_817_p4 <= p_3_i_fu_670_p3(2 downto 1);
    tmp_6_i_fu_1192_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(F2_fu_1180_p2));
    tmp_73_1_i_fu_726_p2 <= "1" when (ret_V_fu_684_p2 = ap_const_lv3_2) else "0";
    tmp_75_2_i_fu_763_p2 <= "1" when (p_3_i_fu_670_p3 = ap_const_lv3_0) else "0";
    tmp_75_i_fu_690_p2 <= "1" when (ret_V_fu_684_p2 = ap_const_lv3_3) else "0";
    tmp_7_i_fu_1210_p2 <= "1" when (exp_tmp_V_fu_1130_p4 = ap_const_lv11_433) else "0";
    tmp_8_fu_1118_p1 <= ireg_V_fu_1114_p1(63 - 1 downto 0);
    tmp_9_fu_1764_p2 <= (tmp_demorgan_i_fu_1414_p2 or sel_tmp51_i_fu_1759_p2);
    tmp_9_i_fu_1220_p2 <= "1" when (unsigned(F2_2_fu_1198_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_V_1_fu_1098_p1 <= p_Val2_1_fu_1085_p1(23 - 1 downto 0);
    tmp_V_fu_1088_p4 <= p_Val2_1_fu_1085_p1(30 downto 23);
    tmp_demorgan_i_fu_1414_p2 <= (tmp_i_i_i_i_reg_2047 and tmp_i_i_i_i_79_reg_2053);
    tmp_i1_fu_1148_p3 <= (ap_const_lv1_1 & tmp_11_fu_1144_p1);
    tmp_i_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_i_reg_387),64));
    tmp_i_i_i_i_79_fu_1108_p2 <= "0" when (tmp_V_1_fu_1098_p1 = ap_const_lv23_0) else "1";
    tmp_i_i_i_i_fu_1102_p2 <= "1" when (tmp_V_fu_1088_p4 = ap_const_lv8_FF) else "0";
    underflow_fu_1698_p3 <= 
        tmp_31_i_fu_1672_p2 when (sel_tmp47_i_fu_1694_p2(0) = '1') else 
        sel_tmp46_i_fu_1689_p2;
    underflow_not_i_fu_1717_p2 <= (underflow_fu_1698_p3 xor ap_const_lv1_1);
    val_V_fu_1801_p3 <= 
        p_Val2_11_0_i_i_mux_fu_1741_p3 when (sel_tmp56_i_fu_1795_p2(0) = '1') else 
        sel_tmp52_i_fu_1776_p3;
end behav;
