// Seed: 3541053359
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2
);
  logic id_3 = 1;
  type_11(
      1, id_0, 0 == 1'b0, id_2 < 1'b0
  );
  logic id_4 = 1;
  type_13(
      id_3, 1'b0, id_0
  );
  logic id_5 = 1;
  logic id_6;
  logic id_7 = 1;
  assign id_2 = id_1;
  type_1 id_8 (
      .id_0(1),
      .id_1(1)
  );
endmodule
