<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memref.v</a>
defines: 
time_elapsed: 0.672s
ram usage: 32764 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmps1k6ige1/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memref.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:4</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:4</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:4</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmps1k6ige1/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmps1k6ige1/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmps1k6ige1/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_main&#39;.
Warning: wire &#39;\foo&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:19</a>.0-19.0.
Warning: wire &#39;\foo&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:20</a>.0-20.0.
Warning: wire &#39;\foo&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:21</a>.0-21.0.
Warning: wire &#39;\foo&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:22</a>.0-22.0.
Warning: wire &#39;\foo&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:23</a>.0-23.0.
Warning: wire &#39;\foo&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:24</a>.0-24.0.
verilog-ast&gt; AST_MODULE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:4</a>.0-4.0&gt; [0x3703ed0] str=&#39;\work_main&#39;
verilog-ast&gt;   AST_MEMORY &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:6</a>.0-6.0&gt; [0x370e210] str=&#39;\foo&#39; basic_prep
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:6</a>.0-6.0&gt; [0x370e330] basic_prep range=[7:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370e4a0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370e630] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:6</a>.0-6.0&gt; [0x370e790] basic_prep swapped_range=[5:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370e8b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370ea40] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:8</a>.0-8.0&gt; [0x370eba0 -&gt; 0x3714bf0] str=&#39;\idx&#39; basic_prep
verilog-ast&gt;   AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3704500]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:18</a>.0-18.0&gt; [0x3704660]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:19</a>.0-19.0&gt; [0x3704860] basic_prep
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:19</a>.0-19.0&gt; [0x3704a30 -&gt; 0x370e210] str=&#39;\foo&#39; basic_prep
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:19</a>.0-19.0&gt; [0x3704dd0] basic_prep range=[0:0]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3704c20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3704f80] str=&#39;&#34;P&#34;&#39; bits=&#39;001000100101000000100010&#39;(24) basic_prep range=[23:0] int=2248738
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:20</a>.0-20.0&gt; [0x37050c0] basic_prep
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:20</a>.0-20.0&gt; [0x3705200 -&gt; 0x370e210] str=&#39;\foo&#39; basic_prep
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:20</a>.0-20.0&gt; [0x37055a0] basic_prep range=[1:1]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37053f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3705750] str=&#39;&#34;A&#34;&#39; bits=&#39;001000100100000100100010&#39;(24) basic_prep range=[23:0] int=2244898
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:21</a>.0-21.0&gt; [0x3705890] basic_prep
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:21</a>.0-21.0&gt; [0x37059b0 -&gt; 0x370e210] str=&#39;\foo&#39; basic_prep
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:21</a>.0-21.0&gt; [0x3705e10] basic_prep range=[2:2]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3705c60] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3705fc0] str=&#39;&#34;S&#34;&#39; bits=&#39;001000100101001100100010&#39;(24) basic_prep range=[23:0] int=2249506
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:22</a>.0-22.0&gt; [0x3706100] basic_prep
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:22</a>.0-22.0&gt; [0x3706220 -&gt; 0x370e210] str=&#39;\foo&#39; basic_prep
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:22</a>.0-22.0&gt; [0x37065a0] basic_prep range=[3:3]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37063f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3706750] str=&#39;&#34;S&#34;&#39; bits=&#39;001000100101001100100010&#39;(24) basic_prep range=[23:0] int=2249506
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:23</a>.0-23.0&gt; [0x3706890] basic_prep
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:23</a>.0-23.0&gt; [0x37069b0 -&gt; 0x370e210] str=&#39;\foo&#39; basic_prep
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:23</a>.0-23.0&gt; [0x3706d50] basic_prep range=[4:4]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3706ba0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3706f00] str=&#39;&#34;E&#34;&#39; bits=&#39;001000100100010100100010&#39;(24) basic_prep range=[23:0] int=2245922
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:24</a>.0-24.0&gt; [0x3707040] basic_prep
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:24</a>.0-24.0&gt; [0x37071b0 -&gt; 0x370e210] str=&#39;\foo&#39; basic_prep
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:24</a>.0-24.0&gt; [0x3707550] basic_prep range=[5:5]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37073a0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3707700] str=&#39;&#34;D&#34;&#39; bits=&#39;001000100100010000100010&#39;(24) basic_prep range=[23:0] int=2245666
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:10</a>.0-10.0&gt; [0x3715bb0]
verilog-ast&gt;         AST_FOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x3715d20]
verilog-ast&gt;           AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3715e90]
verilog-ast&gt;             AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x3715fd0] basic_prep range=[0:0]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3716170] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x37162c0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x3716480] str=&#39;\idx&#39;
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37165f0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
verilog-ast&gt;           AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x3716740]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x3716900] str=&#39;\idx&#39;
verilog-ast&gt;             AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x3716a70]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x3716c00] str=&#39;\idx&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3716d70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;           AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3716ec0]
verilog-ast&gt;             AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x3717030]
verilog-ast&gt;               AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:12</a>.0-12.0&gt; [0x37171f0] str=&#39;\$write&#39;
verilog-ast&gt;                 AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3717380] str=&#39;&#34;%c&#34;&#39; bits=&#39;00100010001001010110001100100010&#39;(32) range=[31:0] int=572875554
verilog-ast&gt;                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:12</a>.0-12.0&gt; [0x37174d0] str=&#39;\foo&#39;
verilog-ast&gt;                   AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:12</a>.0-12.0&gt; [0x3717690]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:12</a>.0-12.0&gt; [0x3717820] str=&#39;\idx&#39;
verilog-ast&gt;         AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:14</a>.0-14.0&gt; [0x3717990] str=&#39;$display&#39;
verilog-ast&gt;       AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:25</a>.0-25.0&gt; [0x3707840]
verilog-ast&gt;   AST_TASK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:9</a>.0-9.0&gt; [0x37079b0] str=&#39;\showstring&#39;
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370c6f0] reg range=[31:0]!
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:10</a>.0-10.0&gt; [0x3707ad0]
verilog-ast&gt;       AST_FOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x3707c40]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370c1f0]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x370c310]
verilog-ast&gt;           AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370c5b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;         AST_LT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x370c810]
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x370c950] str=&#39;\idx&#39;
verilog-ast&gt;           AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370cb70] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x370ccd0]
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x370cdf0] str=&#39;\idx&#39;
verilog-ast&gt;           AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x370cfd0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x370d170] str=&#39;\idx&#39;
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370d390] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;         AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370de60]
verilog-ast&gt;           AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>.0-11.0&gt; [0x370d4f0]
verilog-ast&gt;             AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:12</a>.0-12.0&gt; [0x370d610] str=&#39;\$write&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370d7a0] str=&#39;&#34;%c&#34;&#39; bits=&#39;00100010001001010110001100100010&#39;(32) range=[31:0] int=572875554
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:12</a>.0-12.0&gt; [0x370d930] str=&#39;\foo&#39;
verilog-ast&gt;                 AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:12</a>.0-12.0&gt; [0x370dcb0]
verilog-ast&gt;                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:12</a>.0-12.0&gt; [0x370dad0] str=&#39;\idx&#39;
verilog-ast&gt;       AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:14</a>.0-14.0&gt; [0x370df80] str=&#39;$display&#39;
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:0</a>.0-0.0&gt; [0x3714bf0] str=&#39;\idx&#39;
verilog-ast&gt;   AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37156f0] str=&#39;$func$\showstring$<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:25</a>$1$&#39; reg basic_prep range=[0:0]
verilog-ast&gt;     ATTR \nosync:
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:0</a>.0-0.0&gt; [0x3715880] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
<a href="../../../../third_party/tests/ivtest/ivltests/memref.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/memref.v:11</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>