library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux2to1_enable is
    Port (
        A   : in STD_LOGIC;
        B   : in STD_LOGIC;
        S   : in STD_LOGIC;
        EN  : in STD_LOGIC;
        Y   : out STD_LOGIC
    );
end mux2to1_enable;

architecture Behavioral of mux2to1_enable is
begin
    Y <= ((A and not S) or (B and S)) and EN;
end Behavioral;