#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun 16 09:43:19 2023
# Process ID: 37508
# Current directory: C:/Users/fzh/XADC_test/XADC_test.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/top_module.vds
# Journal file: C:/Users/fzh/XADC_test/XADC_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 392.246 ; gain = 102.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v:23]
	Parameter F_CLK_SYS bound to: 100000000 - type: integer 
	Parameter F_CLK_LED bound to: 1000 - type: integer 
	Parameter F_CLK_ALGORITHM bound to: 2000000 - type: integer 
	Parameter F_DCLK bound to: 10000000 - type: integer 
	Parameter F_CLK_1Hz bound to: 1 - type: integer 
	Parameter M bound to: 15 - type: integer 
	Parameter N bound to: 27 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_division' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v:30]
	Parameter F_CLK_SYS bound to: 100000000 - type: integer 
	Parameter F_CLK_DIVISION bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_division' (1#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v:30]
INFO: [Synth 8-638] synthesizing module 'fsm_drp' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/fsm_drp.v:23]
	Parameter RESET bound to: 4'b0000 
	Parameter WAITTING bound to: 4'b0001 
	Parameter EN_TEMP bound to: 4'b0010 
	Parameter READ_TEMP bound to: 4'b0011 
	Parameter EN_VCCINT bound to: 4'b0100 
	Parameter READ_VCCINT bound to: 4'b0101 
	Parameter EN_VCCAUX bound to: 4'b0110 
	Parameter READ_VCCAUX bound to: 4'b0111 
	Parameter EN_VAUXP1_VAUXN1 bound to: 4'b1000 
	Parameter READ_VAUXP1_VAUXN1 bound to: 4'b1001 
	Parameter EN_V_REF_P bound to: 4'b1010 
	Parameter READ_V_REF_P bound to: 4'b1011 
	Parameter EN_V_REF_N bound to: 4'b1100 
	Parameter READ_V_REF_N bound to: 4'b1101 
	Parameter EN_VCCBRAM bound to: 4'b1110 
	Parameter READ_VCCBRAM bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/fsm_drp.v:81]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0' (2#1) [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fsm_drp' (3#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/fsm_drp.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_division__parameterized0' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v:30]
	Parameter F_CLK_SYS bound to: 100000000 - type: integer 
	Parameter F_CLK_DIVISION bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_division__parameterized0' (3#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v:30]
INFO: [Synth 8-638] synthesizing module 'switch_convert_16_to_42' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/switch_convert_16_to_42.v:23]
	Parameter M bound to: 15 - type: integer 
	Parameter N bound to: 27 - type: integer 
	Parameter CONSTANT_503_975 bound to: 42'b000000111110111111110011001100110011001100 
	Parameter CONSTANT_273_150 bound to: 42'b000000100010001001001100110011001100110011 
	Parameter CONSTANT_THREE bound to: 42'b000000000000011000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'Multiplier' [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (4#1) [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/Adder_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Adder' (5#1) [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/Adder_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'switch_convert_16_to_42' (6#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/switch_convert_16_to_42.v:23]
INFO: [Synth 8-638] synthesizing module 'hex_to_bcd' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/hex_to_bcd.v:36]
	Parameter M bound to: 15 - type: integer 
	Parameter N bound to: 27 - type: integer 
	Parameter BCD_M bound to: 4 - type: integer 
	Parameter BCD_N bound to: 2 - type: integer 
	Parameter CONSTANT_ONE_TENTH bound to: 42'b000000000000000000110011001100110011001101 
	Parameter CONSTANT_TEN bound to: 42'b000000000001010000000000000000000000000000 
	Parameter ALGORITHM_ZERO bound to: 42'b000000000000000000000000000000000000000000 
	Parameter ABS_INT bound to: 42'b111111111111111000000000000000000000000000 
	Parameter ABS_DECIMAL bound to: 42'b000000000000000111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'Abs' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/Abs.v:34]
	Parameter M bound to: 15 - type: integer 
	Parameter N bound to: 27 - type: integer 
	Parameter ALGORITHM_ZERO bound to: 42'b000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'Abs' (7#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/Abs.v:34]
INFO: [Synth 8-256] done synthesizing module 'hex_to_bcd' (8#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/hex_to_bcd.v:36]
INFO: [Synth 8-638] synthesizing module 'clk_division__parameterized1' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v:30]
	Parameter F_CLK_SYS bound to: 100000000 - type: integer 
	Parameter F_CLK_DIVISION bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_division__parameterized1' (8#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v:30]
INFO: [Synth 8-638] synthesizing module 'clk_division__parameterized2' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v:30]
	Parameter F_CLK_SYS bound to: 100000000 - type: integer 
	Parameter F_CLK_DIVISION bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_division__parameterized2' (8#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v:30]
INFO: [Synth 8-638] synthesizing module 'seg_selection' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/seg_selection.v:34]
INFO: [Synth 8-256] done synthesizing module 'seg_selection' (9#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/seg_selection.v:34]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/led.v:29]
	Parameter ZERO bound to: 4'b0000 
	Parameter ONE bound to: 4'b0001 
	Parameter TWO bound to: 4'b0010 
	Parameter THREE bound to: 4'b0011 
	Parameter FOUR bound to: 4'b0100 
	Parameter FIVE bound to: 4'b0101 
	Parameter SIX bound to: 4'b0110 
	Parameter SEVEN bound to: 4'b0111 
	Parameter EIGHT bound to: 4'b1000 
	Parameter NINE bound to: 4'b1001 
	Parameter DECIMAL_POINT bound to: 4'b1010 
	Parameter BLANK bound to: 4'b1011 
	Parameter MINUS bound to: 4'b1100 
	Parameter FORWARD bound to: 4'b1101 
	Parameter BACKWARD bound to: 4'b1110 
INFO: [Synth 8-256] done synthesizing module 'led' (10#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/led.v:29]
INFO: [Synth 8-638] synthesizing module 'pid_top' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pid_top.v:23]
INFO: [Synth 8-638] synthesizing module 'pendulum' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_divide128' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/clk_divide128.v:23]
	Parameter n bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divide128' (11#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/clk_divide128.v:23]
INFO: [Synth 8-256] done synthesizing module 'pendulum' (12#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v:23]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pwm.v:23]
INFO: [Synth 8-638] synthesizing module 'divide_clk' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/divide_clk.v:23]
	Parameter n bound to: 511 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divide_clk' (13#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/divide_clk.v:23]
INFO: [Synth 8-256] done synthesizing module 'pwm' (14#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pwm.v:23]
INFO: [Synth 8-256] done synthesizing module 'pid_top' (15#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pid_top.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v:268]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (16#1) [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/ila_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'VGA_top' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/VGA_top.v:23]
INFO: [Synth 8-638] synthesizing module 'bt_uart' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:4]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE_RX bound to: 100000000 - type: integer 
	Parameter CLOCK_RATE_TX bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (17#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (18#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/clk_gen.v:33]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/clk_div.v:30]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (19#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/clk_div.v:30]
INFO: [Synth 8-638] synthesizing module 'clk_core' [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/clk_core_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_core' (20#1) [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/clk_core_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BUFHCE' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:816]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFHCE' (21#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:816]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (22#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/clk_gen.v:33]
INFO: [Synth 8-638] synthesizing module 'rst_gen' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/rst_gen.v:26]
INFO: [Synth 8-638] synthesizing module 'reset_bridge' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/reset_bridge.v:35]
INFO: [Synth 8-256] done synthesizing module 'reset_bridge' (23#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/reset_bridge.v:35]
INFO: [Synth 8-256] done synthesizing module 'rst_gen' (24#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/rst_gen.v:26]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_rx.v:6]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_harden' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/meta_harden.v:27]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (25#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/meta_harden.v:27]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 153600 - type: integer 
	Parameter DIVIDER bound to: 651 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 650 - type: integer 
	Parameter CNT_WID bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (26#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_baud_gen.v:35]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (27#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_rx_ctl.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (28#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_rx.v:6]
INFO: [Synth 8-638] synthesizing module 'cmd_parse' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/cmd_parse.v:6]
	Parameter MAX_ARG_CH bound to: 8 - type: integer 
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter IDLE bound to: 3'b000 
	Parameter CMD_WAIT bound to: 3'b001 
	Parameter GET_ARG bound to: 3'b010 
	Parameter SEND_RESP bound to: 3'b011 
	Parameter CMD_W bound to: 7'b1010111 
	Parameter CMD_R bound to: 7'b1010010 
	Parameter CMD_N bound to: 7'b1001110 
	Parameter CMD_P bound to: 7'b1010000 
	Parameter CMD_S bound to: 7'b1010011 
	Parameter CMD_n_l bound to: 7'b1101110 
	Parameter CMD_p_l bound to: 7'b1110000 
	Parameter CMD_s_l bound to: 7'b1110011 
	Parameter CMD_G bound to: 7'b1000111 
	Parameter CMD_C bound to: 7'b1000011 
	Parameter CMD_D bound to: 7'b1000100 
	Parameter CMD_H bound to: 7'b1001000 
	Parameter CMD_I bound to: 7'b1001001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/cmd_parse.v:255]
INFO: [Synth 8-256] done synthesizing module 'cmd_parse' (29#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/cmd_parse.v:6]
INFO: [Synth 8-638] synthesizing module 'resp_gen' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/resp_gen.v:41]
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter RESP_DATA bound to: 2'b11 
	Parameter STR_OK_LEN bound to: 5 - type: integer 
	Parameter STR_ERR_LEN bound to: 6 - type: integer 
	Parameter STR_DATA_LEN bound to: 13 - type: integer 
	Parameter STR_LEN bound to: 13 - type: integer 
	Parameter CNT_WID bound to: 4 - type: integer 
	Parameter LEN_WID bound to: 4 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter SENDING bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'to_bcd' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/to_bcd.v:33]
INFO: [Synth 8-256] done synthesizing module 'to_bcd' (30#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/to_bcd.v:33]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/resp_gen.v:213]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/resp_gen.v:223]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/resp_gen.v:234]
INFO: [Synth 8-256] done synthesizing module 'resp_gen' (31#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/resp_gen.v:41]
INFO: [Synth 8-638] synthesizing module 'char_fifo' [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'char_fifo' (32#1) [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_tx.v:35]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_tx_ctl' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_tx_ctl.v:60]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx_ctl' (33#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_tx_ctl.v:60]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (34#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_tx.v:35]
INFO: [Synth 8-638] synthesizing module 'lb_ctl' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/lb_ctl.v:32]
	Parameter FILTER bound to: 200000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/debouncer.v:26]
	Parameter FILTER bound to: 200000 - type: integer 
	Parameter RELOAD bound to: 199999 - type: integer 
	Parameter FILTER_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (35#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/debouncer.v:26]
INFO: [Synth 8-256] done synthesizing module 'lb_ctl' (36#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/lb_ctl.v:32]
INFO: [Synth 8-638] synthesizing module 'seg7decimal' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/seg7decimal.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/seg7decimal.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/seg7decimal.v:60]
INFO: [Synth 8-256] done synthesizing module 'seg7decimal' (37#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/seg7decimal.v:23]
INFO: [Synth 8-256] done synthesizing module 'bt_uart' (38#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:4]
INFO: [Synth 8-638] synthesizing module 'vga_640_480' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_640_480.v:24]
INFO: [Synth 8-256] done synthesizing module 'vga_640_480' (39#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_640_480.v:24]
INFO: [Synth 8-638] synthesizing module 'vga_dis_num' [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:23]
	Parameter DIV bound to: 4200000 - type: integer 
	Parameter char_P bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000001100000011000000110000000110000011000000001100001100000000110000110000000011000011000000001100001100000000110000110000000011000011000000011000001100000011000000111111110000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_I bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000011111111110000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_D bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000001100001110000000110000001100000011000000010000001100000001100000110000000110000011000000001100001100000000110000110000000011000011000000001100001100000000110000110000000011000011000000001100001100000000110000110000000011000011000000001000001100000001100000110000000110000011000000110000001100000011000000110000110000001111111110000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P3 bound to: 11 - type: integer 
	Parameter P2 bound to: 10 - type: integer 
	Parameter P1 bound to: 9 - type: integer 
	Parameter P0 bound to: 8 - type: integer 
	Parameter I3 bound to: 7 - type: integer 
	Parameter I2 bound to: 6 - type: integer 
	Parameter I1 bound to: 5 - type: integer 
	Parameter I0 bound to: 4 - type: integer 
	Parameter D3 bound to: 3 - type: integer 
	Parameter D2 bound to: 2 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rom_title' [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/rom_title_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_title' (40#1) [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/realtime/rom_title_stub.v:6]
WARNING: [Synth 8-350] instance 'p2' of module 'rom_title' requires 5 connections, but only 3 given [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:328]
WARNING: [Synth 8-6014] Unused sequential element addr_video_reg was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:334]
WARNING: [Synth 8-5788] Register wave_point_reg[0] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[1] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[2] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[3] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[4] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[5] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[6] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[7] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[8] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[9] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[10] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[11] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[12] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[13] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[14] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[15] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[16] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[17] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[18] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_point_reg[19] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:73]
WARNING: [Synth 8-5788] Register wave_reg[19] in module vga_dis_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:158]
INFO: [Synth 8-256] done synthesizing module 'vga_dis_num' (41#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/vga_dis_num.v:23]
WARNING: [Synth 8-5788] Register clk_cnt_reg in module VGA_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/VGA_top.v:58]
INFO: [Synth 8-256] done synthesizing module 'VGA_top' (42#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/new/VGA_top.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'instance_of_fsm_drp'. This will prevent further optimization [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v:104]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'instance_of_led'. This will prevent further optimization [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v:268]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'instance_of_switch_convert_16_to_42'. This will prevent further optimization [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v:144]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'instance_of_VGA'. This will prevent further optimization [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v:288]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'instance_of_pid'. This will prevent further optimization [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v:244]
INFO: [Synth 8-256] done synthesizing module 'top_module' (43#1) [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v:23]
WARNING: [Synth 8-3331] design vga_dis_num has unconnected port valid_y
WARNING: [Synth 8-3331] design bt_uart has unconnected port sw_pin[5]
WARNING: [Synth 8-3331] design pwm has unconnected port t[32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 511.750 ; gain = 222.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[15] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[14] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[13] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[12] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[11] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[10] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[9] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[8] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[7] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[6] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[5] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[4] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[3] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[2] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[1] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[0] to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:178]
WARNING: [Synth 8-3295] tying undriven pin rst_gen_i0:clk_samp to constant 0 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/bt_uart.v:195]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 511.750 ; gain = 222.262
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp7/char_fifo_in_context.xdc] for cell 'instance_of_VGA/instance_of_bt/char_fifo_i0'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp7/char_fifo_in_context.xdc] for cell 'instance_of_VGA/instance_of_bt/char_fifo_i0'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp8/clk_core_in_context.xdc] for cell 'instance_of_VGA/instance_of_bt/clk_gen_i0/clk_core_i0'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp8/clk_core_in_context.xdc] for cell 'instance_of_VGA/instance_of_bt/clk_gen_i0/clk_core_i0'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp9/Adder_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Adder_1'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp9/Adder_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Adder_1'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp9/Adder_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Abs/instance_of_Adder_absolute_value'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp9/Adder_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Abs/instance_of_Adder_absolute_value'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_1'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_1'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_2'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_2'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_3'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_3'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_4'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_4'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_5'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_5'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_6'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_switch_convert_16_to_42/instance_of_Multiplier_6'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_1'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_1'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_2'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_2'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_3'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_3'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_4'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_4'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_1'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_1'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_2'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_2'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_3'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_3'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_4'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_4'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_5'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_5'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_6'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp10/Multiplier_in_context.xdc] for cell 'instance_of_hex_to_bcd/instance_of_Multiplier_ten_6'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp11/xadc_wiz_0_in_context.xdc] for cell 'instance_of_fsm_drp/instance_of_xadc'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp11/xadc_wiz_0_in_context.xdc] for cell 'instance_of_fsm_drp/instance_of_xadc'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp12/ila_0_in_context.xdc] for cell 'instance_of_led'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp12/ila_0_in_context.xdc] for cell 'instance_of_led'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp13/rom_title_in_context.xdc] for cell 'instance_of_VGA/v2/p2'
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp13/rom_title_in_context.xdc] for cell 'instance_of_VGA/v2/p2'
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc]
WARNING: [Vivado 12-584] No ports matched 'cout[15]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'cout[14]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'cout[13]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'cout[12]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'cout[11]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'cout[10]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'cout[9]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'cout[8]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'cout[7]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'cout[6]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'cout[5]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'cout[4]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'cout[3]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'cout[2]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'cout[1]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'cout[0]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'cout[15]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'cout[14]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'cout[13]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'cout[12]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'cout[11]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'cout[10]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'cout[9]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'cout[8]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'cout[7]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'cout[6]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'cout[5]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'cout[4]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'cout[3]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'cout[2]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'cout[1]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'cout[0]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'kp[7]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'kp[5]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'kp[6]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'kp[4]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'kp[3]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'kp[2]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'kp[1]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'kp[0]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'kp[0]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'kp[1]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'kp[2]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'kp[3]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'kp[4]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'kp[5]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'kp[6]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'kp[7]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'ki[0]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'ki[1]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'ki[2]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'ki[3]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'kd[3]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'kd[2]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'kd[1]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'kd[0]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'ki[0]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'ki[1]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'ki[2]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'ki[3]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'ki[4]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'kd[0]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'kd[1]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'kd[2]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'kd[3]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'kd[4]'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'rst_botton'. [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc:210]
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fzh/XADC_test/XADC_test.srcs/constrs_1/imports/Constraints/fsm_xadc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 866.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 866.832 ; gain = 577.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 866.832 ; gain = 577.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_sys. (constraint file  C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp8/clk_core_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_sys. (constraint file  C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/.Xil/Vivado-37508-LAPTOP-I9H7QH1Q/dcp8/clk_core_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for instance_of_VGA/instance_of_bt/char_fifo_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_VGA/instance_of_bt/clk_gen_i0/clk_core_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_VGA/v2/p2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_fsm_drp/instance_of_xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Abs/instance_of_Adder_absolute_value. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_one_tenth_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_ten_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_ten_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_ten_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_ten_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_ten_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_hex_to_bcd/instance_of_Multiplier_ten_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_switch_convert_16_to_42/instance_of_Adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_switch_convert_16_to_42/instance_of_Multiplier_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_switch_convert_16_to_42/instance_of_Multiplier_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_switch_convert_16_to_42/instance_of_Multiplier_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_switch_convert_16_to_42/instance_of_Multiplier_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_switch_convert_16_to_42/instance_of_Multiplier_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_of_switch_convert_16_to_42/instance_of_Multiplier_6. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 866.832 ; gain = 577.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_drp'
INFO: [Synth 8-5544] ROM "den_in_vec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddr_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_ref_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_ref_p" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vauxp1_vauxn1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vccbram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vccaux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vccint" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "half_byte_71" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "half_byte_sign" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v:61]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v:80]
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pwm.v:62]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pwm.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pwm.v:62]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pwm.v:42]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pwm.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/clk_div.v:74]
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_parse'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arg_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_resp_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_p_data16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_i_data16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_d_data16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_data16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_data32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dig4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element char_cnt_reg was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/resp_gen.v:161]
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "signal_out_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/seg7decimal.v:39]
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "choose_wave" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wave" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "point_D" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "choose_wave" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wave" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "point_D" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wave_point" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wave_point" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                             0000 |                             0000
                WAITTING |                             0001 |                             0001
                 EN_TEMP |                             0010 |                             0010
               READ_TEMP |                             0011 |                             0011
               EN_VCCINT |                             0100 |                             0100
             READ_VCCINT |                             0101 |                             0101
               EN_VCCAUX |                             0110 |                             0110
             READ_VCCAUX |                             0111 |                             0111
        EN_VAUXP1_VAUXN1 |                             1000 |                             1000
      READ_VAUXP1_VAUXN1 |                             1001 |                             1001
              EN_V_REF_P |                             1010 |                             1010
            READ_V_REF_P |                             1011 |                             1011
              EN_V_REF_N |                             1100 |                             1100
            READ_V_REF_N |                             1101 |                             1101
              EN_VCCBRAM |                             1110 |                             1110
            READ_VCCBRAM |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                CMD_WAIT |                               01 |                              001
                 GET_ARG |                               10 |                              010
               SEND_RESP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_parse'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 866.832 ; gain = 577.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |pwm__GB0         |           1|     22275|
|2     |pwm__GB1         |           1|      5247|
|3     |pwm__GB2         |           1|      6519|
|4     |pwm__GB3         |           1|      8141|
|5     |pendulum         |           1|      1274|
|6     |bt_uart__GC0     |           1|      4581|
|7     |vga_dis_num__GB0 |           1|     32760|
|8     |vga_dis_num__GB1 |           1|     16380|
|9     |vga_dis_num__GB2 |           1|     16380|
|10    |vga_dis_num__GB3 |           1|     25311|
|11    |vga_dis_num__GB4 |           1|     41949|
|12    |VGA_top__GC0     |           1|       536|
|13    |top_module__GC0  |           1|      6640|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 259   
	   2 Input     23 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 37    
	 257 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 15    
	   2 Input      7 Bit       Adders := 17    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 54    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 51    
+---Multipliers : 
	                16x33  Multipliers := 3     
+---Muxes : 
	   5 Input    768 Bit        Muxes := 20    
	  17 Input    512 Bit        Muxes := 12    
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 259   
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 37    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   5 Input     10 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	  17 Input     10 Bit        Muxes := 1     
	  19 Input     10 Bit        Muxes := 1     
	  21 Input     10 Bit        Muxes := 1     
	  23 Input     10 Bit        Muxes := 1     
	  25 Input     10 Bit        Muxes := 1     
	  27 Input     10 Bit        Muxes := 1     
	  29 Input     10 Bit        Muxes := 1     
	  31 Input     10 Bit        Muxes := 1     
	  33 Input     10 Bit        Muxes := 1     
	  35 Input     10 Bit        Muxes := 1     
	  37 Input     10 Bit        Muxes := 1     
	  39 Input     10 Bit        Muxes := 1     
	  41 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 17    
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  24 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 170   
	   4 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 7     
Module clk_divide128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pendulum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x33  Multipliers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module divide_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 255   
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	 257 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 255   
	   2 Input     11 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module reset_bridge__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_bridge__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module cmd_parse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
Module to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module resp_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module uart_baud_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_tx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module meta_harden__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module meta_harden__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lb_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module seg7decimal__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module vga_dis_num 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 20    
	   2 Input      9 Bit       Adders := 15    
+---Registers : 
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 15    
	                4 Bit    Registers := 20    
+---Muxes : 
	   5 Input    768 Bit        Muxes := 20    
	  17 Input    512 Bit        Muxes := 12    
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 37    
	   2 Input     10 Bit        Muxes := 6     
	   5 Input     10 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	  17 Input     10 Bit        Muxes := 1     
	  19 Input     10 Bit        Muxes := 1     
	  21 Input     10 Bit        Muxes := 1     
	  23 Input     10 Bit        Muxes := 1     
	  25 Input     10 Bit        Muxes := 1     
	  27 Input     10 Bit        Muxes := 1     
	  29 Input     10 Bit        Muxes := 1     
	  31 Input     10 Bit        Muxes := 1     
	  33 Input     10 Bit        Muxes := 1     
	  35 Input     10 Bit        Muxes := 1     
	  37 Input     10 Bit        Muxes := 1     
	  39 Input     10 Bit        Muxes := 1     
	  41 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 125   
	   4 Input      1 Bit        Muxes := 20    
Module vga_640_480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module VGA_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_division 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fsm_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	  24 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 9     
Module clk_division__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Abs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module hex_to_bcd 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 20    
	                1 Bit    Registers := 5     
Module clk_division__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_division__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg_selection 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "instance_of_dclk_in/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_of_dclk_in/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_clk_algorithm/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_clk_algorithm/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_clk_led/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_clk_led/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_of_CLK_1/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_of_CLK_1/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u1/clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v:72]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v:72]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v:72]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v:72]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v:72]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP t2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP t2.
DSP Report: operator t2 is absorbed into DSP t2.
DSP Report: operator t2 is absorbed into DSP t2.
DSP Report: Generating DSP t2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP t2.
DSP Report: operator t2 is absorbed into DSP t2.
DSP Report: operator t2 is absorbed into DSP t2.
DSP Report: Generating DSP t1, operation Mode is: A*B.
DSP Report: operator t1 is absorbed into DSP t1.
DSP Report: operator t1 is absorbed into DSP t1.
DSP Report: Generating DSP t1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator t1 is absorbed into DSP t1.
DSP Report: operator t1 is absorbed into DSP t1.
DSP Report: Generating DSP t2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP t2.
DSP Report: operator t2 is absorbed into DSP t2.
DSP Report: operator t2 is absorbed into DSP t2.
DSP Report: Generating DSP t2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP t2.
DSP Report: operator t2 is absorbed into DSP t2.
DSP Report: operator t2 is absorbed into DSP t2.
WARNING: [Synth 8-6014] Unused sequential element char_cnt_reg was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/resp_gen.v:161]
WARNING: [Synth 8-6014] Unused sequential element uart_rx_i0/uart_rx_ctl_i0/frm_err_reg was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/uart_rx_ctl.v:257]
INFO: [Synth 8-5546] ROM "lb_ctl_i0/debouncer_i0/signal_out_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element seg7_0/clkdiv_reg was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/seg7decimal.v:39]
WARNING: [Synth 8-6014] Unused sequential element seg7_1/clkdiv_reg was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/seg7decimal.v:39]
WARNING: [Synth 8-6014] Unused sequential element seg7_1/clkdiv_reg was removed.  [C:/Users/fzh/XADC_test/XADC_test.srcs/sources_1/imports/sources_1/imports/new/seg7decimal.v:39]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v/hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v/y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v/vsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v/valid_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "instance_of_seg_selection/half_byte_71" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instance_of_seg_selection/half_byte_sign" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "instance_of_CLK_1/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_of_CLK_1/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_of_dclk_in/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_of_dclk_in/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_clk_algorithm/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_clk_algorithm/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_clk_led/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instance_clk_led/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design VGA_top has unconnected port sw_pin[5]
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/error_reg[24]' (FDE) to 'instance_of_pid/pendulum/error_reg[32]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/error_reg[25]' (FDE) to 'instance_of_pid/pendulum/error_reg[32]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/error_reg[26]' (FDE) to 'instance_of_pid/pendulum/error_reg[32]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/error_reg[27]' (FDE) to 'instance_of_pid/pendulum/error_reg[32]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/error_reg[28]' (FDE) to 'instance_of_pid/pendulum/error_reg[32]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/error_reg[29]' (FDE) to 'instance_of_pid/pendulum/error_reg[32]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/error_reg[30]' (FDE) to 'instance_of_pid/pendulum/error_reg[32]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/error_reg[31]' (FDE) to 'instance_of_pid/pendulum/error_reg[32]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/next_state_reg[1]' (FDR) to 'instance_of_pid/pendulum/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/last_error_reg[24]' (FDE) to 'instance_of_pid/pendulum/last_error_reg[25]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/last_error_reg[25]' (FDE) to 'instance_of_pid/pendulum/last_error_reg[26]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/last_error_reg[26]' (FDE) to 'instance_of_pid/pendulum/last_error_reg[27]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/last_error_reg[27]' (FDE) to 'instance_of_pid/pendulum/last_error_reg[28]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/last_error_reg[28]' (FDE) to 'instance_of_pid/pendulum/last_error_reg[29]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/last_error_reg[29]' (FDE) to 'instance_of_pid/pendulum/last_error_reg[30]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/last_error_reg[30]' (FDE) to 'instance_of_pid/pendulum/last_error_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance_of_pid/pendulum/last_error_reg[31]' (FDE) to 'instance_of_pid/pendulum/last_error_reg[32]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[0]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[4]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[8]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[12]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[3]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[2]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[1]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[7]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[6]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[5]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[11]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[10]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[9]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[15]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[14]' (FDRE) to 'instance_of_VGA/instance_of_bti_0/cmd_parse_i0/send_resp_data_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instance_of_VGA/instance_of_bti_0/\cmd_parse_i0/send_resp_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instance_of_VGA/instance_of_bti_0/\cmd_parse_i0/send_resp_type_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_hex_to_bcd/direction_reg[2]' (FDR) to 'i_0/instance_of_hex_to_bcd/direction_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_hex_to_bcd/direction_reg[1]' (FDR) to 'i_0/instance_of_hex_to_bcd/direction_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\instance_of_hex_to_bcd/direction_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_hex_to_bcd/c_bcd_reg[26]' (FD) to 'i_0/instance_of_hex_to_bcd/c_bcd_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_hex_to_bcd/c_bcd_reg[25]' (FD) to 'i_0/instance_of_hex_to_bcd/c_bcd_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/direction_1Hz_reg[2]' (FD) to 'i_0/direction_1Hz_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/direction_1Hz_reg[1]' (FD) to 'i_0/direction_1Hz_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\instance_of_hex_to_bcd/c_bcd_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\direction_1Hz_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/dwe_in_vec_reg[0]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/dwe_in_vec_reg[1]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[0]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[1]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[2]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[3]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[4]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[5]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[6]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[7]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[8]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[9]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[10]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[11]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[12]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[13]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/di_in_reg[14]' (FDRE) to 'i_0/instance_of_fsm_drp/di_in_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/instance_of_fsm_drp/\di_in_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/daddr_in_reg[3]' (FDRE) to 'i_0/instance_of_fsm_drp/daddr_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/instance_of_fsm_drp/daddr_in_reg[5]' (FDRE) to 'i_0/instance_of_fsm_drp/daddr_in_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/instance_of_fsm_drp/\daddr_in_reg[6] )
WARNING: [Synth 8-3332] Sequential element (daddr_in_reg[6]) is unused and will be removed from module fsm_drp.
WARNING: [Synth 8-3332] Sequential element (di_in_reg[15]) is unused and will be removed from module fsm_drp.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i0) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i1) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i2) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i3) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i4) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i5) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i6) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i7) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i8) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i9) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i10) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i11) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i12) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i13) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i14) is unused and will be removed from module VGA_top.
WARNING: [Synth 8-3332] Sequential element (instance_of_bt/OBUF_led_i15) is unused and will be removed from module VGA_top.
INFO: [Synth 8-5546] ROM "clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (count_reg[9]) is unused and will be removed from module divide_clk.
INFO: [Synth 8-5546] ROM "choose_wave" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wave" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "point_D" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wave_reg[19][3]_C )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:02:00 . Memory (MB): peak = 866.832 ; gain = 577.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pendulum    | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pendulum    | (PCIN>>17)+A*B2 | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pendulum    | A*B             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pendulum    | (PCIN>>17)+A*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pendulum    | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pendulum    | (PCIN>>17)+A*B2 | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |pwm__GB0         |           1|     11576|
|2     |pwm__GB1         |           1|      2748|
|3     |pwm__GB2         |           1|      3408|
|4     |pwm__GB3         |           1|      4223|
|5     |pendulum         |           1|       972|
|6     |bt_uart__GC0     |           1|       828|
|7     |vga_dis_num__GB0 |           1|      2428|
|8     |vga_dis_num__GB1 |           1|      1214|
|9     |vga_dis_num__GB2 |           1|      1214|
|10    |vga_dis_num__GB3 |           1|      2122|
|11    |vga_dis_num__GB4 |           1|     19046|
|12    |VGA_top__GC0     |           1|       232|
|13    |top_module__GC0  |           1|      2007|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_i0/clk_core_i0/clk_out1' to pin 'clk_gen_i0/clk_core_i0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_i0/clk_core_i0/clk_out2' to pin 'clk_gen_i0/clk_core_i0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:02:17 . Memory (MB): peak = 1059.164 ; gain = 769.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:02:21 . Memory (MB): peak = 1093.062 ; gain = 803.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |pwm__GB0         |           1|     11576|
|2     |pwm__GB1         |           1|      2748|
|3     |pwm__GB2         |           1|      3408|
|4     |pwm__GB3         |           1|      4223|
|5     |pendulum         |           1|       972|
|6     |bt_uart__GC0     |           1|       828|
|7     |vga_dis_num__GB0 |           1|      2428|
|8     |vga_dis_num__GB1 |           1|      1214|
|9     |vga_dis_num__GB2 |           1|      1214|
|10    |vga_dis_num__GB3 |           1|      2122|
|11    |vga_dis_num__GB4 |           1|     19046|
|12    |VGA_top__GC0     |           1|       232|
|13    |top_module__GC0  |           1|      2007|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (pendulum/u1/count_reg[9]) is unused and will be removed from module pid_top.
WARNING: [Synth 8-3332] Sequential element (pendulum/u1/count_reg[8]) is unused and will be removed from module pid_top.
WARNING: [Synth 8-3332] Sequential element (pendulum/u1/count_reg[7]) is unused and will be removed from module pid_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:02:50 . Memory (MB): peak = 1097.613 ; gain = 808.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |pwm__GB0         |           1|      8240|
|2     |vga_dis_num__GB4 |           1|      3764|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \v2/p2  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:02:54 . Memory (MB): peak = 1099.977 ; gain = 810.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:02:54 . Memory (MB): peak = 1099.977 ; gain = 810.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:02:58 . Memory (MB): peak = 1099.977 ; gain = 810.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:02:58 . Memory (MB): peak = 1099.977 ; gain = 810.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:02:58 . Memory (MB): peak = 1099.977 ; gain = 810.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:02:58 . Memory (MB): peak = 1099.977 ; gain = 810.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_module  | instance_of_hex_to_bcd/percentiles_reg[3] | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top_module  | instance_of_hex_to_bcd/deciles_reg[3]     | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top_module  | instance_of_hex_to_bcd/ones_reg[3]        | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top_module  | instance_of_hex_to_bcd/sign_5_reg         | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |char_fifo     |         1|
|2     |clk_core      |         1|
|3     |rom_title     |         1|
|4     |xadc_wiz_0    |         1|
|5     |Multiplier    |        16|
|6     |Adder         |         2|
|7     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |Adder          |     1|
|2     |Adder__1       |     1|
|3     |Multiplier     |     1|
|4     |Multiplier__1  |     1|
|5     |Multiplier__10 |     1|
|6     |Multiplier__11 |     1|
|7     |Multiplier__12 |     1|
|8     |Multiplier__13 |     1|
|9     |Multiplier__14 |     1|
|10    |Multiplier__15 |     1|
|11    |Multiplier__2  |     1|
|12    |Multiplier__3  |     1|
|13    |Multiplier__4  |     1|
|14    |Multiplier__5  |     1|
|15    |Multiplier__6  |     1|
|16    |Multiplier__7  |     1|
|17    |Multiplier__8  |     1|
|18    |Multiplier__9  |     1|
|19    |char_fifo      |     1|
|20    |clk_core       |     1|
|21    |ila_0          |     1|
|22    |rom_title      |     1|
|23    |xadc_wiz_0     |     1|
|24    |BUFG           |     3|
|25    |BUFHCE         |     1|
|26    |CARRY4         |  1469|
|27    |DSP48E1        |     2|
|28    |DSP48E1_1      |     2|
|29    |DSP48E1_2      |     2|
|30    |LUT1           |   114|
|31    |LUT2           |  1046|
|32    |LUT3           |   923|
|33    |LUT4           |  2591|
|34    |LUT5           |  4457|
|35    |LUT6           | 10116|
|36    |MUXF7          |   612|
|37    |MUXF8          |   221|
|38    |SRL16E         |    13|
|39    |FDCE           |   135|
|40    |FDPE           |   192|
|41    |FDRE           |   831|
|42    |FDSE           |   124|
|43    |LDC            |     4|
|44    |IBUF           |    24|
|45    |OBUF           |    94|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             | 23791|
|2     |  instance_of_pid                     |pid_top                      | 16174|
|3     |    pendulum                          |pendulum                     | 16105|
|4     |      u1                              |clk_divide128                |    17|
|5     |    pwm                               |pwm                          |    64|
|6     |      u2                              |divide_clk                   |    22|
|7     |  instance_of_VGA                     |VGA_top                      |  6088|
|8     |    instance_of_bt                    |bt_uart                      |  2288|
|9     |      clk_gen_i0                      |clk_gen                      |    46|
|10    |        clk_div_i0                    |clk_div                      |    41|
|11    |      cmd_parse_i0                    |cmd_parse                    |   108|
|12    |      lb_ctl_i0                       |lb_ctl                       |    71|
|13    |        debouncer_i0                  |debouncer                    |    67|
|14    |          meta_harden_signal_in_i0    |meta_harden_4                |     4|
|15    |        meta_harden_rxd_i0            |meta_harden_3                |     3|
|16    |      resp_gen_i0                     |resp_gen                     |    23|
|17    |      rst_gen_i0                      |rst_gen                      |     4|
|18    |        reset_bridge_clk_rx_i0        |reset_bridge                 |     2|
|19    |        reset_bridge_clk_tx_i0        |reset_bridge_2               |     2|
|20    |      uart_rx_i0                      |uart_rx                      |    87|
|21    |        meta_harden_rxd_i0            |meta_harden                  |     2|
|22    |        uart_baud_gen_rx_i0           |uart_baud_gen_1              |    26|
|23    |        uart_rx_ctl_i0                |uart_rx_ctl                  |    59|
|24    |      uart_tx_i0                      |uart_tx                      |    59|
|25    |        uart_baud_gen_tx_i0           |uart_baud_gen                |    27|
|26    |        uart_tx_ctl_i0                |uart_tx_ctl                  |    32|
|27    |    v                                 |vga_640_480                  |   549|
|28    |    v2                                |vga_dis_num                  |  3246|
|29    |  instance_of_fsm_drp                 |fsm_drp                      |   172|
|30    |  instance_of_switch_convert_16_to_42 |switch_convert_16_to_42      |   420|
|31    |  instance_clk_algorithm              |clk_division__parameterized0 |    52|
|32    |  instance_clk_led                    |clk_division__parameterized1 |    52|
|33    |  instance_of_CLK_1                   |clk_division__parameterized2 |    52|
|34    |  instance_of_dclk_in                 |clk_division                 |    52|
|35    |  instance_of_hex_to_bcd              |hex_to_bcd                   |   572|
|36    |    instance_of_Abs                   |Abs                          |    46|
|37    |  instance_of_led_0                   |led                          |     8|
|38    |  instance_of_led_1                   |led_0                        |     8|
|39    |  instance_of_seg_selection           |seg_selection                |    49|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:02:58 . Memory (MB): peak = 1099.977 ; gain = 810.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 17 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:02:46 . Memory (MB): peak = 1099.977 ; gain = 455.406
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:02:59 . Memory (MB): peak = 1099.977 ; gain = 810.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i0 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i1 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i10 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i11 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i12 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i13 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i14 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i15 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i2 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i3 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i4 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i5 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i6 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i7 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i8 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_d_i9 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i0 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i1 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i10 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i11 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i12 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i13 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i14 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i15 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i2 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i3 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i4 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i5 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i6 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i7 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i8 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_i_i9 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i0 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i1 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i10 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i11 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i12 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i13 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i14 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i15 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i2 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i3 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i4 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i5 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i6 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i7 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i8 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. instance_of_VGA/instance_of_bt/OBUF_p_i9 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
359 Infos, 195 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:03:09 . Memory (MB): peak = 1099.977 ; gain = 811.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fzh/XADC_test/XADC_test.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1099.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 09:46:47 2023...
