#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan  7 12:51:26 2020
# Process ID: 9224
# Current directory: C:/Users/CK/Downloads/IP_proj_0107
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2876 C:\Users\CK\Downloads\IP_proj_0107\IP_proj.xpr
# Log file: C:/Users/CK/Downloads/IP_proj_0107/vivado.log
# Journal file: C:/Users/CK/Downloads/IP_proj_0107\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CK/Downloads/IP_proj_0107/IP_proj.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/CK/Downloads/IP_proj_1127' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 748.539 ; gain = 137.098
update_compile_order -fileset sources_1
open_bd_design {C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Successfully read diagram <system> from BD file <C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.473 ; gain = 110.023
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.tmp/myip_v1_0_project c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.473 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0/src/lab3_user_logic.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0/hdl/myip_v1_0_S_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.473 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 38 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 37 to revision 38
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_0107/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.555 ; gain = 112.027
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 441.245 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 441.245 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 441.245 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 441.245 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Tue Jan  7 13:34:25 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan  7 13:35:01 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1/runme.log
[Tue Jan  7 13:35:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 39 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 38 to revision 39
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_0107/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1341.918 ; gain = 13.902
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 441.402 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 441.402 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 441.402 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 441.402 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Tue Jan  7 16:02:37 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan  7 16:03:00 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1/runme.log
[Tue Jan  7 16:03:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property target_constrs_file C:/Users/CK/Downloads/IP_proj_0107/lab3_system.xdc [current_fileset -constrset]
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/lab3_system.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/CK/Downloads/IP_proj_0107/lab3_system.xdc
add_files -fileset constrs_1 -norecurse C:/Users/CK/Downloads/IP_proj_1127/lab3_system.xdc
import_files -fileset constrs_1 C:/Users/CK/Downloads/IP_proj_1127/lab3_system.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan  7 16:35:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1/runme.log
[Tue Jan  7 16:35:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 40 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 39 to revision 40
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_0107/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1547.895 ; gain = 34.508
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 441.562 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 441.562 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 441.562 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 441.562 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Tue Jan  7 17:00:46 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan  7 17:01:13 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1/runme.log
[Tue Jan  7 17:01:13 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/conv_bias.mem] -no_script -reset -force -quiet
remove_files  C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/conv_bias.mem
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/conv_weights.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fc_bias.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis0.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis1.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis2.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis3.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis4.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis5.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis6.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis7.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis8.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis9.mem] -no_script -reset -force -quiet
remove_files  {C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/conv_weights.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fc_bias.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis0.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis1.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis2.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis3.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis4.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis5.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis6.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis7.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis8.mem C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/imports/src/fcaxis9.mem}
current_project myip_v1_0_project
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 41 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 40 to revision 41
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_0107/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1626.527 ; gain = 34.035
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 441.719 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 441.719 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 441.719 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 441.719 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Tue Jan  7 18:09:48 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan  7 18:10:10 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1/runme.log
[Tue Jan  7 18:10:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_myip_0_0_1/system_myip_0_0.dcp' for cell 'system_i/myip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0.dcp' for cell 'system_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0_1/system_zynq_ultra_ps_e_0_0.dcp' for cell 'system_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0.dcp' for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0.dcp' for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1.dcp' for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1.dcp' for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0_1/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0_1/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_board.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_board.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Parsing XDC File [C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/constrs_1/imports/IP_proj_1127/lab3_system.xdc]
Finished Parsing XDC File [C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/constrs_1/imports/IP_proj_1127/lab3_system.xdc]
Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2640.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2863.188 ; gain = 1220.539
open_bd_design {C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd}
current_project myip_v1_0_project
current_project IP_proj
delete_bd_objs [get_bd_nets myip_0_LED] [get_bd_ports LED]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets myip_0_LED] [get_bd_ports LED]'
show_objects -name ll [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.*.* } ]
current_project myip_v1_0_project
current_project IP_proj
open_bd_design {C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd}
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 42 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0'.
report_ip_status -name ip_status
current_project myip_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::xilinx.com_bd_rule_zynq_ultra_ps_e::can_apply_rule Line 14
current_project IP_proj
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  system_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_myip_0_0 (myip_v1.0 1.0) from revision 41 to revision 42
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/CK/Downloads/IP_proj_0107/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_0107\IP_proj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_0_1/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_ds_1_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4762.539 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_myip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 441.880 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 441.880 MB.
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 441.880 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 441.880 MB.
export_ip_user_files -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_myip_0_0_synth_1
[Wed Jan  8 16:21:02 2020] Launched system_myip_0_0_synth_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd] -directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files -ipstatic_source_dir C:/Users/CK/Downloads/IP_proj_0107/IP_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/modelsim} {questa=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/questa} {riviera=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/CK/Downloads/IP_proj_0107/IP_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan  8 16:21:25 2020] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/synth_1/runme.log
[Wed Jan  8 16:21:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/runme.log
file copy -force C:/Users/CK/Downloads/IP_proj_0107/IP_proj.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk -hwspec C:/Users/CK/Downloads/IP_proj_0107/IP_proj.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project myip_v1_0_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 16:40:11 2020...
