#include "qemu/osdep.h"
#include "hw/gpio/apple-gpio.h"
#include "hw/irq.h"
#include "migration/vmstate.h"
#include "qemu/bitops.h"
#include "qemu/lockable.h"
#include "qemu/log.h"
#include "qemu/module.h"
#include "qemu/timer.h"
#include "hw/arm/xnu_dtb.h"

#define GPIO_MAX_PIN_NR             (512)
#define GPIO_MAX_INT_GRP_NR         (0x7)

#define rGPIOCFG(_n)		        (0x000 + (_n) * 4)
#define rGPIOINT(_g, _n)		    (0x800 + (_g) * 0x40 + (((_n) + 31) >> 5) * 4)

#define rGPIO_NPL_IN_EN             (0xC48)

/* Base Pin Defines for Apple GPIOs */

#define GPIOPADPINS 	(8)

#define GPIO2PIN(gpio) 		((gpio) & (GPIOPADPINS - 1))
#define GPIO2PAD(gpio)		(((gpio) >> 8) & 0xFF)
#define GPIO2CONTROLLER(gpio)	(((gpio) >> 24) & 0xFF)

#define DATA_0		    (0 << 0)
#define DATA_1		    (1 << 0)

#define CFG_GP_IN	    (0 << 1)
#define CFG_GP_OUT	    (1 << 1)
#define CFG_INT_LVL_HI	(2 << 1)
#define CFG_INT_LVL_LO	(3 << 1)
#define CFG_INT_EDG_RIS	(4 << 1)
#define CFG_INT_EDG_FAL	(5 << 1)
#define CFG_INT_EDG_ANY	(6 << 1)
#define CFG_DISABLE	    (7 << 1)
#define CFG_MASK	    (7 << 1)

#define FUNC_SHIFT      (5)
#define FUNC_GPIO	    (0 << FUNC_SHIFT)
#define FUNC_ALT0	    (1 << FUNC_SHIFT)
#define FUNC_ALT1	    (2 << FUNC_SHIFT)
#define FUNC_ALT2	    (3 << FUNC_SHIFT)
#define FUNC_MASK	    (3 << FUNC_SHIFT)

#define PULL_NONE	    (0 << 7)
#define PULL_UP		    (3 << 7)
#define PULL_UP_STRONG  (2 << 7)
#define PULL_DOWN	    (1 << 7)
#define PULL_MASK	    (3 << 7)

#define INPUT_ENABLE	(1 << 9)

#define INPUT_CMOS	    (0 << 14)
#define INPUT_SCHMITT	(1 << 14)

#define INTR_GRP_SHIFT  (16)
#define INTR_GRP_SEL0	(0 << INTR_GRP_SHIFT)
#define INTR_GRP_SEL1	(1 << INTR_GRP_SHIFT)
#define INTR_GRP_SEL2	(2 << INTR_GRP_SHIFT)
#define INTR_GRP_SEL3	(3 << INTR_GRP_SHIFT)
#define INTR_GRP_SEL4	(4 << INTR_GRP_SHIFT)
#define INTR_GRP_SEL5	(5 << INTR_GRP_SHIFT)
#define INTR_GRP_SEL6	(6 << INTR_GRP_SHIFT)
#define INT_MASKED	    (7 << INTR_GRP_SHIFT)

#define CFG_DISABLED	(               FUNC_GPIO | CFG_DISABLE |          INT_MASKED)
#define CFG_IN		    (INPUT_ENABLE | FUNC_GPIO | CFG_GP_IN   |          INT_MASKED)
#define CFG_OUT		    (INPUT_ENABLE | FUNC_GPIO | CFG_GP_OUT  | 	       INT_MASKED)
#define CFG_OUT_0	    (INPUT_ENABLE | FUNC_GPIO | CFG_GP_OUT  | DATA_0 | INT_MASKED)
#define CFG_OUT_1	    (INPUT_ENABLE | FUNC_GPIO | CFG_GP_OUT  | DATA_1 | INT_MASKED)
#define CFG_FUNC0	    (INPUT_ENABLE | FUNC_ALT0 |                        INT_MASKED)
#define CFG_FUNC1	    (INPUT_ENABLE | FUNC_ALT1 |                        INT_MASKED)
#define CFG_FUNC2	    (INPUT_ENABLE | FUNC_ALT2 |                        INT_MASKED)

static void apple_gpio_update_pincfg(AppleGPIOState *s, int pin, uint32_t value) {
    if (value & FUNC_MASK) {
        // TODO: Is this how FUNC_ALT0 supposed to behave?
        switch (value & FUNC_MASK) {
            case FUNC_ALT0:
                qemu_set_irq(s->out[pin], 1);
                break;
            default:
                qemu_log_mask(LOG_UNIMP, "%s: set pin %u to unknown func %u", __func__, pin, value & FUNC_MASK);
                break;
        }
    } else {
        if ((value & CFG_MASK) == CFG_GP_OUT) {
            qemu_set_irq(s->out[pin], value & DATA_1);
        } else {
            qemu_set_irq(s->out[pin], 1);
        }
    }
    s->gpio_cfg[pin] = value;
}


static void apple_gpio_set(void *opaque, int pin, int level)
{
    AppleGPIOState *s = APPLE_GPIO(opaque);
    if(pin >= s->npins) {
        return;
    }
    level = level != 0;
    if (level) {
        set_bit(pin, (unsigned long*)s->in);
    } else {
        clear_bit(pin, (unsigned long*)s->in);
    }
    int grp = pin >> 5;
    if ((s->gpio_cfg[pin] & INT_MASKED) != INT_MASKED) {
        int irqgrp = (s->gpio_cfg[pin] & INT_MASKED) >> INTR_GRP_SHIFT;
        switch (s->gpio_cfg[pin] & CFG_MASK) {
            case CFG_GP_IN:
            case CFG_GP_OUT:
                break;
            case CFG_INT_LVL_HI:
                if (level) {
                    set_bit(pin, (unsigned long*)s->int_cfg[irqgrp]);
                }
                break;
            case CFG_INT_LVL_LO:
                if (!level) {
                    set_bit(pin, (unsigned long*)s->int_cfg[irqgrp]);
                }
                break;
            case CFG_INT_EDG_RIS:
                if (test_bit(pin, (unsigned long*)s->old_in) == 0 && level) {
                    set_bit(pin, (unsigned long*)s->int_cfg[irqgrp]);
                }
                break;
            case CFG_INT_EDG_FAL:
                if (test_bit(pin, (unsigned long*)s->old_in) && !level) {
                    set_bit(pin, (unsigned long*)s->int_cfg[irqgrp]);
                }
                break;
            case CFG_INT_EDG_ANY:
                if (test_bit(pin, (unsigned long*)s->old_in) != level) {
                    set_bit(pin, (unsigned long*)s->int_cfg[irqgrp]);
                }
                break;
            
        }
        s->old_in[grp] = s->in[grp];
        qemu_set_irq(s->irqs[irqgrp], find_first_bit((unsigned long*)s->int_cfg[irqgrp], s->npins) != s->npins);
    }
    
}
static void apple_gpio_realize(DeviceState *dev, Error **errp)
{
    AppleGPIOState *s = APPLE_GPIO(dev);
    s->gpio_cfg = g_new0(uint32_t, s->npins);
    s->int_cfg = g_new0(uint32_t*, s->nirqgrps);
    for(int i = 0; i < s->nirqgrps; i++){
        s->int_cfg[i] = g_new0(uint32_t, s->npins);
    }
    s->old_in = g_new0(uint32_t, (s->npins + 31) >> 5); //ceil(npins / 32);
    s->in = g_new0(uint32_t, (s->npins + 31) >> 5); //ceil(npins / 32);
}
static void apple_gpio_reset(DeviceState *dev)
{
    AppleGPIOState *s = APPLE_GPIO(dev);
    for(int i = 0; i < s->npins; i++) {
        s->gpio_cfg[i] = CFG_DISABLED;
    }
    for(int i = 0; i < s->nirqgrps; i++) {
        memset(s->int_cfg[i], 0, 4 * s->npins);
    }
    memset(s->old_in, 0, 4 * ((s->npins + 31) >> 5));
    memset(s->in, 0, 4 * ((s->npins + 31) >> 5));
}
static void apple_gpio_cfg_write(AppleGPIOState *s, unsigned int pin, hwaddr addr, uint32_t value) {
    if (pin >= s->npins){
        qemu_log_mask(LOG_GUEST_ERROR,
                      "%s: Bad offset 0x%" HWADDR_PRIx "\n", __func__, addr);
        return;
    }
    apple_gpio_update_pincfg(s, pin, value);
}
static uint32_t apple_gpio_cfg_read(AppleGPIOState *s, unsigned int pin, hwaddr addr) {
    if (pin >= s->npins){
        qemu_log_mask(LOG_GUEST_ERROR,
                      "%s: Bad offset 0x%" HWADDR_PRIx "\n", __func__, addr);
        return 0;
    }
    uint32_t val = s->gpio_cfg[pin];

    if ((val & CFG_MASK) == CFG_GP_IN) {
        //input mode
        val &= ~DATA_1;
        val |= test_bit(pin, (unsigned long*)&s->in);
    }
    return val;
}
static void apple_gpio_int_write(AppleGPIOState *s, unsigned int group, hwaddr addr, uint32_t value) {
    if (group >= s->nirqgrps){
        qemu_log_mask(LOG_GUEST_ERROR,
                      "%s: Bad offset 0x%" HWADDR_PRIx "\n", __func__, addr);
        return;
    }
    
    int offset = addr - rGPIOINT(group, 0);
    s->int_cfg[group][offset >> 2] = value;

    if(find_first_bit((unsigned long*)s->int_cfg[group], s->npins) == s->npins) {
        qemu_irq_lower(s->irqs[group]);
    }
}
static uint32_t apple_gpio_int_read(AppleGPIOState *s, unsigned int group, hwaddr addr) {
    if (group >= s->nirqgrps){
        qemu_log_mask(LOG_GUEST_ERROR,
                      "%s: Bad offset 0x%" HWADDR_PRIx "\n", __func__, addr);
        return 0;
    }
    int offset = addr - rGPIOINT(group, 0);
    return s->int_cfg[group][offset >> 2];
}
static void apple_gpio_reg_write(void *opaque,
                  hwaddr addr,
                  uint64_t data,
                  unsigned size){
    AppleGPIOState *s = APPLE_GPIO(opaque);
    switch(addr) {
        case rGPIOCFG(0) ... rGPIOCFG(GPIO_MAX_PIN_NR - 1):
            if (data & FUNC_MASK) {
                qemu_log_mask(LOG_UNIMP,
                                "%s: alternate function " TARGET_FMT_plx " is unsupported\n", __func__, ((data & FUNC_MASK) >> FUNC_SHIFT) - 1);
            }
            return apple_gpio_cfg_write(s, (addr - rGPIOCFG(0)) >> 2, addr, data);
            break;
        case rGPIOINT(0, 0) ... rGPIOINT(GPIO_MAX_INT_GRP_NR, GPIO_MAX_PIN_NR - 1):
            return apple_gpio_int_write(s, (addr - rGPIOINT(0, 0)) >> 6, addr, data);
            break;
        case rGPIO_NPL_IN_EN:
            qemu_log_mask(LOG_UNIMP, "%s: write to unsupported rGPIO_NPL_IN_EN: 0x" TARGET_FMT_plx "\n", __func__, data);
            s->npl = data;
            break;
        default:
            qemu_log_mask(LOG_GUEST_ERROR,
                      "%s: Bad offset 0x%" HWADDR_PRIx ": " TARGET_FMT_plx "\n", __func__, addr, data);
            break;
    }
}
static uint64_t apple_gpio_reg_read(void *opaque,
                     hwaddr addr,
                     unsigned size){
    AppleGPIOState *s = APPLE_GPIO(opaque);
    switch(addr) {
        case rGPIOCFG(0) ... rGPIOCFG(GPIO_MAX_PIN_NR - 1):
            return apple_gpio_cfg_read(s, (addr - rGPIOCFG(0)) >> 2, addr);
            break;
        case rGPIOINT(0, 0) ... rGPIOINT(GPIO_MAX_INT_GRP_NR, GPIO_MAX_PIN_NR - 1):
            return apple_gpio_int_read(s, (addr - rGPIOINT(0, 0)) >> 6, addr);
            break;
        case rGPIO_NPL_IN_EN:
            return s->npl;
            break;
        default:
            qemu_log_mask(LOG_GUEST_ERROR,
                      "%s: Bad offset 0x%" HWADDR_PRIx "\n", __func__, addr);
    }
    return 0;
}
static const MemoryRegionOps gpio_reg_ops = {
    .write = apple_gpio_reg_write,
    .read = apple_gpio_reg_read,
    .valid.max_access_size = 4,
    .valid.min_access_size = 4,
    .valid.unaligned = false,
};

DeviceState *apple_gpio_create(DTBNode *node){
    DeviceState *dev;
    SysBusDevice *sbd;
    AppleGPIOState *s;

    dev = qdev_new(TYPE_APPLE_GPIO);
    sbd = SYS_BUS_DEVICE(dev);
    s = APPLE_GPIO(dev);

    s->iomem = g_new(MemoryRegion, 1);
    DTBProp *prop = get_dtb_prop(node, "reg");
    uint64_t mmio_size = ((hwaddr*)prop->value)[1];
    prop = get_dtb_prop(node, "name");
    memory_region_init_io(s->iomem, OBJECT(dev), &gpio_reg_ops, s, (const char*)prop->value, mmio_size);
    sysbus_init_mmio(sbd, s->iomem);

    prop = get_dtb_prop(node, "#gpio-pins");
    s->npins = *(uint32_t*)prop->value;
    assert(s->npins < GPIO_MAX_PIN_NR);
    qdev_init_gpio_in(dev, apple_gpio_set, s->npins);
    s->out = g_new(qemu_irq, s->npins);
    qdev_init_gpio_out(dev, s->out, s->npins);

    prop = get_dtb_prop(node, "#gpio-int-groups");
    s->nirqgrps = *(uint32_t*)prop->value;
    s->irqs = g_new(qemu_irq, s->nirqgrps);
    for(int i = 0; i < s->nirqgrps; i++){
        sysbus_init_irq(sbd, &s->irqs[i]);
    }
    prop = get_dtb_prop(node, "AAPL,phandle");
    assert(prop);
    s->phandle = *(uint32_t*)prop->value;
    return dev;
}

static void apple_gpio_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    dc->realize = apple_gpio_realize;
    dc->reset = apple_gpio_reset;
    dc->desc = "Apple General Purpose Input/Output";
}

static const TypeInfo apple_gpio_info = {
    .name = TYPE_APPLE_GPIO,
    .parent = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(AppleGPIOState),
    .class_init = apple_gpio_class_init,
};

static void apple_gpio_register_types(void)
{
    type_register_static(&apple_gpio_info);
}

type_init(apple_gpio_register_types);