# ğŸš€ RISC-V Reference SoC Tapeout Program â€“ VSD  

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)  
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)  
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)  
![India](https://img.shields.io/badge/Made%20in-India-FF9933?style=for-the-badge&logo=india)  

</div>

---

> ğŸ¯ *"Designing silicon from scratch â€“ RTL â GDSII using open-source tools.  
Part of Indiaâ€™s largest collaborative RISC-V tapeout initiative, empowering **3500+ engineers** to build the future of semiconductors."*  

---

## ğŸ“… Week 0 â€” Setup & Tools  

| ğŸ“ Task | ğŸ“– Description | âœ… Status |
|--------|----------------|-----------|
| [**Task 0**](Week0/Task0/README.md) | ğŸ”§ Installed **Iverilog**, **Yosys**, **GTKWave** | âœ”ï¸ Done |

<details>
<summary>âœ¨ Key Learnings</summary>

- Installed & verified essential **open-source EDA tools**.  
- Built a working environment for **RTL design + synthesis**.  
- System is ready for **RTL â†’ GDSII experiments**.  

</details>

---

## ğŸ§­ Weekly Progress Tracker  

| Week | Status |
|------|---------|
| ![Week0](https://img.shields.io/badge/Week%200-âœ…%20Tools%20Setup-success?style=for-the-badge) | Completed |
| ![Week1](https://img.shields.io/badge/Week%201-ğŸ”œ%20Coming%20Soon-lightgrey?style=for-the-badge) | Pending |
| ![Week2](https://img.shields.io/badge/Week%202-ğŸ“–%20Upcoming-lightgrey?style=for-the-badge) | Pending |

---

## ğŸŒŸ Acknowledgments  

ğŸ™ Huge thanks to [**Kunal Ghosh**](https://github.com/kunalg123) and Team [**VLSI System Design (VSD)**](https://vsdiat.vlsisystemdesign.com/)  
for enabling this **RISC-V SoC Tapeout Program**.  

Special appreciation to:  
- **RISC-V International** ğŸ–¥ï¸  
- **India Semiconductor Mission (ISM)** ğŸ‡®ğŸ‡³  
- **VLSI Society of India (VSI)** âš¡  
- [**Efabless**](https://github.com/efabless) ğŸ­  

---

## ğŸ”— Useful Links  

- ğŸŒ [VSD Official Website](https://vsdiat.vlsisystemdesign.com/)  
- ğŸ›ï¸ [RISC-V International](https://riscv.org/)  
- ğŸ§© [Efabless Platform](https://efabless.com/)  

---

<div align="center">

â­ *Follow my journey as I go from RTL â†’ GDSII â†’ Silicon!* â­  

</div>
