{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562616784093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562616784094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 00:13:03 2019 " "Processing started: Tue Jul  9 00:13:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562616784094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616784094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616784095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562616784402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562616784402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562616799945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616799945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramm " "Found entity 1: ramm" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562616799946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616799946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_cpu " "Elaborating entity \"riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562616800007 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(84) " "Verilog HDL Case Statement warning at riscv_cpu.v(84): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562616800039 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(88) " "Verilog HDL Case Statement warning at riscv_cpu.v(88): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 88 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562616800039 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(92) " "Verilog HDL Case Statement warning at riscv_cpu.v(92): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 92 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562616800039 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(93) " "Verilog HDL Case Statement warning at riscv_cpu.v(93): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 93 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562616800039 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(94) " "Verilog HDL Case Statement warning at riscv_cpu.v(94): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 94 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562616800040 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(82) " "Verilog HDL Case Statement warning at riscv_cpu.v(82): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562616800040 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(200) " "Verilog HDL Case Statement warning at riscv_cpu.v(200): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 200 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562616800042 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 riscv_cpu.v(232) " "Verilog HDL assignment warning at riscv_cpu.v(232): truncated value with size 20 to match size of target (12)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562616800043 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 riscv_cpu.v(244) " "Verilog HDL assignment warning at riscv_cpu.v(244): truncated value with size 20 to match size of target (12)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562616800043 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(266) " "Verilog HDL Case Statement warning at riscv_cpu.v(266): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 266 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562616800044 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(338) " "Verilog HDL Case Statement warning at riscv_cpu.v(338): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 338 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562616800045 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(442) " "Verilog HDL assignment warning at riscv_cpu.v(442): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562616800047 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(444) " "Verilog HDL assignment warning at riscv_cpu.v(444): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562616800047 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(446) " "Verilog HDL assignment warning at riscv_cpu.v(446): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562616800047 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(448) " "Verilog HDL assignment warning at riscv_cpu.v(448): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562616800047 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(450) " "Verilog HDL assignment warning at riscv_cpu.v(450): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562616800047 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(440) " "Verilog HDL Case Statement warning at riscv_cpu.v(440): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 440 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562616800047 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(465) " "Verilog HDL Case Statement warning at riscv_cpu.v(465): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 465 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562616800048 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(484) " "Verilog HDL Case Statement warning at riscv_cpu.v(484): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 484 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562616800050 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(115) " "Verilog HDL Case Statement warning at riscv_cpu.v(115): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562616800051 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"load\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800063 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "store riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"store\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800063 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_enable riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"wr_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800063 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "romline riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"romline\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800063 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800063 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func3 riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"func3\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800063 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm20 riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"imm20\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800063 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800063 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800067 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800067 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800067 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800067 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storeloadaddr riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"storeloadaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800067 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datwr riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"datwr\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562616800067 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledss riscv_cpu.v(8) " "Output port \"ledss\" at riscv_cpu.v(8) has no driver" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562616800076 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[0\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[0\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800081 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[1\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[1\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800082 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[2\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[2\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800082 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[3\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[3\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800082 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[4\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[4\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800082 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[5\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[5\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800082 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[6\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[6\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800082 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[7\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[7\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800082 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[8\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[8\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800082 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[9\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[9\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800082 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[10\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[10\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800083 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[11\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[11\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800083 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[12\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[12\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800083 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[13\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[13\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800083 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[14\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[14\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800083 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[15\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[15\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800083 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[16\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[16\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800083 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[17\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[17\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800084 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[18\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[18\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800084 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[19\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[19\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800084 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[20\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[20\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800084 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[21\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[21\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800084 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[22\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[22\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800084 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[23\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[23\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800084 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[24\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[24\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800084 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[25\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[25\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800084 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[26\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[26\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[27\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[27\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[28\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[28\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[29\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[29\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[30\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[30\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[31\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[31\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[0\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[0\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[1\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[1\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[2\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[2\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[3\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[3\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800085 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[4\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[4\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800086 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[5\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[5\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800086 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[6\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[6\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800086 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[7\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[7\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800086 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[8\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[8\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800086 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[9\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[9\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800086 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[10\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[10\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800086 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[11\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[11\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800086 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[12\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[12\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800086 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[13\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[13\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[14\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[14\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[15\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[15\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[16\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[16\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[17\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[17\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[18\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[18\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[19\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[19\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[20\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[20\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[21\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[21\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[22\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[22\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[23\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[23\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800087 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[24\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[24\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800088 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[25\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[25\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800088 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[26\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[26\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800088 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[27\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[27\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800088 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[28\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[28\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800088 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[29\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[29\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800088 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[30\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[30\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800088 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[31\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[31\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800088 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] riscv_cpu.v(101) " "Inferred latch for \"pc\[0\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800088 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] riscv_cpu.v(101) " "Inferred latch for \"pc\[1\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800089 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] riscv_cpu.v(101) " "Inferred latch for \"pc\[2\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800089 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] riscv_cpu.v(101) " "Inferred latch for \"pc\[3\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800089 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] riscv_cpu.v(101) " "Inferred latch for \"pc\[4\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800089 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] riscv_cpu.v(101) " "Inferred latch for \"pc\[5\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800090 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] riscv_cpu.v(101) " "Inferred latch for \"pc\[6\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800090 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] riscv_cpu.v(101) " "Inferred latch for \"pc\[7\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800090 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] riscv_cpu.v(101) " "Inferred latch for \"pc\[8\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800090 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] riscv_cpu.v(101) " "Inferred latch for \"pc\[9\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800091 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] riscv_cpu.v(101) " "Inferred latch for \"pc\[10\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800091 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] riscv_cpu.v(101) " "Inferred latch for \"pc\[11\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800091 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] riscv_cpu.v(101) " "Inferred latch for \"pc\[12\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800091 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] riscv_cpu.v(101) " "Inferred latch for \"pc\[13\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800092 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] riscv_cpu.v(101) " "Inferred latch for \"pc\[14\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800092 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] riscv_cpu.v(101) " "Inferred latch for \"pc\[15\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800092 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[16\] riscv_cpu.v(101) " "Inferred latch for \"pc\[16\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800092 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[17\] riscv_cpu.v(101) " "Inferred latch for \"pc\[17\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800093 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[18\] riscv_cpu.v(101) " "Inferred latch for \"pc\[18\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800093 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[19\] riscv_cpu.v(101) " "Inferred latch for \"pc\[19\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800093 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[20\] riscv_cpu.v(101) " "Inferred latch for \"pc\[20\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800093 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[21\] riscv_cpu.v(101) " "Inferred latch for \"pc\[21\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800093 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[22\] riscv_cpu.v(101) " "Inferred latch for \"pc\[22\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800094 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[23\] riscv_cpu.v(101) " "Inferred latch for \"pc\[23\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800094 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[24\] riscv_cpu.v(101) " "Inferred latch for \"pc\[24\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800094 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[25\] riscv_cpu.v(101) " "Inferred latch for \"pc\[25\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800094 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[26\] riscv_cpu.v(101) " "Inferred latch for \"pc\[26\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800095 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[27\] riscv_cpu.v(101) " "Inferred latch for \"pc\[27\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800095 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[28\] riscv_cpu.v(101) " "Inferred latch for \"pc\[28\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800095 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[29\] riscv_cpu.v(101) " "Inferred latch for \"pc\[29\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800095 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[30\] riscv_cpu.v(101) " "Inferred latch for \"pc\[30\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800096 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[31\] riscv_cpu.v(101) " "Inferred latch for \"pc\[31\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800096 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_enable riscv_cpu.v(101) " "Inferred latch for \"wr_enable\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800096 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store riscv_cpu.v(101) " "Inferred latch for \"store\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800096 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load riscv_cpu.v(101) " "Inferred latch for \"load\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800096 "|riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramm ramm:ram " "Elaborating entity \"ramm\" for hierarchy \"ramm:ram\"" {  } { { "riscv_cpu.v" "ram" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562616800198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramm:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramm.v" "altsyncram_component" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562616800246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramm:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562616800247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramm:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramm:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12000 " "Parameter \"numwords_a\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562616800247 ""}  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562616800247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ech1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ech1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ech1 " "Found entity 1: altsyncram_ech1" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562616800307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ech1 ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated " "Elaborating entity \"altsyncram_ech1\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562616800308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562616800352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_ech1.tdf" "decode3" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562616800352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562616800398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_ech1.tdf" "rden_decode" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562616800398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562616800443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616800443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_ech1.tdf" "mux2" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562616800443 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a0 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a1 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a2 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a3 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a4 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a5 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a6 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a7 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a8 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a9 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a10 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a11 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a12 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a13 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a14 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a15 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a16 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a17 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a18 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a19 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a20 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a21 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a22 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a23 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a24 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a25 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a26 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a27 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a28 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a29 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a30 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a31 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a32 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a33 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a34 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a35 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a36 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a37 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a38 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a39 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1023 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a40 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a41 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a42 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a43 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a44 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1148 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a45 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1173 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a46 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a47 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a48 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a49 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a50 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a51 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a52 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a53 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a54 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1398 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a55 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a56 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a57 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a58 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a59 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a60 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1548 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a61 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1573 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a62 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a63 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616800567 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562616800567 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562616800567 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1562616800977 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[0\] GND " "Pin \"ledss\[0\]\" is stuck at GND" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562616800999 "|riscv_cpu|ledss[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[1\] GND " "Pin \"ledss\[1\]\" is stuck at GND" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562616800999 "|riscv_cpu|ledss[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[2\] GND " "Pin \"ledss\[2\]\" is stuck at GND" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562616800999 "|riscv_cpu|ledss[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[3\] GND " "Pin \"ledss\[3\]\" is stuck at GND" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562616800999 "|riscv_cpu|ledss[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562616800999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562616801002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562616801114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562616801114 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616801147 "|riscv_cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562616801147 "|riscv_cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562616801147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562616801147 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562616801147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562616801147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "936 " "Peak virtual memory: 936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562616801162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 00:13:21 2019 " "Processing ended: Tue Jul  9 00:13:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562616801162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562616801162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562616801162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562616801162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1562616802159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562616802160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 00:13:21 2019 " "Processing started: Tue Jul  9 00:13:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562616802160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562616802160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562616802160 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562616802222 ""}
{ "Info" "0" "" "Project  = riscv_cpu" {  } {  } 0 0 "Project  = riscv_cpu" 0 0 "Fitter" 0 0 1562616802223 ""}
{ "Info" "0" "" "Revision = riscv_cpu" {  } {  } 0 0 "Revision = riscv_cpu" 0 0 "Fitter" 0 0 1562616802223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562616802293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562616802293 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscv_cpu EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"riscv_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562616802297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562616802378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562616802378 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562616802512 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562616802517 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562616802581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562616802581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562616802581 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562616802581 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562616802585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562616802585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562616802585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562616802585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562616802585 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562616802585 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562616802587 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "No exact pin location assignment(s) for 6 pins of 6 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1562616802918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscv_cpu.sdc " "Synopsys Design Constraints File file not found: 'riscv_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562616803022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562616803023 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1562616803023 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1562616803023 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562616803024 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1562616803024 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562616803025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562616803028 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562616803028 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562616803028 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562616803029 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562616803029 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562616803029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562616803029 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562616803030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562616803030 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1562616803030 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562616803030 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 2 4 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 2 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1562616803031 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1562616803031 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562616803031 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562616803032 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562616803032 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562616803032 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562616803032 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562616803032 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562616803032 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562616803032 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562616803032 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1562616803032 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562616803032 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562616803038 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1562616803042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562616803616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562616803636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562616803650 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562616803736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562616803736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562616803927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562616804405 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562616804405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562616804428 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1562616804428 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562616804428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562616804429 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1562616804550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562616804555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562616804716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562616804716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562616804892 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562616805295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/home/fpgaworkspace/riscv_cpu/output_files/riscv_cpu.fit.smsg " "Generated suppressed messages file /home/home/fpgaworkspace/riscv_cpu/output_files/riscv_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562616805617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1198 " "Peak virtual memory: 1198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562616805870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 00:13:25 2019 " "Processing ended: Tue Jul  9 00:13:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562616805870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562616805870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562616805870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562616805870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562616806885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562616806887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 00:13:26 2019 " "Processing started: Tue Jul  9 00:13:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562616806887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562616806887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562616806887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1562616807118 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562616807462 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562616807480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562616807577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 00:13:27 2019 " "Processing ended: Tue Jul  9 00:13:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562616807577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562616807577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562616807577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562616807577 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562616807750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562616808533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562616808533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 00:13:28 2019 " "Processing started: Tue Jul  9 00:13:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562616808533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1562616808533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta riscv_cpu -c riscv_cpu " "Command: quartus_sta riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1562616808533 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1562616808596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1562616808682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1562616808682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562616808762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562616808762 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscv_cpu.sdc " "Synopsys Design Constraints File file not found: 'riscv_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1562616808956 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1562616808957 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1562616808957 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1562616808957 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1562616808958 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1562616808958 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1562616808959 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1562616808961 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1562616808962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616808963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616808966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616808967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616808967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616808968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616808968 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562616808971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1562616808998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1562616809215 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1562616809265 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1562616809265 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1562616809266 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1562616809266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809270 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562616809273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1562616809387 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1562616809388 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1562616809388 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1562616809388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562616809392 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562616809758 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562616809758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562616809773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 00:13:29 2019 " "Processing ended: Tue Jul  9 00:13:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562616809773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562616809773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562616809773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1562616809773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1562616810768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562616810769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 00:13:30 2019 " "Processing started: Tue Jul  9 00:13:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562616810769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562616810769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562616810770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1562616811055 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_cpu.vo /home/home/fpgaworkspace/riscv_cpu/simulation/modelsim/ simulation " "Generated file riscv_cpu.vo in folder \"/home/home/fpgaworkspace/riscv_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562616811108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1021 " "Peak virtual memory: 1021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562616811122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 00:13:31 2019 " "Processing ended: Tue Jul  9 00:13:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562616811122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562616811122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562616811122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562616811122 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus Prime Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562616811259 ""}
