--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    5.913(R)|    0.607(R)|clk_IBUFG         |   0.000|
HALL11      |    3.306(R)|    0.466(R)|clk_IBUFG         |   0.000|
HALL12      |    6.856(R)|   -1.617(R)|clk_IBUFG         |   0.000|
HALL13      |    4.501(R)|   -0.382(R)|clk_IBUFG         |   0.000|
HALL14      |    5.890(R)|   -1.346(R)|clk_IBUFG         |   0.000|
HALL21      |    2.903(R)|    0.488(R)|clk_IBUFG         |   0.000|
HALL22      |    6.318(R)|   -1.104(R)|clk_IBUFG         |   0.000|
HALL23      |    4.585(R)|    0.507(R)|clk_IBUFG         |   0.000|
HALL24      |    5.512(R)|   -1.338(R)|clk_IBUFG         |   0.000|
HALL31      |    4.125(R)|    0.283(R)|clk_IBUFG         |   0.000|
HALL32      |    8.032(R)|   -1.551(R)|clk_IBUFG         |   0.000|
HALL33      |    4.558(R)|    0.044(R)|clk_IBUFG         |   0.000|
HALL34      |    5.455(R)|   -1.349(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<0>|    3.515(R)|   -0.058(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<1>|    3.916(R)|   -0.441(R)|clk_IBUFG         |   0.000|
PARITY_IN   |    4.579(R)|   -1.060(R)|clk_IBUFG         |   0.000|
RPM_IN<0>   |    5.282(R)|    0.443(R)|clk_IBUFG         |   0.000|
RPM_IN<1>   |    4.987(R)|    0.664(R)|clk_IBUFG         |   0.000|
RPM_IN<2>   |    4.989(R)|    0.794(R)|clk_IBUFG         |   0.000|
RPM_IN<3>   |    4.435(R)|    1.178(R)|clk_IBUFG         |   0.000|
RPM_IN<4>   |    4.406(R)|    0.869(R)|clk_IBUFG         |   0.000|
RPM_IN<5>   |    4.238(R)|    1.236(R)|clk_IBUFG         |   0.000|
RPM_IN<6>   |    3.911(R)|    1.156(R)|clk_IBUFG         |   0.000|
RPM_IN<7>   |    3.751(R)|    0.928(R)|clk_IBUFG         |   0.000|
TXE         |    4.489(R)|   -0.836(R)|clk_IBUFG         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |    9.407(R)|clk_IBUFG         |   0.000|
DATA_USB<1> |    9.245(R)|clk_IBUFG         |   0.000|
DATA_USB<2> |    9.380(R)|clk_IBUFG         |   0.000|
DATA_USB<3> |   10.049(R)|clk_IBUFG         |   0.000|
DATA_USB<4> |    9.208(R)|clk_IBUFG         |   0.000|
DATA_USB<5> |   10.439(R)|clk_IBUFG         |   0.000|
DATA_USB<6> |    9.982(R)|clk_IBUFG         |   0.000|
DATA_USB<7> |   10.377(R)|clk_IBUFG         |   0.000|
M1n1        |   14.073(R)|clk_IBUFG         |   0.000|
M1n2        |   16.434(R)|clk_IBUFG         |   0.000|
M1n3        |   18.622(R)|clk_IBUFG         |   0.000|
M1n4        |   15.170(R)|clk_IBUFG         |   0.000|
M1p1        |   12.938(R)|clk_IBUFG         |   0.000|
M1p2        |   14.112(R)|clk_IBUFG         |   0.000|
M1p3        |   15.323(R)|clk_IBUFG         |   0.000|
M1p4        |   14.889(R)|clk_IBUFG         |   0.000|
M2n1        |   13.478(R)|clk_IBUFG         |   0.000|
M2n2        |   16.216(R)|clk_IBUFG         |   0.000|
M2n3        |   16.741(R)|clk_IBUFG         |   0.000|
M2n4        |   15.248(R)|clk_IBUFG         |   0.000|
M2p1        |   13.136(R)|clk_IBUFG         |   0.000|
M2p2        |   16.112(R)|clk_IBUFG         |   0.000|
M2p3        |   16.150(R)|clk_IBUFG         |   0.000|
M2p4        |   15.069(R)|clk_IBUFG         |   0.000|
M3n1        |   13.075(R)|clk_IBUFG         |   0.000|
M3n2        |   15.805(R)|clk_IBUFG         |   0.000|
M3n3        |   16.228(R)|clk_IBUFG         |   0.000|
M3n4        |   14.922(R)|clk_IBUFG         |   0.000|
M3p1        |   12.827(R)|clk_IBUFG         |   0.000|
M3p2        |   16.521(R)|clk_IBUFG         |   0.000|
M3p3        |   14.408(R)|clk_IBUFG         |   0.000|
M3p4        |   15.049(R)|clk_IBUFG         |   0.000|
USB_WR      |   10.829(R)|clk_IBUFG         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    5.068|    5.068|
TEST_KEY<1>    |         |         |    4.659|    4.659|
TEST_KEY<2>    |         |         |    7.014|    7.014|
TEST_KEY<3>    |         |         |    7.690|    7.690|
clk            |         |         |    6.264|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    5.332|    5.332|
TEST_KEY<1>    |         |         |    4.923|    4.923|
TEST_KEY<2>    |         |         |    7.278|    7.278|
TEST_KEY<3>    |         |         |    7.954|    7.954|
clk            |         |         |    6.264|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    3.337|    3.337|
TEST_KEY<1>    |         |         |    2.928|    2.928|
TEST_KEY<2>    |         |         |    5.283|    5.283|
TEST_KEY<3>    |         |         |    5.959|    5.959|
clk            |         |         |    6.264|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    3.324|    3.324|
TEST_KEY<1>    |         |         |    2.915|    2.915|
TEST_KEY<2>    |         |         |    5.270|    5.270|
TEST_KEY<3>    |         |         |    5.946|    5.946|
clk            |         |         |    6.264|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |   10.582|         |         |
TEST_KEY<1>    |         |   10.582|         |         |
TEST_KEY<2>    |         |   10.582|         |         |
TEST_KEY<3>    |         |   10.582|         |         |
clk            |   27.347|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
HALL11         |LED<1>         |   10.070|
HALL11         |M1n1           |    8.737|
HALL11         |M1p1           |    8.206|
HALL11         |M3n1           |    9.017|
HALL11         |M3p1           |    8.250|
HALL12         |M1n2           |   13.327|
HALL12         |M1p2           |   12.909|
HALL12         |M3n2           |   12.179|
HALL12         |M3p2           |   13.012|
HALL13         |M1n3           |    9.812|
HALL13         |M1p3           |   11.336|
HALL13         |M3n3           |    8.161|
HALL13         |M3p3           |    9.775|
HALL14         |M1n4           |   11.150|
HALL14         |M1p4           |   11.275|
HALL14         |M3n4           |   10.344|
HALL14         |M3p4           |   10.973|
HALL21         |LED<2>         |   10.621|
HALL21         |M2n1           |    8.749|
HALL21         |M2p1           |    8.302|
HALL21         |M3n1           |    8.694|
HALL21         |M3p1           |    7.915|
HALL22         |M2n2           |    9.353|
HALL22         |M2p2           |    9.235|
HALL22         |M3n2           |   11.450|
HALL22         |M3p2           |   12.399|
HALL23         |M2n3           |    8.011|
HALL23         |M2p3           |    8.359|
HALL23         |M3n3           |    7.763|
HALL23         |M3p3           |    9.645|
HALL24         |M2n4           |   11.105|
HALL24         |M2p4           |    9.856|
HALL24         |M3n4           |   10.103|
HALL24         |M3p4           |    9.637|
HALL31         |LED<3>         |    9.631|
HALL31         |M1n1           |    8.921|
HALL31         |M1p1           |    8.589|
HALL31         |M2n1           |    9.052|
HALL31         |M2p1           |    8.319|
HALL32         |M1n2           |   13.528|
HALL32         |M1p2           |   13.079|
HALL32         |M2n2           |    9.960|
HALL32         |M2p2           |    9.884|
HALL33         |M1n3           |    9.916|
HALL33         |M1p3           |   11.253|
HALL33         |M2n3           |    7.838|
HALL33         |M2p3           |    8.530|
HALL34         |M1n4           |   10.307|
HALL34         |M1p4           |    9.698|
HALL34         |M2n4           |    9.979|
HALL34         |M2p4           |    9.393|
---------------+---------------+---------+


Analysis completed Wed Feb 18 17:14:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



