
testSTM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009af0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  08009c90  08009c90  0000ac90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a100  0800a100  0000c1f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a100  0800a100  0000b100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a108  0800a108  0000c1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a108  0800a108  0000b108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a10c  0800a10c  0000b10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800a110  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  200001f0  0800a300  0000c1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  0800a300  0000c508  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c02d  00000000  00000000  0000c220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c52  00000000  00000000  0001824d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  00019ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000087a  00000000  00000000  0001a950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015aaa  00000000  00000000  0001b1ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000da7b  00000000  00000000  00030c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a0fa  00000000  00000000  0003e6ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c87e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000410c  00000000  00000000  000c882c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000cc938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009c78 	.word	0x08009c78

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08009c78 	.word	0x08009c78

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <main>:
void GravityCorrection(Quaternion_t *q, float *lx, float *ly, float *lz, float ax, float ay, float az);
void KPredict(KState *k, float acc, float dt);
void KUpdate(KState *k, float m, float R);

/* --- Main Application --- */
int main(void) {
 8001030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001034:	b0a6      	sub	sp, #152	@ 0x98
 8001036:	af0c      	add	r7, sp, #48	@ 0x30
	HAL_Init();
 8001038:	f001 fd4e 	bl	8002ad8 <HAL_Init>
	SystemClock_Config();
 800103c:	f001 fa00 	bl	8002440 <SystemClock_Config>
	MX_GPIO_Init();
 8001040:	f001 fade 	bl	8002600 <MX_GPIO_Init>
	MX_I2C1_Init();
 8001044:	f001 fa5c 	bl	8002500 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8001048:	f001 fa84 	bl	8002554 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800104c:	f001 faa6 	bl	800259c <MX_USART2_UART_Init>

	// IMU Setup
	if (MPU6050_Init() != 0) {
 8001050:	f000 fef4 	bl	8001e3c <MPU6050_Init>
		// Error Handler (Optional: Add LED Blink here)
	}

	HAL_Delay(2000); // Wait for sensor to stabilize
 8001054:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001058:	f001 fdb0 	bl	8002bbc <HAL_Delay>
	MPU6050_Calibrate();
 800105c:	f000 ff38 	bl	8001ed0 <MPU6050_Calibrate>

	//baro update flag

	// Start Interrupts
	HAL_UART_Receive_IT(&huart1, &gps_rx_char, 1);
 8001060:	2201      	movs	r2, #1
 8001062:	49a0      	ldr	r1, [pc, #640]	@ (80012e4 <main+0x2b4>)
 8001064:	48a0      	ldr	r0, [pc, #640]	@ (80012e8 <main+0x2b8>)
 8001066:	f003 fe80 	bl	8004d6a <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart2, &baro_rx_byte, 1);
 800106a:	2201      	movs	r2, #1
 800106c:	499f      	ldr	r1, [pc, #636]	@ (80012ec <main+0x2bc>)
 800106e:	48a0      	ldr	r0, [pc, #640]	@ (80012f0 <main+0x2c0>)
 8001070:	f003 fe7b 	bl	8004d6a <HAL_UART_Receive_IT>

	uint32_t last_tick = HAL_GetTick();
 8001074:	f001 fd96 	bl	8002ba4 <HAL_GetTick>
 8001078:	6678      	str	r0, [r7, #100]	@ 0x64
	float f_ax, f_ay, f_az, f_gx, f_gy, f_gz;
	float lx, ly, lz;

	float dt=0.01;
 800107a:	4b9e      	ldr	r3, [pc, #632]	@ (80012f4 <main+0x2c4>)
 800107c:	663b      	str	r3, [r7, #96]	@ 0x60

	//kalman filter
	KState kZ = {0};
 800107e:	f107 0318 	add.w	r3, r7, #24
 8001082:	2220      	movs	r2, #32
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f006 fa2b 	bl	80074e2 <memset>
	kZ.pos = 0.0f; // Start at 0m
 800108c:	f04f 0300 	mov.w	r3, #0
 8001090:	61bb      	str	r3, [r7, #24]
	kZ.vel = 0.0f; // Start at 0m/s
 8001092:	f04f 0300 	mov.w	r3, #0
 8001096:	61fb      	str	r3, [r7, #28]

	// Initial Uncertainty
	kZ.P[0][0] = 1.0f; kZ.P[0][1] = 0.0f;
 8001098:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800109c:	623b      	str	r3, [r7, #32]
 800109e:	f04f 0300 	mov.w	r3, #0
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
	kZ.P[1][0] = 0.0f; kZ.P[1][1] = 1.0f;
 80010a4:	f04f 0300 	mov.w	r3, #0
 80010a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010aa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80010ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

	// Process Noise (Tuning Knobs)
	// Q[0] = Position Noise (small)
	// Q[1] = Velocity/Acc Noise (trust sensor less = higher number)
	kZ.Q[0] = 0.01f;
 80010b0:	4b90      	ldr	r3, [pc, #576]	@ (80012f4 <main+0x2c4>)
 80010b2:	633b      	str	r3, [r7, #48]	@ 0x30
	kZ.Q[1] = 0.1f;
 80010b4:	4b90      	ldr	r3, [pc, #576]	@ (80012f8 <main+0x2c8>)
 80010b6:	637b      	str	r3, [r7, #52]	@ 0x34


	while (1) {
		// 100Hz Loop (10ms)
		if (HAL_GetTick() - last_tick >= 10) {
 80010b8:	f001 fd74 	bl	8002ba4 <HAL_GetTick>
 80010bc:	4602      	mov	r2, r0
 80010be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b09      	cmp	r3, #9
 80010c4:	d9f8      	bls.n	80010b8 <main+0x88>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Heartbeat
 80010c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010ca:	488c      	ldr	r0, [pc, #560]	@ (80012fc <main+0x2cc>)
 80010cc:	f002 f8db 	bl	8003286 <HAL_GPIO_TogglePin>

			// 1. Process GPS
			if (gps_data_ready) {
 80010d0:	4b8b      	ldr	r3, [pc, #556]	@ (8001300 <main+0x2d0>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00c      	beq.n	80010f4 <main+0xc4>
				if (strstr(nmea_buffer, "GGA") != NULL) {
 80010da:	498a      	ldr	r1, [pc, #552]	@ (8001304 <main+0x2d4>)
 80010dc:	488a      	ldr	r0, [pc, #552]	@ (8001308 <main+0x2d8>)
 80010de:	f006 fa27 	bl	8007530 <strstr>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d002      	beq.n	80010ee <main+0xbe>
					Parse_GGA_Generic(nmea_buffer);
 80010e8:	4887      	ldr	r0, [pc, #540]	@ (8001308 <main+0x2d8>)
 80010ea:	f001 f93f 	bl	800236c <Parse_GGA_Generic>
				}
				gps_data_ready = 0;
 80010ee:	4b84      	ldr	r3, [pc, #528]	@ (8001300 <main+0x2d0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	701a      	strb	r2, [r3, #0]
			}

			// 2. Read IMU
			MPU6050_Read_AccelGyro();
 80010f4:	f001 f82c 	bl	8002150 <MPU6050_Read_AccelGyro>

			// 3. Normalize Data
			f_ax = vehicleState.AccX / MPU_ACCEL_SENS;
 80010f8:	4b84      	ldr	r3, [pc, #528]	@ (800130c <main+0x2dc>)
 80010fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001106:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8001310 <main+0x2e0>
 800110a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800110e:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
			f_ay = vehicleState.AccY / MPU_ACCEL_SENS;
 8001112:	4b7e      	ldr	r3, [pc, #504]	@ (800130c <main+0x2dc>)
 8001114:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001118:	ee07 3a90 	vmov	s15, r3
 800111c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001120:	eddf 6a7b 	vldr	s13, [pc, #492]	@ 8001310 <main+0x2e0>
 8001124:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001128:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
			f_az = vehicleState.AccZ / MPU_ACCEL_SENS;
 800112c:	4b77      	ldr	r3, [pc, #476]	@ (800130c <main+0x2dc>)
 800112e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800113a:	eddf 6a75 	vldr	s13, [pc, #468]	@ 8001310 <main+0x2e0>
 800113e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001142:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

			f_gx = (vehicleState.GyroX / MPU_GYRO_SENS) * DEG_TO_RAD;
 8001146:	4b71      	ldr	r3, [pc, #452]	@ (800130c <main+0x2dc>)
 8001148:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800114c:	ee07 3a90 	vmov	s15, r3
 8001150:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001154:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8001314 <main+0x2e4>
 8001158:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115c:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8001318 <main+0x2e8>
 8001160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001164:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
			f_gy = (vehicleState.GyroY / MPU_GYRO_SENS) * DEG_TO_RAD;
 8001168:	4b68      	ldr	r3, [pc, #416]	@ (800130c <main+0x2dc>)
 800116a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800116e:	ee07 3a90 	vmov	s15, r3
 8001172:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001176:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8001314 <main+0x2e4>
 800117a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800117e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001318 <main+0x2e8>
 8001182:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001186:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
			f_gz = (vehicleState.GyroZ / MPU_GYRO_SENS) * DEG_TO_RAD;
 800118a:	4b60      	ldr	r3, [pc, #384]	@ (800130c <main+0x2dc>)
 800118c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001190:	ee07 3a90 	vmov	s15, r3
 8001194:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001198:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8001314 <main+0x2e4>
 800119c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011a0:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001318 <main+0x2e8>
 80011a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a8:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

			// 4. Run MGDW Filter
			MadgwickUpdate(&rocketQ, f_ax, f_ay, f_az, f_gx, f_gy, f_gz);
 80011ac:	edd7 2a12 	vldr	s5, [r7, #72]	@ 0x48
 80011b0:	ed97 2a13 	vldr	s4, [r7, #76]	@ 0x4c
 80011b4:	edd7 1a14 	vldr	s3, [r7, #80]	@ 0x50
 80011b8:	ed97 1a15 	vldr	s2, [r7, #84]	@ 0x54
 80011bc:	edd7 0a16 	vldr	s1, [r7, #88]	@ 0x58
 80011c0:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 80011c4:	4855      	ldr	r0, [pc, #340]	@ (800131c <main+0x2ec>)
 80011c6:	f000 fa5d 	bl	8001684 <MadgwickUpdate>

			// 5. Calculate Linear Acceleration (Gravity Removed)
			GravityCorrection(&rocketQ, &lx, &ly, &lz, f_ax, f_ay, f_az);
 80011ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011ce:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80011d2:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80011d6:	ed97 1a15 	vldr	s2, [r7, #84]	@ 0x54
 80011da:	edd7 0a16 	vldr	s1, [r7, #88]	@ 0x58
 80011de:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 80011e2:	484e      	ldr	r0, [pc, #312]	@ (800131c <main+0x2ec>)
 80011e4:	f000 f9d8 	bl	8001598 <GravityCorrection>

			// 6. Run Kalman
			KPredict(&kZ, lz * 9.81f, dt);
 80011e8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80011ec:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001320 <main+0x2f0>
 80011f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f4:	f107 0318 	add.w	r3, r7, #24
 80011f8:	edd7 0a18 	vldr	s1, [r7, #96]	@ 0x60
 80011fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001200:	4618      	mov	r0, r3
 8001202:	f000 f895 	bl	8001330 <KPredict>

			if (baro_update) {
 8001206:	4b47      	ldr	r3, [pc, #284]	@ (8001324 <main+0x2f4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d021      	beq.n	8001252 <main+0x222>

				if (ground_alt==0.0f){
 800120e:	4b46      	ldr	r3, [pc, #280]	@ (8001328 <main+0x2f8>)
 8001210:	edd3 7a00 	vldr	s15, [r3]
 8001214:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121c:	d103      	bne.n	8001226 <main+0x1f6>
					ground_alt=vehicleState.BaroAlt;
 800121e:	4b3b      	ldr	r3, [pc, #236]	@ (800130c <main+0x2dc>)
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	4a41      	ldr	r2, [pc, #260]	@ (8001328 <main+0x2f8>)
 8001224:	6013      	str	r3, [r2, #0]
				}

				float altitude_agl = vehicleState.BaroAlt-ground_alt;
 8001226:	4b39      	ldr	r3, [pc, #228]	@ (800130c <main+0x2dc>)
 8001228:	ed93 7a07 	vldr	s14, [r3, #28]
 800122c:	4b3e      	ldr	r3, [pc, #248]	@ (8001328 <main+0x2f8>)
 800122e:	edd3 7a00 	vldr	s15, [r3]
 8001232:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001236:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

				KUpdate(&kZ, altitude_agl, 1.0f);
 800123a:	f107 0318 	add.w	r3, r7, #24
 800123e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001242:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8001246:	4618      	mov	r0, r3
 8001248:	f000 f91a 	bl	8001480 <KUpdate>
				baro_update=0;
 800124c:	4b35      	ldr	r3, [pc, #212]	@ (8001324 <main+0x2f4>)
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
			}

			printf("%0.4f,%0.4f,%0.4f,%0.4f,%0.4f,%0.4f,%0.4f\n",rocketQ.q0,rocketQ.q1,rocketQ.q2,rocketQ.q3,vehicleState.Latitude,vehicleState.Longitude,kZ.pos);
 8001252:	4b32      	ldr	r3, [pc, #200]	@ (800131c <main+0x2ec>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f97e 	bl	8000558 <__aeabi_f2d>
 800125c:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001260:	4b2e      	ldr	r3, [pc, #184]	@ (800131c <main+0x2ec>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff f977 	bl	8000558 <__aeabi_f2d>
 800126a:	4680      	mov	r8, r0
 800126c:	4689      	mov	r9, r1
 800126e:	4b2b      	ldr	r3, [pc, #172]	@ (800131c <main+0x2ec>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff f970 	bl	8000558 <__aeabi_f2d>
 8001278:	4682      	mov	sl, r0
 800127a:	468b      	mov	fp, r1
 800127c:	4b27      	ldr	r3, [pc, #156]	@ (800131c <main+0x2ec>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff f969 	bl	8000558 <__aeabi_f2d>
 8001286:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800128a:	4b20      	ldr	r3, [pc, #128]	@ (800130c <main+0x2dc>)
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff f962 	bl	8000558 <__aeabi_f2d>
 8001294:	e9c7 0100 	strd	r0, r1, [r7]
 8001298:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <main+0x2dc>)
 800129a:	691b      	ldr	r3, [r3, #16]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f95b 	bl	8000558 <__aeabi_f2d>
 80012a2:	4604      	mov	r4, r0
 80012a4:	460d      	mov	r5, r1
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f955 	bl	8000558 <__aeabi_f2d>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80012b6:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80012ba:	ed97 7b00 	vldr	d7, [r7]
 80012be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80012c2:	ed97 7b02 	vldr	d7, [r7, #8]
 80012c6:	ed8d 7b04 	vstr	d7, [sp, #16]
 80012ca:	e9cd ab02 	strd	sl, fp, [sp, #8]
 80012ce:	e9cd 8900 	strd	r8, r9, [sp]
 80012d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012d6:	4815      	ldr	r0, [pc, #84]	@ (800132c <main+0x2fc>)
 80012d8:	f006 f8ae 	bl	8007438 <iprintf>

			last_tick = HAL_GetTick();
 80012dc:	f001 fc62 	bl	8002ba4 <HAL_GetTick>
 80012e0:	6678      	str	r0, [r7, #100]	@ 0x64
		if (HAL_GetTick() - last_tick >= 10) {
 80012e2:	e6e9      	b.n	80010b8 <main+0x88>
 80012e4:	20000390 	.word	0x20000390
 80012e8:	20000280 	.word	0x20000280
 80012ec:	20000393 	.word	0x20000393
 80012f0:	200002c8 	.word	0x200002c8
 80012f4:	3c23d70a 	.word	0x3c23d70a
 80012f8:	3dcccccd 	.word	0x3dcccccd
 80012fc:	40020800 	.word	0x40020800
 8001300:	20000392 	.word	0x20000392
 8001304:	08009c90 	.word	0x08009c90
 8001308:	20000310 	.word	0x20000310
 800130c:	2000020c 	.word	0x2000020c
 8001310:	45000000 	.word	0x45000000
 8001314:	41833333 	.word	0x41833333
 8001318:	3c8efa35 	.word	0x3c8efa35
 800131c:	20000000 	.word	0x20000000
 8001320:	411cf5c3 	.word	0x411cf5c3
 8001324:	2000039c 	.word	0x2000039c
 8001328:	200003a0 	.word	0x200003a0
 800132c:	08009c94 	.word	0x08009c94

08001330 <KPredict>:
	}
}

/* --- Sensor Fusion Algorithms --- */

void KPredict(KState *k, float acc, float dt) {
 8001330:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001334:	b08a      	sub	sp, #40	@ 0x28
 8001336:	af00      	add	r7, sp, #0
 8001338:	60f8      	str	r0, [r7, #12]
 800133a:	ed87 0a02 	vstr	s0, [r7, #8]
 800133e:	edc7 0a01 	vstr	s1, [r7, #4]
	float dt2 = dt*dt;
 8001342:	edd7 7a01 	vldr	s15, [r7, #4]
 8001346:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800134a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	// 	state
	k->pos=k->pos+k->vel*dt+0.5*acc*dt2;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	ed93 7a00 	vldr	s14, [r3]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	edd3 6a01 	vldr	s13, [r3, #4]
 800135a:	edd7 7a01 	vldr	s15, [r7, #4]
 800135e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001366:	ee17 0a90 	vmov	r0, s15
 800136a:	f7ff f8f5 	bl	8000558 <__aeabi_f2d>
 800136e:	4604      	mov	r4, r0
 8001370:	460d      	mov	r5, r1
 8001372:	68b8      	ldr	r0, [r7, #8]
 8001374:	f7ff f8f0 	bl	8000558 <__aeabi_f2d>
 8001378:	f04f 0200 	mov.w	r2, #0
 800137c:	4b3f      	ldr	r3, [pc, #252]	@ (800147c <KPredict+0x14c>)
 800137e:	f7ff f943 	bl	8000608 <__aeabi_dmul>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	4690      	mov	r8, r2
 8001388:	4699      	mov	r9, r3
 800138a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800138c:	f7ff f8e4 	bl	8000558 <__aeabi_f2d>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	4640      	mov	r0, r8
 8001396:	4649      	mov	r1, r9
 8001398:	f7ff f936 	bl	8000608 <__aeabi_dmul>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	4620      	mov	r0, r4
 80013a2:	4629      	mov	r1, r5
 80013a4:	f7fe ff7a 	bl	800029c <__adddf3>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	4610      	mov	r0, r2
 80013ae:	4619      	mov	r1, r3
 80013b0:	f7ff fc22 	bl	8000bf8 <__aeabi_d2f>
 80013b4:	4602      	mov	r2, r0
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	601a      	str	r2, [r3, #0]
	k->vel=k->vel+acc*dt;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	ed93 7a01 	vldr	s14, [r3, #4]
 80013c0:	edd7 6a02 	vldr	s13, [r7, #8]
 80013c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80013c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	edc3 7a01 	vstr	s15, [r3, #4]
	// 	error
	float p00 = k->P[0][0];
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	623b      	str	r3, [r7, #32]
	float p01 = k->P[0][1];
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	61fb      	str	r3, [r7, #28]
	float p10 = k->P[1][0];
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	691b      	ldr	r3, [r3, #16]
 80013e6:	61bb      	str	r3, [r7, #24]
	float p11 = k->P[1][1];
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	695b      	ldr	r3, [r3, #20]
 80013ec:	617b      	str	r3, [r7, #20]

	k->P[0][0] = p00+(p10+p01*dt)+p11*dt2+k->Q[0];
 80013ee:	ed97 7a07 	vldr	s14, [r7, #28]
 80013f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80013f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013fa:	edd7 7a06 	vldr	s15, [r7, #24]
 80013fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001402:	edd7 7a08 	vldr	s15, [r7, #32]
 8001406:	ee37 7a27 	vadd.f32	s14, s14, s15
 800140a:	edd7 6a05 	vldr	s13, [r7, #20]
 800140e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001412:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001416:	ee37 7a27 	vadd.f32	s14, s14, s15
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001420:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	edc3 7a02 	vstr	s15, [r3, #8]
	k->P[0][1] = p01+p11*dt;
 800142a:	ed97 7a05 	vldr	s14, [r7, #20]
 800142e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001432:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001436:	edd7 7a07 	vldr	s15, [r7, #28]
 800143a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	edc3 7a03 	vstr	s15, [r3, #12]
	k->P[1][0] = p10+p11*dt;
 8001444:	ed97 7a05 	vldr	s14, [r7, #20]
 8001448:	edd7 7a01 	vldr	s15, [r7, #4]
 800144c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001450:	edd7 7a06 	vldr	s15, [r7, #24]
 8001454:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	edc3 7a04 	vstr	s15, [r3, #16]
	k->P[1][1] = p11+k->Q[1];
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	ed93 7a07 	vldr	s14, [r3, #28]
 8001464:	edd7 7a05 	vldr	s15, [r7, #20]
 8001468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	edc3 7a05 	vstr	s15, [r3, #20]

}
 8001472:	bf00      	nop
 8001474:	3728      	adds	r7, #40	@ 0x28
 8001476:	46bd      	mov	sp, r7
 8001478:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800147c:	3fe00000 	.word	0x3fe00000

08001480 <KUpdate>:

void KUpdate(KState *k, float m, float R){
 8001480:	b480      	push	{r7}
 8001482:	b08b      	sub	sp, #44	@ 0x2c
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	ed87 0a02 	vstr	s0, [r7, #8]
 800148c:	edc7 0a01 	vstr	s1, [r7, #4]
	//calc innovation y
	float y = m-k->pos;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	edd3 7a00 	vldr	s15, [r3]
 8001496:	ed97 7a02 	vldr	s14, [r7, #8]
 800149a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800149e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	//innovation cov S
	float S = k->P[0][0]+R;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80014a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80014ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b0:	edc7 7a08 	vstr	s15, [r7, #32]
	//Kalman gain - trust factor
	float K[2];
	K[0]= k->P[0][0]/S;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	edd3 6a02 	vldr	s13, [r3, #8]
 80014ba:	ed97 7a08 	vldr	s14, [r7, #32]
 80014be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014c2:	edc7 7a04 	vstr	s15, [r7, #16]
	K[1]= k->P[1][0]/S;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	edd3 6a04 	vldr	s13, [r3, #16]
 80014cc:	ed97 7a08 	vldr	s14, [r7, #32]
 80014d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014d4:	edc7 7a05 	vstr	s15, [r7, #20]
	//update the states
	k->pos = k->pos + K[0] * y;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	ed93 7a00 	vldr	s14, [r3]
 80014de:	edd7 6a04 	vldr	s13, [r7, #16]
 80014e2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80014e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	edc3 7a00 	vstr	s15, [r3]
	k->vel = k->vel + K[1] * y;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	ed93 7a01 	vldr	s14, [r3, #4]
 80014fa:	edd7 6a05 	vldr	s13, [r7, #20]
 80014fe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001502:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	edc3 7a01 	vstr	s15, [r3, #4]
	//update cov mtx
	float p00 = k->P[0][0];
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	61fb      	str	r3, [r7, #28]
	float p01 = k->P[0][1];
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	61bb      	str	r3, [r7, #24]
	k->P[0][0]-=K[0]*p00;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001522:	edd7 6a04 	vldr	s13, [r7, #16]
 8001526:	edd7 7a07 	vldr	s15, [r7, #28]
 800152a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800152e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	edc3 7a02 	vstr	s15, [r3, #8]
	k->P[0][1]-=K[0]*p01;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	ed93 7a03 	vldr	s14, [r3, #12]
 800153e:	edd7 6a04 	vldr	s13, [r7, #16]
 8001542:	edd7 7a06 	vldr	s15, [r7, #24]
 8001546:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800154a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	edc3 7a03 	vstr	s15, [r3, #12]
	k->P[1][0]-=K[1]*p00;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	ed93 7a04 	vldr	s14, [r3, #16]
 800155a:	edd7 6a05 	vldr	s13, [r7, #20]
 800155e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001562:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001566:	ee77 7a67 	vsub.f32	s15, s14, s15
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	edc3 7a04 	vstr	s15, [r3, #16]
	k->P[1][1]-=K[1]*p01;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	ed93 7a05 	vldr	s14, [r3, #20]
 8001576:	edd7 6a05 	vldr	s13, [r7, #20]
 800157a:	edd7 7a06 	vldr	s15, [r7, #24]
 800157e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001582:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800158c:	bf00      	nop
 800158e:	372c      	adds	r7, #44	@ 0x2c
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <GravityCorrection>:

void GravityCorrection(Quaternion_t *q, float *lx, float *ly, float *lz, float ax, float ay, float az) {
 8001598:	b480      	push	{r7}
 800159a:	b091      	sub	sp, #68	@ 0x44
 800159c:	af00      	add	r7, sp, #0
 800159e:	61f8      	str	r0, [r7, #28]
 80015a0:	61b9      	str	r1, [r7, #24]
 80015a2:	617a      	str	r2, [r7, #20]
 80015a4:	613b      	str	r3, [r7, #16]
 80015a6:	ed87 0a03 	vstr	s0, [r7, #12]
 80015aa:	edc7 0a02 	vstr	s1, [r7, #8]
 80015ae:	ed87 1a01 	vstr	s2, [r7, #4]
	float gx, gy, gz;
	float q0 = q->q0, q1 = q->q1, q2 = q->q2, q3 = q->q3;
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	633b      	str	r3, [r7, #48]	@ 0x30

	// Estimated gravity direction
	gx = 2.0f * (q1 * q3 - q0 * q2);
 80015ca:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80015ce:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015d6:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80015da:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80015de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015ea:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	gy = 2.0f * (q0 * q1 + q2 * q3);
 80015ee:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80015f2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80015f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015fa:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80015fe:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800160a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800160e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	gz = q0 * q0 - q1 * q1 - q2 * q2 + q3 * q3;
 8001612:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001616:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800161a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800161e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001622:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001626:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800162a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800162e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001632:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001636:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800163a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800163e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	*lx = ax - gx;
 8001642:	ed97 7a03 	vldr	s14, [r7, #12]
 8001646:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800164a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	edc3 7a00 	vstr	s15, [r3]
	*ly = ay - gy;
 8001654:	ed97 7a02 	vldr	s14, [r7, #8]
 8001658:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800165c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	edc3 7a00 	vstr	s15, [r3]
	*lz = az - gz;
 8001666:	ed97 7a01 	vldr	s14, [r7, #4]
 800166a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800166e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	edc3 7a00 	vstr	s15, [r3]
}
 8001678:	bf00      	nop
 800167a:	3744      	adds	r7, #68	@ 0x44
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <MadgwickUpdate>:

void MadgwickUpdate(Quaternion_t *q, float ax, float ay, float az, float gx, float gy, float gz) {
 8001684:	b580      	push	{r7, lr}
 8001686:	b0a4      	sub	sp, #144	@ 0x90
 8001688:	af00      	add	r7, sp, #0
 800168a:	61f8      	str	r0, [r7, #28]
 800168c:	ed87 0a06 	vstr	s0, [r7, #24]
 8001690:	edc7 0a05 	vstr	s1, [r7, #20]
 8001694:	ed87 1a04 	vstr	s2, [r7, #16]
 8001698:	edc7 1a03 	vstr	s3, [r7, #12]
 800169c:	ed87 2a02 	vstr	s4, [r7, #8]
 80016a0:	edc7 2a01 	vstr	s5, [r7, #4]
	float q0 = q->q0, q1 = q->q1, q2 = q->q2, q3 = q->q3;
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	677b      	str	r3, [r7, #116]	@ 0x74
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	673b      	str	r3, [r7, #112]	@ 0x70
	float norm, s0, s1, s2, s3, qDot1, qDot2, qDot3, qDot4;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80016bc:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80016c0:	eeb1 7a67 	vneg.f32	s14, s15
 80016c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80016c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016cc:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 80016d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80016d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016dc:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 80016e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80016f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016f4:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
	qDot2 = 0.5f * ( q0 * gx + q2 * gz - q3 * gy);
 80016f8:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80016fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001700:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001704:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8001708:	edd7 7a01 	vldr	s15, [r7, #4]
 800170c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001710:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001714:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8001718:	edd7 7a02 	vldr	s15, [r7, #8]
 800171c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001720:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001724:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001728:	ee67 7a87 	vmul.f32	s15, s15, s14
 800172c:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
	qDot3 = 0.5f * ( q0 * gy - q1 * gz + q3 * gx);
 8001730:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001734:	edd7 7a02 	vldr	s15, [r7, #8]
 8001738:	ee27 7a27 	vmul.f32	s14, s14, s15
 800173c:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 8001740:	edd7 7a01 	vldr	s15, [r7, #4]
 8001744:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001748:	ee37 7a67 	vsub.f32	s14, s14, s15
 800174c:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8001750:	edd7 7a03 	vldr	s15, [r7, #12]
 8001754:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001758:	ee77 7a27 	vadd.f32	s15, s14, s15
 800175c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001760:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001764:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
	qDot4 = 0.5f * ( q0 * gz + q1 * gy - q2 * gx);
 8001768:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 800176c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001770:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001774:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 8001778:	edd7 7a02 	vldr	s15, [r7, #8]
 800177c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001780:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001784:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8001788:	edd7 7a03 	vldr	s15, [r7, #12]
 800178c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001790:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001794:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001798:	ee67 7a87 	vmul.f32	s15, s15, s14
 800179c:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80

	// Compute feedback only if accelerometer measurement valid
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80017a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80017a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ac:	d10e      	bne.n	80017cc <MadgwickUpdate+0x148>
 80017ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80017b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ba:	d107      	bne.n	80017cc <MadgwickUpdate+0x148>
 80017bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80017c0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c8:	f000 81cd 	beq.w	8001b66 <MadgwickUpdate+0x4e2>
		// Normalise accelerometer measurement
		norm = sqrtf(ax * ax + ay * ay + az * az);
 80017cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80017d0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80017d8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80017e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ec:	eeb0 0a67 	vmov.f32	s0, s15
 80017f0:	f004 fa4e 	bl	8005c90 <sqrtf>
 80017f4:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
		if (norm == 0.0f) return;
 80017f8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80017fc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001804:	f000 8230 	beq.w	8001c68 <MadgwickUpdate+0x5e4>
		ax /= norm; ay /= norm; az /= norm;
 8001808:	edd7 6a06 	vldr	s13, [r7, #24]
 800180c:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001814:	edc7 7a06 	vstr	s15, [r7, #24]
 8001818:	edd7 6a05 	vldr	s13, [r7, #20]
 800181c:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001820:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001824:	edc7 7a05 	vstr	s15, [r7, #20]
 8001828:	edd7 6a04 	vldr	s13, [r7, #16]
 800182c:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001830:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001834:	edc7 7a04 	vstr	s15, [r7, #16]

		// Gradient decent algorithm corrective step
		float _2q0 = 2.0f * q0, _2q1 = 2.0f * q1, _2q2 = 2.0f * q2, _2q3 = 2.0f * q3;
 8001838:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800183c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001840:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
 8001844:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001848:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800184c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
 8001850:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001854:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001858:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
 800185c:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001860:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001864:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		float _4q0 = 4.0f * q0, _4q1 = 4.0f * q1, _4q2 = 4.0f * q2;
 8001868:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800186c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001870:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001874:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
 8001878:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 800187c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001880:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001884:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
 8001888:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800188c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001890:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001894:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		float _8q1 = 8.0f * q1, _8q2 = 8.0f * q2;
 8001898:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 800189c:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80018a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018a4:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
 80018a8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80018ac:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80018b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		float q0q0 = q0 * q0, q1q1 = q1 * q1, q2q2 = q2 * q2, q3q3 = q3 * q3;
 80018b8:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80018bc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80018c0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 80018c4:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80018c8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80018cc:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 80018d0:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80018d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80018d8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 80018dc:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80018e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80018e4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80018e8:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80018ec:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80018f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018f4:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 80018f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80018fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001904:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001908:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800190c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001914:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8001918:	edd7 7a05 	vldr	s15, [r7, #20]
 800191c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001920:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001924:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8001928:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800192c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001930:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001934:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 8001938:	edd7 7a06 	vldr	s15, [r7, #24]
 800193c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001940:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001944:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001948:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800194c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001950:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001954:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001958:	ee37 7a27 	vadd.f32	s14, s14, s15
 800195c:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8001960:	edd7 7a05 	vldr	s15, [r7, #20]
 8001964:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001968:	ee37 7a67 	vsub.f32	s14, s14, s15
 800196c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001970:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001974:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8001978:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800197c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001980:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001984:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8001988:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800198c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001990:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001994:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001998:	edd7 7a04 	vldr	s15, [r7, #16]
 800199c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80019a8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80019ac:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80019b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019b4:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80019b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019bc:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 80019c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80019c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019cc:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80019d0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80019d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019dc:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 80019e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80019e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019ec:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80019f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019f4:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80019f8:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80019fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a04:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8001a08:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001a0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a14:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8001a18:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a24:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8001a28:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001a2c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001a30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a34:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001a38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a3c:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8001a40:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a48:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a4c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001a50:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001a54:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001a58:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001a5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a64:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 8001a68:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a74:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		norm = sqrtf(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3);
 8001a78:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a7c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001a80:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001a84:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a8c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a90:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a98:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa8:	f004 f8f2 	bl	8005c90 <sqrtf>
 8001aac:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
		if (norm > 0.0f) {
 8001ab0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001ab4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abc:	dd53      	ble.n	8001b66 <MadgwickUpdate+0x4e2>
			s0 /= norm; s1 /= norm; s2 /= norm; s3 /= norm;
 8001abe:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8001ac2:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001ac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aca:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001ace:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001ad2:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001ad6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ada:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001ade:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8001ae2:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001ae6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aea:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8001aee:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001af2:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001af6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001afa:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			qDot1 -= q->beta * s0;
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b04:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b0c:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001b10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b14:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
			qDot2 -= q->beta * s1;
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b1e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b26:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8001b2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b2e:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
			qDot3 -= q->beta * s2;
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b38:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b40:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b48:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
			qDot4 -= q->beta * s3;
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b52:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b5a:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001b5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b62:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		}
	}

	// Integrate to yield quaternion
	float dt = 1.0f / q->sampleFreq;
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001b70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b74:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	q0 += qDot1 * dt;
 8001b78:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001b7c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b84:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001b88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8c:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	q1 += qDot2 * dt;
 8001b90:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8001b94:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b9c:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001ba0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba4:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
	q2 += qDot3 * dt;
 8001ba8:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001bac:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001bb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb4:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001bb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bbc:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
	q3 += qDot4 * dt;
 8001bc0:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001bc4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001bc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bcc:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001bd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd4:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

	// Normalise quaternion
	norm = sqrtf(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001bd8:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001bdc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001be0:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001be4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001be8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bec:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001bf0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001bf4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bf8:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001bfc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001c00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c04:	eeb0 0a67 	vmov.f32	s0, s15
 8001c08:	f004 f842 	bl	8005c90 <sqrtf>
 8001c0c:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
	if (norm > 0.0f) {
 8001c10:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001c14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c1c:	dd25      	ble.n	8001c6a <MadgwickUpdate+0x5e6>
		q->q0 = q0 / norm;
 8001c1e:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 8001c22:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001c26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	edc3 7a00 	vstr	s15, [r3]
		q->q1 = q1 / norm;
 8001c30:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 8001c34:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001c38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	edc3 7a01 	vstr	s15, [r3, #4]
		q->q2 = q2 / norm;
 8001c42:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8001c46:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001c4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	edc3 7a02 	vstr	s15, [r3, #8]
		q->q3 = q3 / norm;
 8001c54:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8001c58:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001c5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	edc3 7a03 	vstr	s15, [r3, #12]
 8001c66:	e000      	b.n	8001c6a <MadgwickUpdate+0x5e6>
		if (norm == 0.0f) return;
 8001c68:	bf00      	nop
	}
}
 8001c6a:	3790      	adds	r7, #144	@ 0x90
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <USART2_IRQHandler>:

/* --- Interrupt Handlers --- */

void USART2_IRQHandler(void) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8001c74:	4802      	ldr	r0, [pc, #8]	@ (8001c80 <USART2_IRQHandler+0x10>)
 8001c76:	f003 f89d 	bl	8004db4 <HAL_UART_IRQHandler>
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	200002c8 	.word	0x200002c8

08001c84 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	// GPS Handling
	if (huart->Instance == USART1) {
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a3a      	ldr	r2, [pc, #232]	@ (8001d7c <HAL_UART_RxCpltCallback+0xf8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d129      	bne.n	8001cea <HAL_UART_RxCpltCallback+0x66>
		if (gps_rx_char == '\n' || nmea_idx >= NMEA_BUFFER_SIZE - 1) {
 8001c96:	4b3a      	ldr	r3, [pc, #232]	@ (8001d80 <HAL_UART_RxCpltCallback+0xfc>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b0a      	cmp	r3, #10
 8001c9c:	d003      	beq.n	8001ca6 <HAL_UART_RxCpltCallback+0x22>
 8001c9e:	4b39      	ldr	r3, [pc, #228]	@ (8001d84 <HAL_UART_RxCpltCallback+0x100>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b7e      	cmp	r3, #126	@ 0x7e
 8001ca4:	d90c      	bls.n	8001cc0 <HAL_UART_RxCpltCallback+0x3c>
			nmea_buffer[nmea_idx] = '\0';
 8001ca6:	4b37      	ldr	r3, [pc, #220]	@ (8001d84 <HAL_UART_RxCpltCallback+0x100>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	4b36      	ldr	r3, [pc, #216]	@ (8001d88 <HAL_UART_RxCpltCallback+0x104>)
 8001cae:	2100      	movs	r1, #0
 8001cb0:	5499      	strb	r1, [r3, r2]
			gps_data_ready = 1;
 8001cb2:	4b36      	ldr	r3, [pc, #216]	@ (8001d8c <HAL_UART_RxCpltCallback+0x108>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	701a      	strb	r2, [r3, #0]
			nmea_idx = 0;
 8001cb8:	4b32      	ldr	r3, [pc, #200]	@ (8001d84 <HAL_UART_RxCpltCallback+0x100>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
 8001cbe:	e00e      	b.n	8001cde <HAL_UART_RxCpltCallback+0x5a>
		} else if (gps_rx_char != '\r') {
 8001cc0:	4b2f      	ldr	r3, [pc, #188]	@ (8001d80 <HAL_UART_RxCpltCallback+0xfc>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2b0d      	cmp	r3, #13
 8001cc6:	d00a      	beq.n	8001cde <HAL_UART_RxCpltCallback+0x5a>
			nmea_buffer[nmea_idx++] = gps_rx_char;
 8001cc8:	4b2e      	ldr	r3, [pc, #184]	@ (8001d84 <HAL_UART_RxCpltCallback+0x100>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	1c5a      	adds	r2, r3, #1
 8001cce:	b2d1      	uxtb	r1, r2
 8001cd0:	4a2c      	ldr	r2, [pc, #176]	@ (8001d84 <HAL_UART_RxCpltCallback+0x100>)
 8001cd2:	7011      	strb	r1, [r2, #0]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d80 <HAL_UART_RxCpltCallback+0xfc>)
 8001cd8:	7819      	ldrb	r1, [r3, #0]
 8001cda:	4b2b      	ldr	r3, [pc, #172]	@ (8001d88 <HAL_UART_RxCpltCallback+0x104>)
 8001cdc:	5499      	strb	r1, [r3, r2]
		}
		HAL_UART_Receive_IT(&huart1, &gps_rx_char, 1);
 8001cde:	2201      	movs	r2, #1
 8001ce0:	4927      	ldr	r1, [pc, #156]	@ (8001d80 <HAL_UART_RxCpltCallback+0xfc>)
 8001ce2:	482b      	ldr	r0, [pc, #172]	@ (8001d90 <HAL_UART_RxCpltCallback+0x10c>)
 8001ce4:	f003 f841 	bl	8004d6a <HAL_UART_Receive_IT>
			break;
		}
		baro_update=1;
		HAL_UART_Receive_IT(&huart2, &baro_rx_byte, 1);
	}
}
 8001ce8:	e044      	b.n	8001d74 <HAL_UART_RxCpltCallback+0xf0>
	else if (huart->Instance == USART2) {
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a29      	ldr	r2, [pc, #164]	@ (8001d94 <HAL_UART_RxCpltCallback+0x110>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d13f      	bne.n	8001d74 <HAL_UART_RxCpltCallback+0xf0>
		switch (baro_state) {
 8001cf4:	4b28      	ldr	r3, [pc, #160]	@ (8001d98 <HAL_UART_RxCpltCallback+0x114>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d024      	beq.n	8001d46 <HAL_UART_RxCpltCallback+0xc2>
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	dc31      	bgt.n	8001d64 <HAL_UART_RxCpltCallback+0xe0>
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d002      	beq.n	8001d0a <HAL_UART_RxCpltCallback+0x86>
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d00b      	beq.n	8001d20 <HAL_UART_RxCpltCallback+0x9c>
 8001d08:	e02c      	b.n	8001d64 <HAL_UART_RxCpltCallback+0xe0>
			if (baro_rx_byte == BARO_HEADER) {
 8001d0a:	4b24      	ldr	r3, [pc, #144]	@ (8001d9c <HAL_UART_RxCpltCallback+0x118>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2bbb      	cmp	r3, #187	@ 0xbb
 8001d10:	d125      	bne.n	8001d5e <HAL_UART_RxCpltCallback+0xda>
				baro_idx = 0;
 8001d12:	4b23      	ldr	r3, [pc, #140]	@ (8001da0 <HAL_UART_RxCpltCallback+0x11c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]
				baro_state = 1;
 8001d18:	4b1f      	ldr	r3, [pc, #124]	@ (8001d98 <HAL_UART_RxCpltCallback+0x114>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
			break;
 8001d1e:	e01e      	b.n	8001d5e <HAL_UART_RxCpltCallback+0xda>
			baro_buffer[baro_idx++] = baro_rx_byte;
 8001d20:	4b1f      	ldr	r3, [pc, #124]	@ (8001da0 <HAL_UART_RxCpltCallback+0x11c>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	1c5a      	adds	r2, r3, #1
 8001d26:	b2d1      	uxtb	r1, r2
 8001d28:	4a1d      	ldr	r2, [pc, #116]	@ (8001da0 <HAL_UART_RxCpltCallback+0x11c>)
 8001d2a:	7011      	strb	r1, [r2, #0]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8001d9c <HAL_UART_RxCpltCallback+0x118>)
 8001d30:	7819      	ldrb	r1, [r3, #0]
 8001d32:	4b1c      	ldr	r3, [pc, #112]	@ (8001da4 <HAL_UART_RxCpltCallback+0x120>)
 8001d34:	5499      	strb	r1, [r3, r2]
			if (baro_idx >= 4) baro_state = 2;
 8001d36:	4b1a      	ldr	r3, [pc, #104]	@ (8001da0 <HAL_UART_RxCpltCallback+0x11c>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b03      	cmp	r3, #3
 8001d3c:	d911      	bls.n	8001d62 <HAL_UART_RxCpltCallback+0xde>
 8001d3e:	4b16      	ldr	r3, [pc, #88]	@ (8001d98 <HAL_UART_RxCpltCallback+0x114>)
 8001d40:	2202      	movs	r2, #2
 8001d42:	701a      	strb	r2, [r3, #0]
			break;
 8001d44:	e00d      	b.n	8001d62 <HAL_UART_RxCpltCallback+0xde>
			if (baro_rx_byte == BARO_FOOTER) {
 8001d46:	4b15      	ldr	r3, [pc, #84]	@ (8001d9c <HAL_UART_RxCpltCallback+0x118>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	2b55      	cmp	r3, #85	@ 0x55
 8001d4c:	d103      	bne.n	8001d56 <HAL_UART_RxCpltCallback+0xd2>
				memcpy(&vehicleState.BaroAlt, baro_buffer, 4);
 8001d4e:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <HAL_UART_RxCpltCallback+0x120>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a15      	ldr	r2, [pc, #84]	@ (8001da8 <HAL_UART_RxCpltCallback+0x124>)
 8001d54:	61d3      	str	r3, [r2, #28]
			baro_state = 0;
 8001d56:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <HAL_UART_RxCpltCallback+0x114>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
			break;
 8001d5c:	e002      	b.n	8001d64 <HAL_UART_RxCpltCallback+0xe0>
			break;
 8001d5e:	bf00      	nop
 8001d60:	e000      	b.n	8001d64 <HAL_UART_RxCpltCallback+0xe0>
			break;
 8001d62:	bf00      	nop
		baro_update=1;
 8001d64:	4b11      	ldr	r3, [pc, #68]	@ (8001dac <HAL_UART_RxCpltCallback+0x128>)
 8001d66:	2201      	movs	r2, #1
 8001d68:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &baro_rx_byte, 1);
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	490b      	ldr	r1, [pc, #44]	@ (8001d9c <HAL_UART_RxCpltCallback+0x118>)
 8001d6e:	4810      	ldr	r0, [pc, #64]	@ (8001db0 <HAL_UART_RxCpltCallback+0x12c>)
 8001d70:	f002 fffb 	bl	8004d6a <HAL_UART_Receive_IT>
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40011000 	.word	0x40011000
 8001d80:	20000390 	.word	0x20000390
 8001d84:	20000391 	.word	0x20000391
 8001d88:	20000310 	.word	0x20000310
 8001d8c:	20000392 	.word	0x20000392
 8001d90:	20000280 	.word	0x20000280
 8001d94:	40004400 	.word	0x40004400
 8001d98:	20000399 	.word	0x20000399
 8001d9c:	20000393 	.word	0x20000393
 8001da0:	20000398 	.word	0x20000398
 8001da4:	20000394 	.word	0x20000394
 8001da8:	2000020c 	.word	0x2000020c
 8001dac:	2000039c 	.word	0x2000039c
 8001db0:	200002c8 	.word	0x200002c8

08001db4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
	volatile uint32_t er = HAL_UART_GetError(huart); // Clear Flags
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f003 fab9 	bl	8005334 <HAL_UART_GetError>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	60fb      	str	r3, [r7, #12]
	(void)er;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
	if (huart->Instance == USART2) HAL_UART_Receive_IT(&huart2, &baro_rx_byte, 1);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001df8 <HAL_UART_ErrorCallback+0x44>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d104      	bne.n	8001ddc <HAL_UART_ErrorCallback+0x28>
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	4909      	ldr	r1, [pc, #36]	@ (8001dfc <HAL_UART_ErrorCallback+0x48>)
 8001dd6:	480a      	ldr	r0, [pc, #40]	@ (8001e00 <HAL_UART_ErrorCallback+0x4c>)
 8001dd8:	f002 ffc7 	bl	8004d6a <HAL_UART_Receive_IT>
	if (huart->Instance == USART1) HAL_UART_Receive_IT(&huart1, &gps_rx_char, 1);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a08      	ldr	r2, [pc, #32]	@ (8001e04 <HAL_UART_ErrorCallback+0x50>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d104      	bne.n	8001df0 <HAL_UART_ErrorCallback+0x3c>
 8001de6:	2201      	movs	r2, #1
 8001de8:	4907      	ldr	r1, [pc, #28]	@ (8001e08 <HAL_UART_ErrorCallback+0x54>)
 8001dea:	4808      	ldr	r0, [pc, #32]	@ (8001e0c <HAL_UART_ErrorCallback+0x58>)
 8001dec:	f002 ffbd 	bl	8004d6a <HAL_UART_Receive_IT>
}
 8001df0:	bf00      	nop
 8001df2:	3710      	adds	r7, #16
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40004400 	.word	0x40004400
 8001dfc:	20000393 	.word	0x20000393
 8001e00:	200002c8 	.word	0x200002c8
 8001e04:	40011000 	.word	0x40011000
 8001e08:	20000390 	.word	0x20000390
 8001e0c:	20000280 	.word	0x20000280

08001e10 <_write>:

/* --- Hardware Drivers & Helpers --- */

// Redirect printf to UART2
int _write(int file, char *ptr, int len) {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	f04f 33ff 	mov.w	r3, #4294967295
 8001e24:	68b9      	ldr	r1, [r7, #8]
 8001e26:	4804      	ldr	r0, [pc, #16]	@ (8001e38 <_write+0x28>)
 8001e28:	f002 ff14 	bl	8004c54 <HAL_UART_Transmit>
	return len;
 8001e2c:	687b      	ldr	r3, [r7, #4]
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	200002c8 	.word	0x200002c8

08001e3c <MPU6050_Init>:

uint8_t MPU6050_Init(void) {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af04      	add	r7, sp, #16
	uint8_t check, data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU_REG_WHO_AM_I, 1, &check, 1, 1000);
 8001e42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e46:	9302      	str	r3, [sp, #8]
 8001e48:	2301      	movs	r3, #1
 8001e4a:	9301      	str	r3, [sp, #4]
 8001e4c:	1dfb      	adds	r3, r7, #7
 8001e4e:	9300      	str	r3, [sp, #0]
 8001e50:	2301      	movs	r3, #1
 8001e52:	2275      	movs	r2, #117	@ 0x75
 8001e54:	21d0      	movs	r1, #208	@ 0xd0
 8001e56:	481d      	ldr	r0, [pc, #116]	@ (8001ecc <MPU6050_Init+0x90>)
 8001e58:	f001 fc6e 	bl	8003738 <HAL_I2C_Mem_Read>

	if (check == 0x68) {
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	2b68      	cmp	r3, #104	@ 0x68
 8001e60:	d12e      	bne.n	8001ec0 <MPU6050_Init+0x84>
		data = 0x00; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU_REG_PWR_MGMT_1, 1, &data, 1, 1000);
 8001e62:	2300      	movs	r3, #0
 8001e64:	71bb      	strb	r3, [r7, #6]
 8001e66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e6a:	9302      	str	r3, [sp, #8]
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	9301      	str	r3, [sp, #4]
 8001e70:	1dbb      	adds	r3, r7, #6
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	2301      	movs	r3, #1
 8001e76:	226b      	movs	r2, #107	@ 0x6b
 8001e78:	21d0      	movs	r1, #208	@ 0xd0
 8001e7a:	4814      	ldr	r0, [pc, #80]	@ (8001ecc <MPU6050_Init+0x90>)
 8001e7c:	f001 fb62 	bl	8003544 <HAL_I2C_Mem_Write>
		data = 0x18; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU_REG_GYRO_CONFIG, 1, &data, 1, 1000);
 8001e80:	2318      	movs	r3, #24
 8001e82:	71bb      	strb	r3, [r7, #6]
 8001e84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e88:	9302      	str	r3, [sp, #8]
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	9301      	str	r3, [sp, #4]
 8001e8e:	1dbb      	adds	r3, r7, #6
 8001e90:	9300      	str	r3, [sp, #0]
 8001e92:	2301      	movs	r3, #1
 8001e94:	221b      	movs	r2, #27
 8001e96:	21d0      	movs	r1, #208	@ 0xd0
 8001e98:	480c      	ldr	r0, [pc, #48]	@ (8001ecc <MPU6050_Init+0x90>)
 8001e9a:	f001 fb53 	bl	8003544 <HAL_I2C_Mem_Write>
		data = 0x18; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU_REG_ACCEL_CONFIG, 1, &data, 1, 1000);
 8001e9e:	2318      	movs	r3, #24
 8001ea0:	71bb      	strb	r3, [r7, #6]
 8001ea2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ea6:	9302      	str	r3, [sp, #8]
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	9301      	str	r3, [sp, #4]
 8001eac:	1dbb      	adds	r3, r7, #6
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	221c      	movs	r2, #28
 8001eb4:	21d0      	movs	r1, #208	@ 0xd0
 8001eb6:	4805      	ldr	r0, [pc, #20]	@ (8001ecc <MPU6050_Init+0x90>)
 8001eb8:	f001 fb44 	bl	8003544 <HAL_I2C_Mem_Write>
		return 0; // OK
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	e000      	b.n	8001ec2 <MPU6050_Init+0x86>
	}
	return 1; // Error
 8001ec0:	2301      	movs	r3, #1
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	2000022c 	.word	0x2000022c

08001ed0 <MPU6050_Calibrate>:

void MPU6050_Calibrate(void) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b092      	sub	sp, #72	@ 0x48
 8001ed4:	af04      	add	r7, sp, #16
	int32_t Aa[3] = {0}, Ag[3] = {0};
 8001ed6:	f107 0320 	add.w	r3, r7, #32
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	605a      	str	r2, [r3, #4]
 8001ee0:	609a      	str	r2, [r3, #8]
 8001ee2:	f107 0314 	add.w	r3, r7, #20
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	605a      	str	r2, [r3, #4]
 8001eec:	609a      	str	r2, [r3, #8]
	uint8_t Rec[14];

	// Accumulate samples
	for (int i = 0; i < 1000; i++) {
 8001eee:	2300      	movs	r3, #0
 8001ef0:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ef2:	e053      	b.n	8001f9c <MPU6050_Calibrate+0xcc>
		HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU_REG_ACCEL_XOUT_H, 1, Rec, 14, 100);
 8001ef4:	2364      	movs	r3, #100	@ 0x64
 8001ef6:	9302      	str	r3, [sp, #8]
 8001ef8:	230e      	movs	r3, #14
 8001efa:	9301      	str	r3, [sp, #4]
 8001efc:	1d3b      	adds	r3, r7, #4
 8001efe:	9300      	str	r3, [sp, #0]
 8001f00:	2301      	movs	r3, #1
 8001f02:	223b      	movs	r2, #59	@ 0x3b
 8001f04:	21d0      	movs	r1, #208	@ 0xd0
 8001f06:	488c      	ldr	r0, [pc, #560]	@ (8002138 <MPU6050_Calibrate+0x268>)
 8001f08:	f001 fc16 	bl	8003738 <HAL_I2C_Mem_Read>
		Aa[0] += (int16_t)(Rec[0] << 8 | Rec[1]);
 8001f0c:	6a3b      	ldr	r3, [r7, #32]
 8001f0e:	793a      	ldrb	r2, [r7, #4]
 8001f10:	b212      	sxth	r2, r2
 8001f12:	0212      	lsls	r2, r2, #8
 8001f14:	b211      	sxth	r1, r2
 8001f16:	797a      	ldrb	r2, [r7, #5]
 8001f18:	b212      	sxth	r2, r2
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	b212      	sxth	r2, r2
 8001f1e:	4413      	add	r3, r2
 8001f20:	623b      	str	r3, [r7, #32]
		Aa[1] += (int16_t)(Rec[2] << 8 | Rec[3]);
 8001f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f24:	79ba      	ldrb	r2, [r7, #6]
 8001f26:	b212      	sxth	r2, r2
 8001f28:	0212      	lsls	r2, r2, #8
 8001f2a:	b211      	sxth	r1, r2
 8001f2c:	79fa      	ldrb	r2, [r7, #7]
 8001f2e:	b212      	sxth	r2, r2
 8001f30:	430a      	orrs	r2, r1
 8001f32:	b212      	sxth	r2, r2
 8001f34:	4413      	add	r3, r2
 8001f36:	627b      	str	r3, [r7, #36]	@ 0x24
		Aa[2] += (int16_t)(Rec[4] << 8 | Rec[5]);
 8001f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f3a:	7a3a      	ldrb	r2, [r7, #8]
 8001f3c:	b212      	sxth	r2, r2
 8001f3e:	0212      	lsls	r2, r2, #8
 8001f40:	b211      	sxth	r1, r2
 8001f42:	7a7a      	ldrb	r2, [r7, #9]
 8001f44:	b212      	sxth	r2, r2
 8001f46:	430a      	orrs	r2, r1
 8001f48:	b212      	sxth	r2, r2
 8001f4a:	4413      	add	r3, r2
 8001f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
		Ag[0] += (int16_t)(Rec[8] << 8 | Rec[9]);
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	7b3a      	ldrb	r2, [r7, #12]
 8001f52:	b212      	sxth	r2, r2
 8001f54:	0212      	lsls	r2, r2, #8
 8001f56:	b211      	sxth	r1, r2
 8001f58:	7b7a      	ldrb	r2, [r7, #13]
 8001f5a:	b212      	sxth	r2, r2
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	b212      	sxth	r2, r2
 8001f60:	4413      	add	r3, r2
 8001f62:	617b      	str	r3, [r7, #20]
		Ag[1] += (int16_t)(Rec[10] << 8 | Rec[11]);
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	7bba      	ldrb	r2, [r7, #14]
 8001f68:	b212      	sxth	r2, r2
 8001f6a:	0212      	lsls	r2, r2, #8
 8001f6c:	b211      	sxth	r1, r2
 8001f6e:	7bfa      	ldrb	r2, [r7, #15]
 8001f70:	b212      	sxth	r2, r2
 8001f72:	430a      	orrs	r2, r1
 8001f74:	b212      	sxth	r2, r2
 8001f76:	4413      	add	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
		Ag[2] += (int16_t)(Rec[12] << 8 | Rec[13]);
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	7c3a      	ldrb	r2, [r7, #16]
 8001f7e:	b212      	sxth	r2, r2
 8001f80:	0212      	lsls	r2, r2, #8
 8001f82:	b211      	sxth	r1, r2
 8001f84:	7c7a      	ldrb	r2, [r7, #17]
 8001f86:	b212      	sxth	r2, r2
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	b212      	sxth	r2, r2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	61fb      	str	r3, [r7, #28]
		HAL_Delay(1);
 8001f90:	2001      	movs	r0, #1
 8001f92:	f000 fe13 	bl	8002bbc <HAL_Delay>
	for (int i = 0; i < 1000; i++) {
 8001f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f98:	3301      	adds	r3, #1
 8001f9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fa2:	dba7      	blt.n	8001ef4 <MPU6050_Calibrate+0x24>
	}

	// Averages
	int16_t AvgX = Aa[0]/1000, AvgY = Aa[1]/1000, AvgZ = Aa[2]/1000;
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	4a65      	ldr	r2, [pc, #404]	@ (800213c <MPU6050_Calibrate+0x26c>)
 8001fa8:	fb82 1203 	smull	r1, r2, r2, r3
 8001fac:	1192      	asrs	r2, r2, #6
 8001fae:	17db      	asrs	r3, r3, #31
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb6:	4a61      	ldr	r2, [pc, #388]	@ (800213c <MPU6050_Calibrate+0x26c>)
 8001fb8:	fb82 1203 	smull	r1, r2, r2, r3
 8001fbc:	1192      	asrs	r2, r2, #6
 8001fbe:	17db      	asrs	r3, r3, #31
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	863b      	strh	r3, [r7, #48]	@ 0x30
 8001fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fc6:	4a5d      	ldr	r2, [pc, #372]	@ (800213c <MPU6050_Calibrate+0x26c>)
 8001fc8:	fb82 1203 	smull	r1, r2, r2, r3
 8001fcc:	1192      	asrs	r2, r2, #6
 8001fce:	17db      	asrs	r3, r3, #31
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	// Detect Vertical Axis
	if      (abs(AvgX) > abs(AvgY) && abs(AvgX) > abs(AvgZ)) { Vertical_Axis = 0; Vertical_Sign = (AvgX > 0) ? 1 : -1; }
 8001fd4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	bfb8      	it	lt
 8001fdc:	425b      	neglt	r3, r3
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	bfb8      	it	lt
 8001fe8:	425b      	neglt	r3, r3
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d91b      	bls.n	8002028 <MPU6050_Calibrate+0x158>
 8001ff0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	bfb8      	it	lt
 8001ff8:	425b      	neglt	r3, r3
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8002000:	2b00      	cmp	r3, #0
 8002002:	bfb8      	it	lt
 8002004:	425b      	neglt	r3, r3
 8002006:	b29b      	uxth	r3, r3
 8002008:	429a      	cmp	r2, r3
 800200a:	d90d      	bls.n	8002028 <MPU6050_Calibrate+0x158>
 800200c:	4b4c      	ldr	r3, [pc, #304]	@ (8002140 <MPU6050_Calibrate+0x270>)
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]
 8002012:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002016:	2b00      	cmp	r3, #0
 8002018:	dd01      	ble.n	800201e <MPU6050_Calibrate+0x14e>
 800201a:	2201      	movs	r2, #1
 800201c:	e001      	b.n	8002022 <MPU6050_Calibrate+0x152>
 800201e:	f04f 32ff 	mov.w	r2, #4294967295
 8002022:	4b48      	ldr	r3, [pc, #288]	@ (8002144 <MPU6050_Calibrate+0x274>)
 8002024:	701a      	strb	r2, [r3, #0]
 8002026:	e036      	b.n	8002096 <MPU6050_Calibrate+0x1c6>
	else if (abs(AvgY) > abs(AvgX) && abs(AvgY) > abs(AvgZ)) { Vertical_Axis = 1; Vertical_Sign = (AvgY > 0) ? 1 : -1; }
 8002028:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 800202c:	2b00      	cmp	r3, #0
 800202e:	bfb8      	it	lt
 8002030:	425b      	neglt	r3, r3
 8002032:	b29a      	uxth	r2, r3
 8002034:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002038:	2b00      	cmp	r3, #0
 800203a:	bfb8      	it	lt
 800203c:	425b      	neglt	r3, r3
 800203e:	b29b      	uxth	r3, r3
 8002040:	429a      	cmp	r2, r3
 8002042:	d91b      	bls.n	800207c <MPU6050_Calibrate+0x1ac>
 8002044:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8002048:	2b00      	cmp	r3, #0
 800204a:	bfb8      	it	lt
 800204c:	425b      	neglt	r3, r3
 800204e:	b29a      	uxth	r2, r3
 8002050:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8002054:	2b00      	cmp	r3, #0
 8002056:	bfb8      	it	lt
 8002058:	425b      	neglt	r3, r3
 800205a:	b29b      	uxth	r3, r3
 800205c:	429a      	cmp	r2, r3
 800205e:	d90d      	bls.n	800207c <MPU6050_Calibrate+0x1ac>
 8002060:	4b37      	ldr	r3, [pc, #220]	@ (8002140 <MPU6050_Calibrate+0x270>)
 8002062:	2201      	movs	r2, #1
 8002064:	701a      	strb	r2, [r3, #0]
 8002066:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 800206a:	2b00      	cmp	r3, #0
 800206c:	dd01      	ble.n	8002072 <MPU6050_Calibrate+0x1a2>
 800206e:	2201      	movs	r2, #1
 8002070:	e001      	b.n	8002076 <MPU6050_Calibrate+0x1a6>
 8002072:	f04f 32ff 	mov.w	r2, #4294967295
 8002076:	4b33      	ldr	r3, [pc, #204]	@ (8002144 <MPU6050_Calibrate+0x274>)
 8002078:	701a      	strb	r2, [r3, #0]
 800207a:	e00c      	b.n	8002096 <MPU6050_Calibrate+0x1c6>
	else                                                     { Vertical_Axis = 2; Vertical_Sign = (AvgZ > 0) ? 1 : -1; }
 800207c:	4b30      	ldr	r3, [pc, #192]	@ (8002140 <MPU6050_Calibrate+0x270>)
 800207e:	2202      	movs	r2, #2
 8002080:	701a      	strb	r2, [r3, #0]
 8002082:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8002086:	2b00      	cmp	r3, #0
 8002088:	dd01      	ble.n	800208e <MPU6050_Calibrate+0x1be>
 800208a:	2201      	movs	r2, #1
 800208c:	e001      	b.n	8002092 <MPU6050_Calibrate+0x1c2>
 800208e:	f04f 32ff 	mov.w	r2, #4294967295
 8002092:	4b2c      	ldr	r3, [pc, #176]	@ (8002144 <MPU6050_Calibrate+0x274>)
 8002094:	701a      	strb	r2, [r3, #0]

	Gyro_Offset[0] = Ag[0] / 1000;
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	4a28      	ldr	r2, [pc, #160]	@ (800213c <MPU6050_Calibrate+0x26c>)
 800209a:	fb82 1203 	smull	r1, r2, r2, r3
 800209e:	1192      	asrs	r2, r2, #6
 80020a0:	17db      	asrs	r3, r3, #31
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	b21a      	sxth	r2, r3
 80020a6:	4b28      	ldr	r3, [pc, #160]	@ (8002148 <MPU6050_Calibrate+0x278>)
 80020a8:	801a      	strh	r2, [r3, #0]
	Gyro_Offset[1] = Ag[1] / 1000;
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	4a23      	ldr	r2, [pc, #140]	@ (800213c <MPU6050_Calibrate+0x26c>)
 80020ae:	fb82 1203 	smull	r1, r2, r2, r3
 80020b2:	1192      	asrs	r2, r2, #6
 80020b4:	17db      	asrs	r3, r3, #31
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	b21a      	sxth	r2, r3
 80020ba:	4b23      	ldr	r3, [pc, #140]	@ (8002148 <MPU6050_Calibrate+0x278>)
 80020bc:	805a      	strh	r2, [r3, #2]
	Gyro_Offset[2] = Ag[2] / 1000;
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	4a1e      	ldr	r2, [pc, #120]	@ (800213c <MPU6050_Calibrate+0x26c>)
 80020c2:	fb82 1203 	smull	r1, r2, r2, r3
 80020c6:	1192      	asrs	r2, r2, #6
 80020c8:	17db      	asrs	r3, r3, #31
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	b21a      	sxth	r2, r3
 80020ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002148 <MPU6050_Calibrate+0x278>)
 80020d0:	809a      	strh	r2, [r3, #4]

	int16_t gRaw = (int16_t)MPU_ACCEL_SENS * Vertical_Sign;
 80020d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002144 <MPU6050_Calibrate+0x274>)
 80020d4:	f993 3000 	ldrsb.w	r3, [r3]
 80020d8:	b29b      	uxth	r3, r3
 80020da:	02db      	lsls	r3, r3, #11
 80020dc:	b29b      	uxth	r3, r3
 80020de:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	Acc_Offset[0] = AvgX - (Vertical_Axis == 0 ? gRaw : 0);
 80020e0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80020e2:	4b17      	ldr	r3, [pc, #92]	@ (8002140 <MPU6050_Calibrate+0x270>)
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <MPU6050_Calibrate+0x21e>
 80020ea:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80020ec:	e000      	b.n	80020f0 <MPU6050_Calibrate+0x220>
 80020ee:	2300      	movs	r3, #0
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	b21a      	sxth	r2, r3
 80020f6:	4b15      	ldr	r3, [pc, #84]	@ (800214c <MPU6050_Calibrate+0x27c>)
 80020f8:	801a      	strh	r2, [r3, #0]
	Acc_Offset[1] = AvgY - (Vertical_Axis == 1 ? gRaw : 0);
 80020fa:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80020fc:	4b10      	ldr	r3, [pc, #64]	@ (8002140 <MPU6050_Calibrate+0x270>)
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d101      	bne.n	8002108 <MPU6050_Calibrate+0x238>
 8002104:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002106:	e000      	b.n	800210a <MPU6050_Calibrate+0x23a>
 8002108:	2300      	movs	r3, #0
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	b29b      	uxth	r3, r3
 800210e:	b21a      	sxth	r2, r3
 8002110:	4b0e      	ldr	r3, [pc, #56]	@ (800214c <MPU6050_Calibrate+0x27c>)
 8002112:	805a      	strh	r2, [r3, #2]
	Acc_Offset[2] = AvgZ - (Vertical_Axis == 2 ? gRaw : 0);
 8002114:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002116:	4b0a      	ldr	r3, [pc, #40]	@ (8002140 <MPU6050_Calibrate+0x270>)
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2b02      	cmp	r3, #2
 800211c:	d101      	bne.n	8002122 <MPU6050_Calibrate+0x252>
 800211e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002120:	e000      	b.n	8002124 <MPU6050_Calibrate+0x254>
 8002122:	2300      	movs	r3, #0
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	b29b      	uxth	r3, r3
 8002128:	b21a      	sxth	r2, r3
 800212a:	4b08      	ldr	r3, [pc, #32]	@ (800214c <MPU6050_Calibrate+0x27c>)
 800212c:	809a      	strh	r2, [r3, #4]
}
 800212e:	bf00      	nop
 8002130:	3738      	adds	r7, #56	@ 0x38
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	2000022c 	.word	0x2000022c
 800213c:	10624dd3 	.word	0x10624dd3
 8002140:	20000018 	.word	0x20000018
 8002144:	20000019 	.word	0x20000019
 8002148:	200003ac 	.word	0x200003ac
 800214c:	200003a4 	.word	0x200003a4

08002150 <MPU6050_Read_AccelGyro>:

void MPU6050_Read_AccelGyro(void) {
 8002150:	b580      	push	{r7, lr}
 8002152:	b08c      	sub	sp, #48	@ 0x30
 8002154:	af04      	add	r7, sp, #16
	uint8_t Rec[14];
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU_REG_ACCEL_XOUT_H, 1, Rec, 14, 100);
 8002156:	2364      	movs	r3, #100	@ 0x64
 8002158:	9302      	str	r3, [sp, #8]
 800215a:	230e      	movs	r3, #14
 800215c:	9301      	str	r3, [sp, #4]
 800215e:	f107 0310 	add.w	r3, r7, #16
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2301      	movs	r3, #1
 8002166:	223b      	movs	r2, #59	@ 0x3b
 8002168:	21d0      	movs	r1, #208	@ 0xd0
 800216a:	487a      	ldr	r0, [pc, #488]	@ (8002354 <MPU6050_Read_AccelGyro+0x204>)
 800216c:	f001 fae4 	bl	8003738 <HAL_I2C_Mem_Read>

	int16_t rawA[3], rawG[3];
	rawA[0] = (int16_t)(Rec[0] << 8 | Rec[1]) - Acc_Offset[0];
 8002170:	7c3b      	ldrb	r3, [r7, #16]
 8002172:	b21b      	sxth	r3, r3
 8002174:	021b      	lsls	r3, r3, #8
 8002176:	b21a      	sxth	r2, r3
 8002178:	7c7b      	ldrb	r3, [r7, #17]
 800217a:	b21b      	sxth	r3, r3
 800217c:	4313      	orrs	r3, r2
 800217e:	b21b      	sxth	r3, r3
 8002180:	b29a      	uxth	r2, r3
 8002182:	4b75      	ldr	r3, [pc, #468]	@ (8002358 <MPU6050_Read_AccelGyro+0x208>)
 8002184:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002188:	b29b      	uxth	r3, r3
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	b29b      	uxth	r3, r3
 800218e:	b21b      	sxth	r3, r3
 8002190:	813b      	strh	r3, [r7, #8]
	rawA[1] = (int16_t)(Rec[2] << 8 | Rec[3]) - Acc_Offset[1];
 8002192:	7cbb      	ldrb	r3, [r7, #18]
 8002194:	b21b      	sxth	r3, r3
 8002196:	021b      	lsls	r3, r3, #8
 8002198:	b21a      	sxth	r2, r3
 800219a:	7cfb      	ldrb	r3, [r7, #19]
 800219c:	b21b      	sxth	r3, r3
 800219e:	4313      	orrs	r3, r2
 80021a0:	b21b      	sxth	r3, r3
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	4b6c      	ldr	r3, [pc, #432]	@ (8002358 <MPU6050_Read_AccelGyro+0x208>)
 80021a6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	b21b      	sxth	r3, r3
 80021b2:	817b      	strh	r3, [r7, #10]
	rawA[2] = (int16_t)(Rec[4] << 8 | Rec[5]) - Acc_Offset[2];
 80021b4:	7d3b      	ldrb	r3, [r7, #20]
 80021b6:	b21b      	sxth	r3, r3
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	b21a      	sxth	r2, r3
 80021bc:	7d7b      	ldrb	r3, [r7, #21]
 80021be:	b21b      	sxth	r3, r3
 80021c0:	4313      	orrs	r3, r2
 80021c2:	b21b      	sxth	r3, r3
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	4b64      	ldr	r3, [pc, #400]	@ (8002358 <MPU6050_Read_AccelGyro+0x208>)
 80021c8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	b21b      	sxth	r3, r3
 80021d4:	81bb      	strh	r3, [r7, #12]

	rawG[0] = (int16_t)(Rec[8] << 8 | Rec[9]) - Gyro_Offset[0];
 80021d6:	7e3b      	ldrb	r3, [r7, #24]
 80021d8:	b21b      	sxth	r3, r3
 80021da:	021b      	lsls	r3, r3, #8
 80021dc:	b21a      	sxth	r2, r3
 80021de:	7e7b      	ldrb	r3, [r7, #25]
 80021e0:	b21b      	sxth	r3, r3
 80021e2:	4313      	orrs	r3, r2
 80021e4:	b21b      	sxth	r3, r3
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	4b5c      	ldr	r3, [pc, #368]	@ (800235c <MPU6050_Read_AccelGyro+0x20c>)
 80021ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	b21b      	sxth	r3, r3
 80021f6:	803b      	strh	r3, [r7, #0]
	rawG[1] = (int16_t)(Rec[10] << 8 | Rec[11]) - Gyro_Offset[1];
 80021f8:	7ebb      	ldrb	r3, [r7, #26]
 80021fa:	b21b      	sxth	r3, r3
 80021fc:	021b      	lsls	r3, r3, #8
 80021fe:	b21a      	sxth	r2, r3
 8002200:	7efb      	ldrb	r3, [r7, #27]
 8002202:	b21b      	sxth	r3, r3
 8002204:	4313      	orrs	r3, r2
 8002206:	b21b      	sxth	r3, r3
 8002208:	b29a      	uxth	r2, r3
 800220a:	4b54      	ldr	r3, [pc, #336]	@ (800235c <MPU6050_Read_AccelGyro+0x20c>)
 800220c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002210:	b29b      	uxth	r3, r3
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	b29b      	uxth	r3, r3
 8002216:	b21b      	sxth	r3, r3
 8002218:	807b      	strh	r3, [r7, #2]
	rawG[2] = (int16_t)(Rec[12] << 8 | Rec[13]) - Gyro_Offset[2];
 800221a:	7f3b      	ldrb	r3, [r7, #28]
 800221c:	b21b      	sxth	r3, r3
 800221e:	021b      	lsls	r3, r3, #8
 8002220:	b21a      	sxth	r2, r3
 8002222:	7f7b      	ldrb	r3, [r7, #29]
 8002224:	b21b      	sxth	r3, r3
 8002226:	4313      	orrs	r3, r2
 8002228:	b21b      	sxth	r3, r3
 800222a:	b29a      	uxth	r2, r3
 800222c:	4b4b      	ldr	r3, [pc, #300]	@ (800235c <MPU6050_Read_AccelGyro+0x20c>)
 800222e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002232:	b29b      	uxth	r3, r3
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	b29b      	uxth	r3, r3
 8002238:	b21b      	sxth	r3, r3
 800223a:	80bb      	strh	r3, [r7, #4]

	// Remap Axis based on Calibration
	if (Vertical_Axis == 0) { // X-Up
 800223c:	4b48      	ldr	r3, [pc, #288]	@ (8002360 <MPU6050_Read_AccelGyro+0x210>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d12a      	bne.n	800229a <MPU6050_Read_AccelGyro+0x14a>
		vehicleState.AccX = rawA[2]; vehicleState.AccY = rawA[1]; vehicleState.AccZ = rawA[0] * Vertical_Sign;
 8002244:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002248:	4b46      	ldr	r3, [pc, #280]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 800224a:	801a      	strh	r2, [r3, #0]
 800224c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002250:	4b44      	ldr	r3, [pc, #272]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 8002252:	805a      	strh	r2, [r3, #2]
 8002254:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002258:	b29a      	uxth	r2, r3
 800225a:	4b43      	ldr	r3, [pc, #268]	@ (8002368 <MPU6050_Read_AccelGyro+0x218>)
 800225c:	f993 3000 	ldrsb.w	r3, [r3]
 8002260:	b29b      	uxth	r3, r3
 8002262:	fb12 f303 	smulbb	r3, r2, r3
 8002266:	b29b      	uxth	r3, r3
 8002268:	b21a      	sxth	r2, r3
 800226a:	4b3e      	ldr	r3, [pc, #248]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 800226c:	809a      	strh	r2, [r3, #4]
		vehicleState.GyroX = rawG[2]; vehicleState.GyroY = rawG[1]; vehicleState.GyroZ = rawG[0] * Vertical_Sign;
 800226e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002272:	4b3c      	ldr	r3, [pc, #240]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 8002274:	80da      	strh	r2, [r3, #6]
 8002276:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800227a:	4b3a      	ldr	r3, [pc, #232]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 800227c:	811a      	strh	r2, [r3, #8]
 800227e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002282:	b29a      	uxth	r2, r3
 8002284:	4b38      	ldr	r3, [pc, #224]	@ (8002368 <MPU6050_Read_AccelGyro+0x218>)
 8002286:	f993 3000 	ldrsb.w	r3, [r3]
 800228a:	b29b      	uxth	r3, r3
 800228c:	fb12 f303 	smulbb	r3, r2, r3
 8002290:	b29b      	uxth	r3, r3
 8002292:	b21a      	sxth	r2, r3
 8002294:	4b33      	ldr	r3, [pc, #204]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 8002296:	815a      	strh	r2, [r3, #10]
		vehicleState.GyroX = rawG[0]; vehicleState.GyroY = rawG[2]; vehicleState.GyroZ = rawG[1] * Vertical_Sign;
	} else { // Z-Up (Default)
		vehicleState.AccX = rawA[0]; vehicleState.AccY = rawA[1]; vehicleState.AccZ = rawA[2] * Vertical_Sign;
		vehicleState.GyroX = rawG[0]; vehicleState.GyroY = rawG[1]; vehicleState.GyroZ = rawG[2] * Vertical_Sign;
	}
}
 8002298:	e058      	b.n	800234c <MPU6050_Read_AccelGyro+0x1fc>
	} else if (Vertical_Axis == 1) { // Y-Up
 800229a:	4b31      	ldr	r3, [pc, #196]	@ (8002360 <MPU6050_Read_AccelGyro+0x210>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d12a      	bne.n	80022f8 <MPU6050_Read_AccelGyro+0x1a8>
		vehicleState.AccX = rawA[0]; vehicleState.AccY = rawA[2]; vehicleState.AccZ = rawA[1] * Vertical_Sign;
 80022a2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80022a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 80022a8:	801a      	strh	r2, [r3, #0]
 80022aa:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80022ae:	4b2d      	ldr	r3, [pc, #180]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 80022b0:	805a      	strh	r2, [r3, #2]
 80022b2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002368 <MPU6050_Read_AccelGyro+0x218>)
 80022ba:	f993 3000 	ldrsb.w	r3, [r3]
 80022be:	b29b      	uxth	r3, r3
 80022c0:	fb12 f303 	smulbb	r3, r2, r3
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	b21a      	sxth	r2, r3
 80022c8:	4b26      	ldr	r3, [pc, #152]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 80022ca:	809a      	strh	r2, [r3, #4]
		vehicleState.GyroX = rawG[0]; vehicleState.GyroY = rawG[2]; vehicleState.GyroZ = rawG[1] * Vertical_Sign;
 80022cc:	f9b7 2000 	ldrsh.w	r2, [r7]
 80022d0:	4b24      	ldr	r3, [pc, #144]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 80022d2:	80da      	strh	r2, [r3, #6]
 80022d4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80022d8:	4b22      	ldr	r3, [pc, #136]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 80022da:	811a      	strh	r2, [r3, #8]
 80022dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	4b21      	ldr	r3, [pc, #132]	@ (8002368 <MPU6050_Read_AccelGyro+0x218>)
 80022e4:	f993 3000 	ldrsb.w	r3, [r3]
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	fb12 f303 	smulbb	r3, r2, r3
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	b21a      	sxth	r2, r3
 80022f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 80022f4:	815a      	strh	r2, [r3, #10]
}
 80022f6:	e029      	b.n	800234c <MPU6050_Read_AccelGyro+0x1fc>
		vehicleState.AccX = rawA[0]; vehicleState.AccY = rawA[1]; vehicleState.AccZ = rawA[2] * Vertical_Sign;
 80022f8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80022fc:	4b19      	ldr	r3, [pc, #100]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 80022fe:	801a      	strh	r2, [r3, #0]
 8002300:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002304:	4b17      	ldr	r3, [pc, #92]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 8002306:	805a      	strh	r2, [r3, #2]
 8002308:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800230c:	b29a      	uxth	r2, r3
 800230e:	4b16      	ldr	r3, [pc, #88]	@ (8002368 <MPU6050_Read_AccelGyro+0x218>)
 8002310:	f993 3000 	ldrsb.w	r3, [r3]
 8002314:	b29b      	uxth	r3, r3
 8002316:	fb12 f303 	smulbb	r3, r2, r3
 800231a:	b29b      	uxth	r3, r3
 800231c:	b21a      	sxth	r2, r3
 800231e:	4b11      	ldr	r3, [pc, #68]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 8002320:	809a      	strh	r2, [r3, #4]
		vehicleState.GyroX = rawG[0]; vehicleState.GyroY = rawG[1]; vehicleState.GyroZ = rawG[2] * Vertical_Sign;
 8002322:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002326:	4b0f      	ldr	r3, [pc, #60]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 8002328:	80da      	strh	r2, [r3, #6]
 800232a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800232e:	4b0d      	ldr	r3, [pc, #52]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 8002330:	811a      	strh	r2, [r3, #8]
 8002332:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002336:	b29a      	uxth	r2, r3
 8002338:	4b0b      	ldr	r3, [pc, #44]	@ (8002368 <MPU6050_Read_AccelGyro+0x218>)
 800233a:	f993 3000 	ldrsb.w	r3, [r3]
 800233e:	b29b      	uxth	r3, r3
 8002340:	fb12 f303 	smulbb	r3, r2, r3
 8002344:	b29b      	uxth	r3, r3
 8002346:	b21a      	sxth	r2, r3
 8002348:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <MPU6050_Read_AccelGyro+0x214>)
 800234a:	815a      	strh	r2, [r3, #10]
}
 800234c:	bf00      	nop
 800234e:	3720      	adds	r7, #32
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	2000022c 	.word	0x2000022c
 8002358:	200003a4 	.word	0x200003a4
 800235c:	200003ac 	.word	0x200003ac
 8002360:	20000018 	.word	0x20000018
 8002364:	2000020c 	.word	0x2000020c
 8002368:	20000019 	.word	0x20000019

0800236c <Parse_GGA_Generic>:

void Parse_GGA_Generic(char *nmea) {
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
	char *p = nmea;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	617b      	str	r3, [r7, #20]
	int field = 0;
 8002378:	2300      	movs	r3, #0
 800237a:	613b      	str	r3, [r7, #16]
	while (*p) {
 800237c:	e054      	b.n	8002428 <Parse_GGA_Generic+0xbc>
		char *end = strchr(p, ',');
 800237e:	212c      	movs	r1, #44	@ 0x2c
 8002380:	6978      	ldr	r0, [r7, #20]
 8002382:	f005 f8b6 	bl	80074f2 <strchr>
 8002386:	60f8      	str	r0, [r7, #12]
		if (end) *end = '\0';
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d002      	beq.n	8002394 <Parse_GGA_Generic+0x28>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]

		if (*p) {
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d03c      	beq.n	8002416 <Parse_GGA_Generic+0xaa>
			switch (field) {
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	3b02      	subs	r3, #2
 80023a0:	2b05      	cmp	r3, #5
 80023a2:	d838      	bhi.n	8002416 <Parse_GGA_Generic+0xaa>
 80023a4:	a201      	add	r2, pc, #4	@ (adr r2, 80023ac <Parse_GGA_Generic+0x40>)
 80023a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023aa:	bf00      	nop
 80023ac:	080023c5 	.word	0x080023c5
 80023b0:	08002417 	.word	0x08002417
 80023b4:	080023df 	.word	0x080023df
 80023b8:	08002417 	.word	0x08002417
 80023bc:	080023f9 	.word	0x080023f9
 80023c0:	08002409 	.word	0x08002409
			case 2: vehicleState.Latitude = atof(p); break;
 80023c4:	6978      	ldr	r0, [r7, #20]
 80023c6:	f003 fc84 	bl	8005cd2 <atof>
 80023ca:	ec53 2b10 	vmov	r2, r3, d0
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	f7fe fc11 	bl	8000bf8 <__aeabi_d2f>
 80023d6:	4603      	mov	r3, r0
 80023d8:	4a18      	ldr	r2, [pc, #96]	@ (800243c <Parse_GGA_Generic+0xd0>)
 80023da:	60d3      	str	r3, [r2, #12]
 80023dc:	e01b      	b.n	8002416 <Parse_GGA_Generic+0xaa>
			case 4: vehicleState.Longitude = atof(p); break;
 80023de:	6978      	ldr	r0, [r7, #20]
 80023e0:	f003 fc77 	bl	8005cd2 <atof>
 80023e4:	ec53 2b10 	vmov	r2, r3, d0
 80023e8:	4610      	mov	r0, r2
 80023ea:	4619      	mov	r1, r3
 80023ec:	f7fe fc04 	bl	8000bf8 <__aeabi_d2f>
 80023f0:	4603      	mov	r3, r0
 80023f2:	4a12      	ldr	r2, [pc, #72]	@ (800243c <Parse_GGA_Generic+0xd0>)
 80023f4:	6113      	str	r3, [r2, #16]
 80023f6:	e00e      	b.n	8002416 <Parse_GGA_Generic+0xaa>
			case 6: vehicleState.FixStatus = atoi(p); break;
 80023f8:	6978      	ldr	r0, [r7, #20]
 80023fa:	f003 fc6d 	bl	8005cd8 <atoi>
 80023fe:	4603      	mov	r3, r0
 8002400:	b2da      	uxtb	r2, r3
 8002402:	4b0e      	ldr	r3, [pc, #56]	@ (800243c <Parse_GGA_Generic+0xd0>)
 8002404:	761a      	strb	r2, [r3, #24]
 8002406:	e006      	b.n	8002416 <Parse_GGA_Generic+0xaa>
			case 7: vehicleState.Satellites = atoi(p); break;
 8002408:	6978      	ldr	r0, [r7, #20]
 800240a:	f003 fc65 	bl	8005cd8 <atoi>
 800240e:	4603      	mov	r3, r0
 8002410:	4a0a      	ldr	r2, [pc, #40]	@ (800243c <Parse_GGA_Generic+0xd0>)
 8002412:	6153      	str	r3, [r2, #20]
 8002414:	bf00      	nop
			}
		}
		if (!end) break;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00a      	beq.n	8002432 <Parse_GGA_Generic+0xc6>
		p = end + 1;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	3301      	adds	r3, #1
 8002420:	617b      	str	r3, [r7, #20]
		field++;
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	3301      	adds	r3, #1
 8002426:	613b      	str	r3, [r7, #16]
	while (*p) {
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1a6      	bne.n	800237e <Parse_GGA_Generic+0x12>
	}
}
 8002430:	e000      	b.n	8002434 <Parse_GGA_Generic+0xc8>
		if (!end) break;
 8002432:	bf00      	nop
}
 8002434:	bf00      	nop
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	2000020c 	.word	0x2000020c

08002440 <SystemClock_Config>:

/* --- Initialization Boilerplate --- */
void SystemClock_Config(void) {
 8002440:	b580      	push	{r7, lr}
 8002442:	b094      	sub	sp, #80	@ 0x50
 8002444:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002446:	f107 0320 	add.w	r3, r7, #32
 800244a:	2230      	movs	r2, #48	@ 0x30
 800244c:	2100      	movs	r1, #0
 800244e:	4618      	mov	r0, r3
 8002450:	f005 f847 	bl	80074e2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002454:	f107 030c 	add.w	r3, r7, #12
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]
	__HAL_RCC_PWR_CLK_ENABLE();
 8002464:	2300      	movs	r3, #0
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	4b23      	ldr	r3, [pc, #140]	@ (80024f8 <SystemClock_Config+0xb8>)
 800246a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246c:	4a22      	ldr	r2, [pc, #136]	@ (80024f8 <SystemClock_Config+0xb8>)
 800246e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002472:	6413      	str	r3, [r2, #64]	@ 0x40
 8002474:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <SystemClock_Config+0xb8>)
 8002476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002480:	2300      	movs	r3, #0
 8002482:	607b      	str	r3, [r7, #4]
 8002484:	4b1d      	ldr	r3, [pc, #116]	@ (80024fc <SystemClock_Config+0xbc>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800248c:	4a1b      	ldr	r2, [pc, #108]	@ (80024fc <SystemClock_Config+0xbc>)
 800248e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	4b19      	ldr	r3, [pc, #100]	@ (80024fc <SystemClock_Config+0xbc>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800249c:	607b      	str	r3, [r7, #4]
 800249e:	687b      	ldr	r3, [r7, #4]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024a0:	2302      	movs	r3, #2
 80024a2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024a4:	2301      	movs	r3, #1
 80024a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024a8:	2310      	movs	r3, #16
 80024aa:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024ac:	2302      	movs	r3, #2
 80024ae:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024b0:	2300      	movs	r3, #0
 80024b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80024b4:	2308      	movs	r3, #8
 80024b6:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 84;
 80024b8:	2354      	movs	r3, #84	@ 0x54
 80024ba:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024bc:	2302      	movs	r3, #2
 80024be:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80024c0:	2304      	movs	r3, #4
 80024c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80024c4:	f107 0320 	add.w	r3, r7, #32
 80024c8:	4618      	mov	r0, r3
 80024ca:	f001 ff1b 	bl	8004304 <HAL_RCC_OscConfig>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80024ce:	230f      	movs	r3, #15
 80024d0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024d2:	2302      	movs	r3, #2
 80024d4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024de:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024e0:	2300      	movs	r3, #0
 80024e2:	61fb      	str	r3, [r7, #28]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80024e4:	f107 030c 	add.w	r3, r7, #12
 80024e8:	2102      	movs	r1, #2
 80024ea:	4618      	mov	r0, r3
 80024ec:	f002 f982 	bl	80047f4 <HAL_RCC_ClockConfig>
}
 80024f0:	bf00      	nop
 80024f2:	3750      	adds	r7, #80	@ 0x50
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40023800 	.word	0x40023800
 80024fc:	40007000 	.word	0x40007000

08002500 <MX_I2C1_Init>:

static void MX_I2C1_Init(void) {
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8002504:	4b10      	ldr	r3, [pc, #64]	@ (8002548 <MX_I2C1_Init+0x48>)
 8002506:	4a11      	ldr	r2, [pc, #68]	@ (800254c <MX_I2C1_Init+0x4c>)
 8002508:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800250a:	4b0f      	ldr	r3, [pc, #60]	@ (8002548 <MX_I2C1_Init+0x48>)
 800250c:	4a10      	ldr	r2, [pc, #64]	@ (8002550 <MX_I2C1_Init+0x50>)
 800250e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002510:	4b0d      	ldr	r3, [pc, #52]	@ (8002548 <MX_I2C1_Init+0x48>)
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8002516:	4b0c      	ldr	r3, [pc, #48]	@ (8002548 <MX_I2C1_Init+0x48>)
 8002518:	2200      	movs	r2, #0
 800251a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800251c:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <MX_I2C1_Init+0x48>)
 800251e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002522:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002524:	4b08      	ldr	r3, [pc, #32]	@ (8002548 <MX_I2C1_Init+0x48>)
 8002526:	2200      	movs	r2, #0
 8002528:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800252a:	4b07      	ldr	r3, [pc, #28]	@ (8002548 <MX_I2C1_Init+0x48>)
 800252c:	2200      	movs	r2, #0
 800252e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002530:	4b05      	ldr	r3, [pc, #20]	@ (8002548 <MX_I2C1_Init+0x48>)
 8002532:	2200      	movs	r2, #0
 8002534:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002536:	4b04      	ldr	r3, [pc, #16]	@ (8002548 <MX_I2C1_Init+0x48>)
 8002538:	2200      	movs	r2, #0
 800253a:	621a      	str	r2, [r3, #32]
	HAL_I2C_Init(&hi2c1);
 800253c:	4802      	ldr	r0, [pc, #8]	@ (8002548 <MX_I2C1_Init+0x48>)
 800253e:	f000 febd 	bl	80032bc <HAL_I2C_Init>
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	2000022c 	.word	0x2000022c
 800254c:	40005400 	.word	0x40005400
 8002550:	000186a0 	.word	0x000186a0

08002554 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void) {
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
	huart1.Instance = USART1;
 8002558:	4b0e      	ldr	r3, [pc, #56]	@ (8002594 <MX_USART1_UART_Init+0x40>)
 800255a:	4a0f      	ldr	r2, [pc, #60]	@ (8002598 <MX_USART1_UART_Init+0x44>)
 800255c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 800255e:	4b0d      	ldr	r3, [pc, #52]	@ (8002594 <MX_USART1_UART_Init+0x40>)
 8002560:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002564:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002566:	4b0b      	ldr	r3, [pc, #44]	@ (8002594 <MX_USART1_UART_Init+0x40>)
 8002568:	2200      	movs	r2, #0
 800256a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800256c:	4b09      	ldr	r3, [pc, #36]	@ (8002594 <MX_USART1_UART_Init+0x40>)
 800256e:	2200      	movs	r2, #0
 8002570:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002572:	4b08      	ldr	r3, [pc, #32]	@ (8002594 <MX_USART1_UART_Init+0x40>)
 8002574:	2200      	movs	r2, #0
 8002576:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002578:	4b06      	ldr	r3, [pc, #24]	@ (8002594 <MX_USART1_UART_Init+0x40>)
 800257a:	220c      	movs	r2, #12
 800257c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800257e:	4b05      	ldr	r3, [pc, #20]	@ (8002594 <MX_USART1_UART_Init+0x40>)
 8002580:	2200      	movs	r2, #0
 8002582:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002584:	4b03      	ldr	r3, [pc, #12]	@ (8002594 <MX_USART1_UART_Init+0x40>)
 8002586:	2200      	movs	r2, #0
 8002588:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart1);
 800258a:	4802      	ldr	r0, [pc, #8]	@ (8002594 <MX_USART1_UART_Init+0x40>)
 800258c:	f002 fb12 	bl	8004bb4 <HAL_UART_Init>
}
 8002590:	bf00      	nop
 8002592:	bd80      	pop	{r7, pc}
 8002594:	20000280 	.word	0x20000280
 8002598:	40011000 	.word	0x40011000

0800259c <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void) {
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80025a0:	4b15      	ldr	r3, [pc, #84]	@ (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025a2:	4a16      	ldr	r2, [pc, #88]	@ (80025fc <MX_USART2_UART_Init+0x60>)
 80025a4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80025a6:	4b14      	ldr	r3, [pc, #80]	@ (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025ac:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025ae:	4b12      	ldr	r3, [pc, #72]	@ (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80025b4:	4b10      	ldr	r3, [pc, #64]	@ (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80025ba:	4b0f      	ldr	r3, [pc, #60]	@ (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025bc:	2200      	movs	r2, #0
 80025be:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80025c0:	4b0d      	ldr	r3, [pc, #52]	@ (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025c2:	220c      	movs	r2, #12
 80025c4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025c6:	4b0c      	ldr	r3, [pc, #48]	@ (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025cc:	4b0a      	ldr	r3, [pc, #40]	@ (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 80025d2:	4809      	ldr	r0, [pc, #36]	@ (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025d4:	f002 faee 	bl	8004bb4 <HAL_UART_Init>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_USART2_UART_Init+0x46>
 80025de:	f000 f861 	bl	80026a4 <Error_Handler>

	// Explicit Interrupt Enable
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80025e2:	2200      	movs	r2, #0
 80025e4:	2100      	movs	r1, #0
 80025e6:	2026      	movs	r0, #38	@ 0x26
 80025e8:	f000 fbe7 	bl	8002dba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80025ec:	2026      	movs	r0, #38	@ 0x26
 80025ee:	f000 fc00 	bl	8002df2 <HAL_NVIC_EnableIRQ>
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	200002c8 	.word	0x200002c8
 80025fc:	40004400 	.word	0x40004400

08002600 <MX_GPIO_Init>:

static void MX_GPIO_Init(void) {
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002606:	f107 030c 	add.w	r3, r7, #12
 800260a:	2200      	movs	r2, #0
 800260c:	601a      	str	r2, [r3, #0]
 800260e:	605a      	str	r2, [r3, #4]
 8002610:	609a      	str	r2, [r3, #8]
 8002612:	60da      	str	r2, [r3, #12]
 8002614:	611a      	str	r2, [r3, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	60bb      	str	r3, [r7, #8]
 800261a:	4b20      	ldr	r3, [pc, #128]	@ (800269c <MX_GPIO_Init+0x9c>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	4a1f      	ldr	r2, [pc, #124]	@ (800269c <MX_GPIO_Init+0x9c>)
 8002620:	f043 0304 	orr.w	r3, r3, #4
 8002624:	6313      	str	r3, [r2, #48]	@ 0x30
 8002626:	4b1d      	ldr	r3, [pc, #116]	@ (800269c <MX_GPIO_Init+0x9c>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	f003 0304 	and.w	r3, r3, #4
 800262e:	60bb      	str	r3, [r7, #8]
 8002630:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002632:	2300      	movs	r3, #0
 8002634:	607b      	str	r3, [r7, #4]
 8002636:	4b19      	ldr	r3, [pc, #100]	@ (800269c <MX_GPIO_Init+0x9c>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	4a18      	ldr	r2, [pc, #96]	@ (800269c <MX_GPIO_Init+0x9c>)
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	6313      	str	r3, [r2, #48]	@ 0x30
 8002642:	4b16      	ldr	r3, [pc, #88]	@ (800269c <MX_GPIO_Init+0x9c>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	607b      	str	r3, [r7, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	603b      	str	r3, [r7, #0]
 8002652:	4b12      	ldr	r3, [pc, #72]	@ (800269c <MX_GPIO_Init+0x9c>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	4a11      	ldr	r2, [pc, #68]	@ (800269c <MX_GPIO_Init+0x9c>)
 8002658:	f043 0302 	orr.w	r3, r3, #2
 800265c:	6313      	str	r3, [r2, #48]	@ 0x30
 800265e:	4b0f      	ldr	r3, [pc, #60]	@ (800269c <MX_GPIO_Init+0x9c>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	603b      	str	r3, [r7, #0]
 8002668:	683b      	ldr	r3, [r7, #0]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800266a:	2200      	movs	r2, #0
 800266c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002670:	480b      	ldr	r0, [pc, #44]	@ (80026a0 <MX_GPIO_Init+0xa0>)
 8002672:	f000 fdef 	bl	8003254 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002676:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800267a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800267c:	2301      	movs	r3, #1
 800267e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002680:	2300      	movs	r3, #0
 8002682:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002684:	2300      	movs	r3, #0
 8002686:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002688:	f107 030c 	add.w	r3, r7, #12
 800268c:	4619      	mov	r1, r3
 800268e:	4804      	ldr	r0, [pc, #16]	@ (80026a0 <MX_GPIO_Init+0xa0>)
 8002690:	f000 fc5c 	bl	8002f4c <HAL_GPIO_Init>
}
 8002694:	bf00      	nop
 8002696:	3720      	adds	r7, #32
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	40023800 	.word	0x40023800
 80026a0:	40020800 	.word	0x40020800

080026a4 <Error_Handler>:

void Error_Handler(void) {
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026a8:	b672      	cpsid	i
}
 80026aa:	bf00      	nop
	__disable_irq();
	while (1) {}
 80026ac:	bf00      	nop
 80026ae:	e7fd      	b.n	80026ac <Error_Handler+0x8>

080026b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	607b      	str	r3, [r7, #4]
 80026ba:	4b10      	ldr	r3, [pc, #64]	@ (80026fc <HAL_MspInit+0x4c>)
 80026bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026be:	4a0f      	ldr	r2, [pc, #60]	@ (80026fc <HAL_MspInit+0x4c>)
 80026c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026c6:	4b0d      	ldr	r3, [pc, #52]	@ (80026fc <HAL_MspInit+0x4c>)
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026ce:	607b      	str	r3, [r7, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	603b      	str	r3, [r7, #0]
 80026d6:	4b09      	ldr	r3, [pc, #36]	@ (80026fc <HAL_MspInit+0x4c>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026da:	4a08      	ldr	r2, [pc, #32]	@ (80026fc <HAL_MspInit+0x4c>)
 80026dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026e2:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <HAL_MspInit+0x4c>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ea:	603b      	str	r3, [r7, #0]
 80026ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	40023800 	.word	0x40023800

08002700 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b08a      	sub	sp, #40	@ 0x28
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002708:	f107 0314 	add.w	r3, r7, #20
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	60da      	str	r2, [r3, #12]
 8002716:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a19      	ldr	r2, [pc, #100]	@ (8002784 <HAL_I2C_MspInit+0x84>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d12b      	bne.n	800277a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002722:	2300      	movs	r3, #0
 8002724:	613b      	str	r3, [r7, #16]
 8002726:	4b18      	ldr	r3, [pc, #96]	@ (8002788 <HAL_I2C_MspInit+0x88>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	4a17      	ldr	r2, [pc, #92]	@ (8002788 <HAL_I2C_MspInit+0x88>)
 800272c:	f043 0302 	orr.w	r3, r3, #2
 8002730:	6313      	str	r3, [r2, #48]	@ 0x30
 8002732:	4b15      	ldr	r3, [pc, #84]	@ (8002788 <HAL_I2C_MspInit+0x88>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	613b      	str	r3, [r7, #16]
 800273c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800273e:	23c0      	movs	r3, #192	@ 0xc0
 8002740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002742:	2312      	movs	r3, #18
 8002744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800274a:	2303      	movs	r3, #3
 800274c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800274e:	2304      	movs	r3, #4
 8002750:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002752:	f107 0314 	add.w	r3, r7, #20
 8002756:	4619      	mov	r1, r3
 8002758:	480c      	ldr	r0, [pc, #48]	@ (800278c <HAL_I2C_MspInit+0x8c>)
 800275a:	f000 fbf7 	bl	8002f4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	4b09      	ldr	r3, [pc, #36]	@ (8002788 <HAL_I2C_MspInit+0x88>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	4a08      	ldr	r2, [pc, #32]	@ (8002788 <HAL_I2C_MspInit+0x88>)
 8002768:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800276c:	6413      	str	r3, [r2, #64]	@ 0x40
 800276e:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <HAL_I2C_MspInit+0x88>)
 8002770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002772:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002776:	60fb      	str	r3, [r7, #12]
 8002778:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800277a:	bf00      	nop
 800277c:	3728      	adds	r7, #40	@ 0x28
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40005400 	.word	0x40005400
 8002788:	40023800 	.word	0x40023800
 800278c:	40020400 	.word	0x40020400

08002790 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08c      	sub	sp, #48	@ 0x30
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002798:	f107 031c 	add.w	r3, r7, #28
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	60da      	str	r2, [r3, #12]
 80027a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a36      	ldr	r2, [pc, #216]	@ (8002888 <HAL_UART_MspInit+0xf8>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d135      	bne.n	800281e <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	61bb      	str	r3, [r7, #24]
 80027b6:	4b35      	ldr	r3, [pc, #212]	@ (800288c <HAL_UART_MspInit+0xfc>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	4a34      	ldr	r2, [pc, #208]	@ (800288c <HAL_UART_MspInit+0xfc>)
 80027bc:	f043 0310 	orr.w	r3, r3, #16
 80027c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027c2:	4b32      	ldr	r3, [pc, #200]	@ (800288c <HAL_UART_MspInit+0xfc>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c6:	f003 0310 	and.w	r3, r3, #16
 80027ca:	61bb      	str	r3, [r7, #24]
 80027cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	4b2e      	ldr	r3, [pc, #184]	@ (800288c <HAL_UART_MspInit+0xfc>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	4a2d      	ldr	r2, [pc, #180]	@ (800288c <HAL_UART_MspInit+0xfc>)
 80027d8:	f043 0301 	orr.w	r3, r3, #1
 80027dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027de:	4b2b      	ldr	r3, [pc, #172]	@ (800288c <HAL_UART_MspInit+0xfc>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80027ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80027ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f0:	2302      	movs	r3, #2
 80027f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f8:	2303      	movs	r3, #3
 80027fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027fc:	2307      	movs	r3, #7
 80027fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002800:	f107 031c 	add.w	r3, r7, #28
 8002804:	4619      	mov	r1, r3
 8002806:	4822      	ldr	r0, [pc, #136]	@ (8002890 <HAL_UART_MspInit+0x100>)
 8002808:	f000 fba0 	bl	8002f4c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800280c:	2200      	movs	r2, #0
 800280e:	2100      	movs	r1, #0
 8002810:	2025      	movs	r0, #37	@ 0x25
 8002812:	f000 fad2 	bl	8002dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002816:	2025      	movs	r0, #37	@ 0x25
 8002818:	f000 faeb 	bl	8002df2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800281c:	e030      	b.n	8002880 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a1c      	ldr	r2, [pc, #112]	@ (8002894 <HAL_UART_MspInit+0x104>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d12b      	bne.n	8002880 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002828:	2300      	movs	r3, #0
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	4b17      	ldr	r3, [pc, #92]	@ (800288c <HAL_UART_MspInit+0xfc>)
 800282e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002830:	4a16      	ldr	r2, [pc, #88]	@ (800288c <HAL_UART_MspInit+0xfc>)
 8002832:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002836:	6413      	str	r3, [r2, #64]	@ 0x40
 8002838:	4b14      	ldr	r3, [pc, #80]	@ (800288c <HAL_UART_MspInit+0xfc>)
 800283a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002840:	613b      	str	r3, [r7, #16]
 8002842:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002844:	2300      	movs	r3, #0
 8002846:	60fb      	str	r3, [r7, #12]
 8002848:	4b10      	ldr	r3, [pc, #64]	@ (800288c <HAL_UART_MspInit+0xfc>)
 800284a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284c:	4a0f      	ldr	r2, [pc, #60]	@ (800288c <HAL_UART_MspInit+0xfc>)
 800284e:	f043 0301 	orr.w	r3, r3, #1
 8002852:	6313      	str	r3, [r2, #48]	@ 0x30
 8002854:	4b0d      	ldr	r3, [pc, #52]	@ (800288c <HAL_UART_MspInit+0xfc>)
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002860:	230c      	movs	r3, #12
 8002862:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002864:	2302      	movs	r3, #2
 8002866:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800286c:	2303      	movs	r3, #3
 800286e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002870:	2307      	movs	r3, #7
 8002872:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002874:	f107 031c 	add.w	r3, r7, #28
 8002878:	4619      	mov	r1, r3
 800287a:	4805      	ldr	r0, [pc, #20]	@ (8002890 <HAL_UART_MspInit+0x100>)
 800287c:	f000 fb66 	bl	8002f4c <HAL_GPIO_Init>
}
 8002880:	bf00      	nop
 8002882:	3730      	adds	r7, #48	@ 0x30
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40011000 	.word	0x40011000
 800288c:	40023800 	.word	0x40023800
 8002890:	40020000 	.word	0x40020000
 8002894:	40004400 	.word	0x40004400

08002898 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800289c:	bf00      	nop
 800289e:	e7fd      	b.n	800289c <NMI_Handler+0x4>

080028a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028a4:	bf00      	nop
 80028a6:	e7fd      	b.n	80028a4 <HardFault_Handler+0x4>

080028a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028ac:	bf00      	nop
 80028ae:	e7fd      	b.n	80028ac <MemManage_Handler+0x4>

080028b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028b4:	bf00      	nop
 80028b6:	e7fd      	b.n	80028b4 <BusFault_Handler+0x4>

080028b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028bc:	bf00      	nop
 80028be:	e7fd      	b.n	80028bc <UsageFault_Handler+0x4>

080028c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr

080028ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028ce:	b480      	push	{r7}
 80028d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028d2:	bf00      	nop
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028e0:	bf00      	nop
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028ee:	f000 f945 	bl	8002b7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028f2:	bf00      	nop
 80028f4:	bd80      	pop	{r7, pc}
	...

080028f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80028fc:	4802      	ldr	r0, [pc, #8]	@ (8002908 <USART1_IRQHandler+0x10>)
 80028fe:	f002 fa59 	bl	8004db4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002902:	bf00      	nop
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20000280 	.word	0x20000280

0800290c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  return 1;
 8002910:	2301      	movs	r3, #1
}
 8002912:	4618      	mov	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <_kill>:

int _kill(int pid, int sig)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002926:	f004 fe63 	bl	80075f0 <__errno>
 800292a:	4603      	mov	r3, r0
 800292c:	2216      	movs	r2, #22
 800292e:	601a      	str	r2, [r3, #0]
  return -1;
 8002930:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002934:	4618      	mov	r0, r3
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <_exit>:

void _exit (int status)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002944:	f04f 31ff 	mov.w	r1, #4294967295
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f7ff ffe7 	bl	800291c <_kill>
  while (1) {}    /* Make sure we hang here */
 800294e:	bf00      	nop
 8002950:	e7fd      	b.n	800294e <_exit+0x12>

08002952 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b086      	sub	sp, #24
 8002956:	af00      	add	r7, sp, #0
 8002958:	60f8      	str	r0, [r7, #12]
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800295e:	2300      	movs	r3, #0
 8002960:	617b      	str	r3, [r7, #20]
 8002962:	e00a      	b.n	800297a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002964:	f3af 8000 	nop.w
 8002968:	4601      	mov	r1, r0
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	1c5a      	adds	r2, r3, #1
 800296e:	60ba      	str	r2, [r7, #8]
 8002970:	b2ca      	uxtb	r2, r1
 8002972:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	3301      	adds	r3, #1
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	429a      	cmp	r2, r3
 8002980:	dbf0      	blt.n	8002964 <_read+0x12>
  }

  return len;
 8002982:	687b      	ldr	r3, [r7, #4]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3718      	adds	r7, #24
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <_close>:
  }
  return len;
}

int _close(int file)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002994:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002998:	4618      	mov	r0, r3
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029b4:	605a      	str	r2, [r3, #4]
  return 0;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <_isatty>:

int _isatty(int file)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029cc:	2301      	movs	r3, #1
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr

080029da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029da:	b480      	push	{r7}
 80029dc:	b085      	sub	sp, #20
 80029de:	af00      	add	r7, sp, #0
 80029e0:	60f8      	str	r0, [r7, #12]
 80029e2:	60b9      	str	r1, [r7, #8]
 80029e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3714      	adds	r7, #20
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029fc:	4a14      	ldr	r2, [pc, #80]	@ (8002a50 <_sbrk+0x5c>)
 80029fe:	4b15      	ldr	r3, [pc, #84]	@ (8002a54 <_sbrk+0x60>)
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a08:	4b13      	ldr	r3, [pc, #76]	@ (8002a58 <_sbrk+0x64>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d102      	bne.n	8002a16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a10:	4b11      	ldr	r3, [pc, #68]	@ (8002a58 <_sbrk+0x64>)
 8002a12:	4a12      	ldr	r2, [pc, #72]	@ (8002a5c <_sbrk+0x68>)
 8002a14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a16:	4b10      	ldr	r3, [pc, #64]	@ (8002a58 <_sbrk+0x64>)
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d207      	bcs.n	8002a34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a24:	f004 fde4 	bl	80075f0 <__errno>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	220c      	movs	r2, #12
 8002a2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a32:	e009      	b.n	8002a48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a34:	4b08      	ldr	r3, [pc, #32]	@ (8002a58 <_sbrk+0x64>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a3a:	4b07      	ldr	r3, [pc, #28]	@ (8002a58 <_sbrk+0x64>)
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4413      	add	r3, r2
 8002a42:	4a05      	ldr	r2, [pc, #20]	@ (8002a58 <_sbrk+0x64>)
 8002a44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a46:	68fb      	ldr	r3, [r7, #12]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3718      	adds	r7, #24
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	20010000 	.word	0x20010000
 8002a54:	00000400 	.word	0x00000400
 8002a58:	200003b4 	.word	0x200003b4
 8002a5c:	20000508 	.word	0x20000508

08002a60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a64:	4b06      	ldr	r3, [pc, #24]	@ (8002a80 <SystemInit+0x20>)
 8002a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a6a:	4a05      	ldr	r2, [pc, #20]	@ (8002a80 <SystemInit+0x20>)
 8002a6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a74:	bf00      	nop
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	e000ed00 	.word	0xe000ed00

08002a84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002abc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002a88:	f7ff ffea 	bl	8002a60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a8c:	480c      	ldr	r0, [pc, #48]	@ (8002ac0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a8e:	490d      	ldr	r1, [pc, #52]	@ (8002ac4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a90:	4a0d      	ldr	r2, [pc, #52]	@ (8002ac8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a94:	e002      	b.n	8002a9c <LoopCopyDataInit>

08002a96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a9a:	3304      	adds	r3, #4

08002a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002aa0:	d3f9      	bcc.n	8002a96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aa2:	4a0a      	ldr	r2, [pc, #40]	@ (8002acc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002aa4:	4c0a      	ldr	r4, [pc, #40]	@ (8002ad0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002aa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002aa8:	e001      	b.n	8002aae <LoopFillZerobss>

08002aaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002aac:	3204      	adds	r2, #4

08002aae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ab0:	d3fb      	bcc.n	8002aaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ab2:	f004 fda3 	bl	80075fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ab6:	f7fe fabb 	bl	8001030 <main>
  bx  lr    
 8002aba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002abc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002ac0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ac4:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002ac8:	0800a110 	.word	0x0800a110
  ldr r2, =_sbss
 8002acc:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002ad0:	20000508 	.word	0x20000508

08002ad4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ad4:	e7fe      	b.n	8002ad4 <ADC_IRQHandler>
	...

08002ad8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002adc:	4b0e      	ldr	r3, [pc, #56]	@ (8002b18 <HAL_Init+0x40>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8002b18 <HAL_Init+0x40>)
 8002ae2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ae6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b18 <HAL_Init+0x40>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a0a      	ldr	r2, [pc, #40]	@ (8002b18 <HAL_Init+0x40>)
 8002aee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002af2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002af4:	4b08      	ldr	r3, [pc, #32]	@ (8002b18 <HAL_Init+0x40>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a07      	ldr	r2, [pc, #28]	@ (8002b18 <HAL_Init+0x40>)
 8002afa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002afe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b00:	2003      	movs	r0, #3
 8002b02:	f000 f94f 	bl	8002da4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b06:	200f      	movs	r0, #15
 8002b08:	f000 f808 	bl	8002b1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b0c:	f7ff fdd0 	bl	80026b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40023c00 	.word	0x40023c00

08002b1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b24:	4b12      	ldr	r3, [pc, #72]	@ (8002b70 <HAL_InitTick+0x54>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	4b12      	ldr	r3, [pc, #72]	@ (8002b74 <HAL_InitTick+0x58>)
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b32:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f000 f967 	bl	8002e0e <HAL_SYSTICK_Config>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e00e      	b.n	8002b68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b0f      	cmp	r3, #15
 8002b4e:	d80a      	bhi.n	8002b66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b50:	2200      	movs	r2, #0
 8002b52:	6879      	ldr	r1, [r7, #4]
 8002b54:	f04f 30ff 	mov.w	r0, #4294967295
 8002b58:	f000 f92f 	bl	8002dba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b5c:	4a06      	ldr	r2, [pc, #24]	@ (8002b78 <HAL_InitTick+0x5c>)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
 8002b64:	e000      	b.n	8002b68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3708      	adds	r7, #8
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	2000001c 	.word	0x2000001c
 8002b74:	20000024 	.word	0x20000024
 8002b78:	20000020 	.word	0x20000020

08002b7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b80:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <HAL_IncTick+0x20>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	461a      	mov	r2, r3
 8002b86:	4b06      	ldr	r3, [pc, #24]	@ (8002ba0 <HAL_IncTick+0x24>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	4a04      	ldr	r2, [pc, #16]	@ (8002ba0 <HAL_IncTick+0x24>)
 8002b8e:	6013      	str	r3, [r2, #0]
}
 8002b90:	bf00      	nop
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	20000024 	.word	0x20000024
 8002ba0:	200003b8 	.word	0x200003b8

08002ba4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ba8:	4b03      	ldr	r3, [pc, #12]	@ (8002bb8 <HAL_GetTick+0x14>)
 8002baa:	681b      	ldr	r3, [r3, #0]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	200003b8 	.word	0x200003b8

08002bbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bc4:	f7ff ffee 	bl	8002ba4 <HAL_GetTick>
 8002bc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd4:	d005      	beq.n	8002be2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <HAL_Delay+0x44>)
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	461a      	mov	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4413      	add	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002be2:	bf00      	nop
 8002be4:	f7ff ffde 	bl	8002ba4 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d8f7      	bhi.n	8002be4 <HAL_Delay+0x28>
  {
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000024 	.word	0x20000024

08002c04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f003 0307 	and.w	r3, r3, #7
 8002c12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c14:	4b0c      	ldr	r3, [pc, #48]	@ (8002c48 <__NVIC_SetPriorityGrouping+0x44>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c20:	4013      	ands	r3, r2
 8002c22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c36:	4a04      	ldr	r2, [pc, #16]	@ (8002c48 <__NVIC_SetPriorityGrouping+0x44>)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	60d3      	str	r3, [r2, #12]
}
 8002c3c:	bf00      	nop
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr
 8002c48:	e000ed00 	.word	0xe000ed00

08002c4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c50:	4b04      	ldr	r3, [pc, #16]	@ (8002c64 <__NVIC_GetPriorityGrouping+0x18>)
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	0a1b      	lsrs	r3, r3, #8
 8002c56:	f003 0307 	and.w	r3, r3, #7
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	db0b      	blt.n	8002c92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	f003 021f 	and.w	r2, r3, #31
 8002c80:	4907      	ldr	r1, [pc, #28]	@ (8002ca0 <__NVIC_EnableIRQ+0x38>)
 8002c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c86:	095b      	lsrs	r3, r3, #5
 8002c88:	2001      	movs	r0, #1
 8002c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	e000e100 	.word	0xe000e100

08002ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	4603      	mov	r3, r0
 8002cac:	6039      	str	r1, [r7, #0]
 8002cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	db0a      	blt.n	8002cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	b2da      	uxtb	r2, r3
 8002cbc:	490c      	ldr	r1, [pc, #48]	@ (8002cf0 <__NVIC_SetPriority+0x4c>)
 8002cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc2:	0112      	lsls	r2, r2, #4
 8002cc4:	b2d2      	uxtb	r2, r2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ccc:	e00a      	b.n	8002ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	b2da      	uxtb	r2, r3
 8002cd2:	4908      	ldr	r1, [pc, #32]	@ (8002cf4 <__NVIC_SetPriority+0x50>)
 8002cd4:	79fb      	ldrb	r3, [r7, #7]
 8002cd6:	f003 030f 	and.w	r3, r3, #15
 8002cda:	3b04      	subs	r3, #4
 8002cdc:	0112      	lsls	r2, r2, #4
 8002cde:	b2d2      	uxtb	r2, r2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	761a      	strb	r2, [r3, #24]
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	e000e100 	.word	0xe000e100
 8002cf4:	e000ed00 	.word	0xe000ed00

08002cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b089      	sub	sp, #36	@ 0x24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	f1c3 0307 	rsb	r3, r3, #7
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	bf28      	it	cs
 8002d16:	2304      	movcs	r3, #4
 8002d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	3304      	adds	r3, #4
 8002d1e:	2b06      	cmp	r3, #6
 8002d20:	d902      	bls.n	8002d28 <NVIC_EncodePriority+0x30>
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3b03      	subs	r3, #3
 8002d26:	e000      	b.n	8002d2a <NVIC_EncodePriority+0x32>
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d30:	69bb      	ldr	r3, [r7, #24]
 8002d32:	fa02 f303 	lsl.w	r3, r2, r3
 8002d36:	43da      	mvns	r2, r3
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	401a      	ands	r2, r3
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d40:	f04f 31ff 	mov.w	r1, #4294967295
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4a:	43d9      	mvns	r1, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d50:	4313      	orrs	r3, r2
         );
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3724      	adds	r7, #36	@ 0x24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
	...

08002d60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d70:	d301      	bcc.n	8002d76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d72:	2301      	movs	r3, #1
 8002d74:	e00f      	b.n	8002d96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d76:	4a0a      	ldr	r2, [pc, #40]	@ (8002da0 <SysTick_Config+0x40>)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d7e:	210f      	movs	r1, #15
 8002d80:	f04f 30ff 	mov.w	r0, #4294967295
 8002d84:	f7ff ff8e 	bl	8002ca4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d88:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <SysTick_Config+0x40>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d8e:	4b04      	ldr	r3, [pc, #16]	@ (8002da0 <SysTick_Config+0x40>)
 8002d90:	2207      	movs	r2, #7
 8002d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	e000e010 	.word	0xe000e010

08002da4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f7ff ff29 	bl	8002c04 <__NVIC_SetPriorityGrouping>
}
 8002db2:	bf00      	nop
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b086      	sub	sp, #24
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	60b9      	str	r1, [r7, #8]
 8002dc4:	607a      	str	r2, [r7, #4]
 8002dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dcc:	f7ff ff3e 	bl	8002c4c <__NVIC_GetPriorityGrouping>
 8002dd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	68b9      	ldr	r1, [r7, #8]
 8002dd6:	6978      	ldr	r0, [r7, #20]
 8002dd8:	f7ff ff8e 	bl	8002cf8 <NVIC_EncodePriority>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff ff5d 	bl	8002ca4 <__NVIC_SetPriority>
}
 8002dea:	bf00      	nop
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b082      	sub	sp, #8
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	4603      	mov	r3, r0
 8002dfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff ff31 	bl	8002c68 <__NVIC_EnableIRQ>
}
 8002e06:	bf00      	nop
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b082      	sub	sp, #8
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f7ff ffa2 	bl	8002d60 <SysTick_Config>
 8002e1c:	4603      	mov	r3, r0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b084      	sub	sp, #16
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e32:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e34:	f7ff feb6 	bl	8002ba4 <HAL_GetTick>
 8002e38:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d008      	beq.n	8002e58 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2280      	movs	r2, #128	@ 0x80
 8002e4a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e052      	b.n	8002efe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 0216 	bic.w	r2, r2, #22
 8002e66:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	695a      	ldr	r2, [r3, #20]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e76:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d103      	bne.n	8002e88 <HAL_DMA_Abort+0x62>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d007      	beq.n	8002e98 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 0208 	bic.w	r2, r2, #8
 8002e96:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0201 	bic.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ea8:	e013      	b.n	8002ed2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002eaa:	f7ff fe7b 	bl	8002ba4 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b05      	cmp	r3, #5
 8002eb6:	d90c      	bls.n	8002ed2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2203      	movs	r2, #3
 8002ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e015      	b.n	8002efe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1e4      	bne.n	8002eaa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee4:	223f      	movs	r2, #63	@ 0x3f
 8002ee6:	409a      	lsls	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b083      	sub	sp, #12
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d004      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2280      	movs	r2, #128	@ 0x80
 8002f1e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e00c      	b.n	8002f3e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2205      	movs	r2, #5
 8002f28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 0201 	bic.w	r2, r2, #1
 8002f3a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
	...

08002f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b089      	sub	sp, #36	@ 0x24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f62:	2300      	movs	r3, #0
 8002f64:	61fb      	str	r3, [r7, #28]
 8002f66:	e159      	b.n	800321c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f68:	2201      	movs	r2, #1
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	f040 8148 	bne.w	8003216 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f003 0303 	and.w	r3, r3, #3
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d005      	beq.n	8002f9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d130      	bne.n	8003000 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	2203      	movs	r2, #3
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	091b      	lsrs	r3, r3, #4
 8002fea:	f003 0201 	and.w	r2, r3, #1
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f003 0303 	and.w	r3, r3, #3
 8003008:	2b03      	cmp	r3, #3
 800300a:	d017      	beq.n	800303c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	2203      	movs	r2, #3
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	43db      	mvns	r3, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4013      	ands	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	4313      	orrs	r3, r2
 8003034:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f003 0303 	and.w	r3, r3, #3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d123      	bne.n	8003090 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	08da      	lsrs	r2, r3, #3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3208      	adds	r2, #8
 8003050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003054:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	f003 0307 	and.w	r3, r3, #7
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	220f      	movs	r2, #15
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	43db      	mvns	r3, r3
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	4013      	ands	r3, r2
 800306a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	691a      	ldr	r2, [r3, #16]
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	4313      	orrs	r3, r2
 8003080:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	08da      	lsrs	r2, r3, #3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3208      	adds	r2, #8
 800308a:	69b9      	ldr	r1, [r7, #24]
 800308c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	2203      	movs	r2, #3
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43db      	mvns	r3, r3
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	4013      	ands	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 0203 	and.w	r2, r3, #3
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	005b      	lsls	r3, r3, #1
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f000 80a2 	beq.w	8003216 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	60fb      	str	r3, [r7, #12]
 80030d6:	4b57      	ldr	r3, [pc, #348]	@ (8003234 <HAL_GPIO_Init+0x2e8>)
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	4a56      	ldr	r2, [pc, #344]	@ (8003234 <HAL_GPIO_Init+0x2e8>)
 80030dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80030e2:	4b54      	ldr	r3, [pc, #336]	@ (8003234 <HAL_GPIO_Init+0x2e8>)
 80030e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ea:	60fb      	str	r3, [r7, #12]
 80030ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030ee:	4a52      	ldr	r2, [pc, #328]	@ (8003238 <HAL_GPIO_Init+0x2ec>)
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	089b      	lsrs	r3, r3, #2
 80030f4:	3302      	adds	r3, #2
 80030f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	f003 0303 	and.w	r3, r3, #3
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	220f      	movs	r2, #15
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43db      	mvns	r3, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4013      	ands	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a49      	ldr	r2, [pc, #292]	@ (800323c <HAL_GPIO_Init+0x2f0>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d019      	beq.n	800314e <HAL_GPIO_Init+0x202>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a48      	ldr	r2, [pc, #288]	@ (8003240 <HAL_GPIO_Init+0x2f4>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_GPIO_Init+0x1fe>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a47      	ldr	r2, [pc, #284]	@ (8003244 <HAL_GPIO_Init+0x2f8>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00d      	beq.n	8003146 <HAL_GPIO_Init+0x1fa>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a46      	ldr	r2, [pc, #280]	@ (8003248 <HAL_GPIO_Init+0x2fc>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d007      	beq.n	8003142 <HAL_GPIO_Init+0x1f6>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a45      	ldr	r2, [pc, #276]	@ (800324c <HAL_GPIO_Init+0x300>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d101      	bne.n	800313e <HAL_GPIO_Init+0x1f2>
 800313a:	2304      	movs	r3, #4
 800313c:	e008      	b.n	8003150 <HAL_GPIO_Init+0x204>
 800313e:	2307      	movs	r3, #7
 8003140:	e006      	b.n	8003150 <HAL_GPIO_Init+0x204>
 8003142:	2303      	movs	r3, #3
 8003144:	e004      	b.n	8003150 <HAL_GPIO_Init+0x204>
 8003146:	2302      	movs	r3, #2
 8003148:	e002      	b.n	8003150 <HAL_GPIO_Init+0x204>
 800314a:	2301      	movs	r3, #1
 800314c:	e000      	b.n	8003150 <HAL_GPIO_Init+0x204>
 800314e:	2300      	movs	r3, #0
 8003150:	69fa      	ldr	r2, [r7, #28]
 8003152:	f002 0203 	and.w	r2, r2, #3
 8003156:	0092      	lsls	r2, r2, #2
 8003158:	4093      	lsls	r3, r2
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	4313      	orrs	r3, r2
 800315e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003160:	4935      	ldr	r1, [pc, #212]	@ (8003238 <HAL_GPIO_Init+0x2ec>)
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	089b      	lsrs	r3, r3, #2
 8003166:	3302      	adds	r3, #2
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800316e:	4b38      	ldr	r3, [pc, #224]	@ (8003250 <HAL_GPIO_Init+0x304>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	43db      	mvns	r3, r3
 8003178:	69ba      	ldr	r2, [r7, #24]
 800317a:	4013      	ands	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d003      	beq.n	8003192 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	4313      	orrs	r3, r2
 8003190:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003192:	4a2f      	ldr	r2, [pc, #188]	@ (8003250 <HAL_GPIO_Init+0x304>)
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003198:	4b2d      	ldr	r3, [pc, #180]	@ (8003250 <HAL_GPIO_Init+0x304>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	43db      	mvns	r3, r3
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	4013      	ands	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d003      	beq.n	80031bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031bc:	4a24      	ldr	r2, [pc, #144]	@ (8003250 <HAL_GPIO_Init+0x304>)
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031c2:	4b23      	ldr	r3, [pc, #140]	@ (8003250 <HAL_GPIO_Init+0x304>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	43db      	mvns	r3, r3
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	4013      	ands	r3, r2
 80031d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003250 <HAL_GPIO_Init+0x304>)
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031ec:	4b18      	ldr	r3, [pc, #96]	@ (8003250 <HAL_GPIO_Init+0x304>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	43db      	mvns	r3, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4013      	ands	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	4313      	orrs	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003210:	4a0f      	ldr	r2, [pc, #60]	@ (8003250 <HAL_GPIO_Init+0x304>)
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3301      	adds	r3, #1
 800321a:	61fb      	str	r3, [r7, #28]
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	2b0f      	cmp	r3, #15
 8003220:	f67f aea2 	bls.w	8002f68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003224:	bf00      	nop
 8003226:	bf00      	nop
 8003228:	3724      	adds	r7, #36	@ 0x24
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	40023800 	.word	0x40023800
 8003238:	40013800 	.word	0x40013800
 800323c:	40020000 	.word	0x40020000
 8003240:	40020400 	.word	0x40020400
 8003244:	40020800 	.word	0x40020800
 8003248:	40020c00 	.word	0x40020c00
 800324c:	40021000 	.word	0x40021000
 8003250:	40013c00 	.word	0x40013c00

08003254 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	460b      	mov	r3, r1
 800325e:	807b      	strh	r3, [r7, #2]
 8003260:	4613      	mov	r3, r2
 8003262:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003264:	787b      	ldrb	r3, [r7, #1]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d003      	beq.n	8003272 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800326a:	887a      	ldrh	r2, [r7, #2]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003270:	e003      	b.n	800327a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003272:	887b      	ldrh	r3, [r7, #2]
 8003274:	041a      	lsls	r2, r3, #16
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	619a      	str	r2, [r3, #24]
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr

08003286 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003286:	b480      	push	{r7}
 8003288:	b085      	sub	sp, #20
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
 800328e:	460b      	mov	r3, r1
 8003290:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003298:	887a      	ldrh	r2, [r7, #2]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	4013      	ands	r3, r2
 800329e:	041a      	lsls	r2, r3, #16
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	43d9      	mvns	r1, r3
 80032a4:	887b      	ldrh	r3, [r7, #2]
 80032a6:	400b      	ands	r3, r1
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	619a      	str	r2, [r3, #24]
}
 80032ae:	bf00      	nop
 80032b0:	3714      	adds	r7, #20
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
	...

080032bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e12b      	b.n	8003526 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d106      	bne.n	80032e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7ff fa0c 	bl	8002700 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2224      	movs	r2, #36	@ 0x24
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0201 	bic.w	r2, r2, #1
 80032fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800330e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800331e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003320:	f001 fc20 	bl	8004b64 <HAL_RCC_GetPCLK1Freq>
 8003324:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	4a81      	ldr	r2, [pc, #516]	@ (8003530 <HAL_I2C_Init+0x274>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d807      	bhi.n	8003340 <HAL_I2C_Init+0x84>
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	4a80      	ldr	r2, [pc, #512]	@ (8003534 <HAL_I2C_Init+0x278>)
 8003334:	4293      	cmp	r3, r2
 8003336:	bf94      	ite	ls
 8003338:	2301      	movls	r3, #1
 800333a:	2300      	movhi	r3, #0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	e006      	b.n	800334e <HAL_I2C_Init+0x92>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	4a7d      	ldr	r2, [pc, #500]	@ (8003538 <HAL_I2C_Init+0x27c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	bf94      	ite	ls
 8003348:	2301      	movls	r3, #1
 800334a:	2300      	movhi	r3, #0
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e0e7      	b.n	8003526 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	4a78      	ldr	r2, [pc, #480]	@ (800353c <HAL_I2C_Init+0x280>)
 800335a:	fba2 2303 	umull	r2, r3, r2, r3
 800335e:	0c9b      	lsrs	r3, r3, #18
 8003360:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68ba      	ldr	r2, [r7, #8]
 8003372:	430a      	orrs	r2, r1
 8003374:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	4a6a      	ldr	r2, [pc, #424]	@ (8003530 <HAL_I2C_Init+0x274>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d802      	bhi.n	8003390 <HAL_I2C_Init+0xd4>
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	3301      	adds	r3, #1
 800338e:	e009      	b.n	80033a4 <HAL_I2C_Init+0xe8>
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003396:	fb02 f303 	mul.w	r3, r2, r3
 800339a:	4a69      	ldr	r2, [pc, #420]	@ (8003540 <HAL_I2C_Init+0x284>)
 800339c:	fba2 2303 	umull	r2, r3, r2, r3
 80033a0:	099b      	lsrs	r3, r3, #6
 80033a2:	3301      	adds	r3, #1
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	6812      	ldr	r2, [r2, #0]
 80033a8:	430b      	orrs	r3, r1
 80033aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80033b6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	495c      	ldr	r1, [pc, #368]	@ (8003530 <HAL_I2C_Init+0x274>)
 80033c0:	428b      	cmp	r3, r1
 80033c2:	d819      	bhi.n	80033f8 <HAL_I2C_Init+0x13c>
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	1e59      	subs	r1, r3, #1
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80033d2:	1c59      	adds	r1, r3, #1
 80033d4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033d8:	400b      	ands	r3, r1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00a      	beq.n	80033f4 <HAL_I2C_Init+0x138>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	1e59      	subs	r1, r3, #1
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80033ec:	3301      	adds	r3, #1
 80033ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f2:	e051      	b.n	8003498 <HAL_I2C_Init+0x1dc>
 80033f4:	2304      	movs	r3, #4
 80033f6:	e04f      	b.n	8003498 <HAL_I2C_Init+0x1dc>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d111      	bne.n	8003424 <HAL_I2C_Init+0x168>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	1e58      	subs	r0, r3, #1
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6859      	ldr	r1, [r3, #4]
 8003408:	460b      	mov	r3, r1
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	440b      	add	r3, r1
 800340e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003412:	3301      	adds	r3, #1
 8003414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003418:	2b00      	cmp	r3, #0
 800341a:	bf0c      	ite	eq
 800341c:	2301      	moveq	r3, #1
 800341e:	2300      	movne	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	e012      	b.n	800344a <HAL_I2C_Init+0x18e>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	1e58      	subs	r0, r3, #1
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6859      	ldr	r1, [r3, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	0099      	lsls	r1, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	fbb0 f3f3 	udiv	r3, r0, r3
 800343a:	3301      	adds	r3, #1
 800343c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003440:	2b00      	cmp	r3, #0
 8003442:	bf0c      	ite	eq
 8003444:	2301      	moveq	r3, #1
 8003446:	2300      	movne	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_I2C_Init+0x196>
 800344e:	2301      	movs	r3, #1
 8003450:	e022      	b.n	8003498 <HAL_I2C_Init+0x1dc>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10e      	bne.n	8003478 <HAL_I2C_Init+0x1bc>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	1e58      	subs	r0, r3, #1
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6859      	ldr	r1, [r3, #4]
 8003462:	460b      	mov	r3, r1
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	440b      	add	r3, r1
 8003468:	fbb0 f3f3 	udiv	r3, r0, r3
 800346c:	3301      	adds	r3, #1
 800346e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003472:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003476:	e00f      	b.n	8003498 <HAL_I2C_Init+0x1dc>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	1e58      	subs	r0, r3, #1
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6859      	ldr	r1, [r3, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	0099      	lsls	r1, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	fbb0 f3f3 	udiv	r3, r0, r3
 800348e:	3301      	adds	r3, #1
 8003490:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003494:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003498:	6879      	ldr	r1, [r7, #4]
 800349a:	6809      	ldr	r1, [r1, #0]
 800349c:	4313      	orrs	r3, r2
 800349e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69da      	ldr	r2, [r3, #28]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
 80034b2:	431a      	orrs	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80034c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6911      	ldr	r1, [r2, #16]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	68d2      	ldr	r2, [r2, #12]
 80034d2:	4311      	orrs	r1, r2
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6812      	ldr	r2, [r2, #0]
 80034d8:	430b      	orrs	r3, r1
 80034da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695a      	ldr	r2, [r3, #20]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f042 0201 	orr.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2220      	movs	r2, #32
 8003512:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	000186a0 	.word	0x000186a0
 8003534:	001e847f 	.word	0x001e847f
 8003538:	003d08ff 	.word	0x003d08ff
 800353c:	431bde83 	.word	0x431bde83
 8003540:	10624dd3 	.word	0x10624dd3

08003544 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b088      	sub	sp, #32
 8003548:	af02      	add	r7, sp, #8
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	4608      	mov	r0, r1
 800354e:	4611      	mov	r1, r2
 8003550:	461a      	mov	r2, r3
 8003552:	4603      	mov	r3, r0
 8003554:	817b      	strh	r3, [r7, #10]
 8003556:	460b      	mov	r3, r1
 8003558:	813b      	strh	r3, [r7, #8]
 800355a:	4613      	mov	r3, r2
 800355c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800355e:	f7ff fb21 	bl	8002ba4 <HAL_GetTick>
 8003562:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b20      	cmp	r3, #32
 800356e:	f040 80d9 	bne.w	8003724 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	2319      	movs	r3, #25
 8003578:	2201      	movs	r2, #1
 800357a:	496d      	ldr	r1, [pc, #436]	@ (8003730 <HAL_I2C_Mem_Write+0x1ec>)
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f000 fc8b 	bl	8003e98 <I2C_WaitOnFlagUntilTimeout>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d001      	beq.n	800358c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003588:	2302      	movs	r3, #2
 800358a:	e0cc      	b.n	8003726 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <HAL_I2C_Mem_Write+0x56>
 8003596:	2302      	movs	r3, #2
 8003598:	e0c5      	b.n	8003726 <HAL_I2C_Mem_Write+0x1e2>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d007      	beq.n	80035c0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f042 0201 	orr.w	r2, r2, #1
 80035be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2221      	movs	r2, #33	@ 0x21
 80035d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2240      	movs	r2, #64	@ 0x40
 80035dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6a3a      	ldr	r2, [r7, #32]
 80035ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80035f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	4a4d      	ldr	r2, [pc, #308]	@ (8003734 <HAL_I2C_Mem_Write+0x1f0>)
 8003600:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003602:	88f8      	ldrh	r0, [r7, #6]
 8003604:	893a      	ldrh	r2, [r7, #8]
 8003606:	8979      	ldrh	r1, [r7, #10]
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	9301      	str	r3, [sp, #4]
 800360c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800360e:	9300      	str	r3, [sp, #0]
 8003610:	4603      	mov	r3, r0
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 fac2 	bl	8003b9c <I2C_RequestMemoryWrite>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d052      	beq.n	80036c4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e081      	b.n	8003726 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003622:	697a      	ldr	r2, [r7, #20]
 8003624:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 fd50 	bl	80040cc <I2C_WaitOnTXEFlagUntilTimeout>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00d      	beq.n	800364e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	2b04      	cmp	r3, #4
 8003638:	d107      	bne.n	800364a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003648:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e06b      	b.n	8003726 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	781a      	ldrb	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003668:	3b01      	subs	r3, #1
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003674:	b29b      	uxth	r3, r3
 8003676:	3b01      	subs	r3, #1
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b04      	cmp	r3, #4
 800368a:	d11b      	bne.n	80036c4 <HAL_I2C_Mem_Write+0x180>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003690:	2b00      	cmp	r3, #0
 8003692:	d017      	beq.n	80036c4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003698:	781a      	ldrb	r2, [r3, #0]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a4:	1c5a      	adds	r2, r3, #1
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ae:	3b01      	subs	r3, #1
 80036b0:	b29a      	uxth	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1aa      	bne.n	8003622 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 fd43 	bl	800415c <I2C_WaitOnBTFFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00d      	beq.n	80036f8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e0:	2b04      	cmp	r3, #4
 80036e2:	d107      	bne.n	80036f4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e016      	b.n	8003726 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2220      	movs	r2, #32
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	e000      	b.n	8003726 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003724:	2302      	movs	r3, #2
  }
}
 8003726:	4618      	mov	r0, r3
 8003728:	3718      	adds	r7, #24
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	00100002 	.word	0x00100002
 8003734:	ffff0000 	.word	0xffff0000

08003738 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b08c      	sub	sp, #48	@ 0x30
 800373c:	af02      	add	r7, sp, #8
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	4608      	mov	r0, r1
 8003742:	4611      	mov	r1, r2
 8003744:	461a      	mov	r2, r3
 8003746:	4603      	mov	r3, r0
 8003748:	817b      	strh	r3, [r7, #10]
 800374a:	460b      	mov	r3, r1
 800374c:	813b      	strh	r3, [r7, #8]
 800374e:	4613      	mov	r3, r2
 8003750:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003752:	f7ff fa27 	bl	8002ba4 <HAL_GetTick>
 8003756:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b20      	cmp	r3, #32
 8003762:	f040 8214 	bne.w	8003b8e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	2319      	movs	r3, #25
 800376c:	2201      	movs	r2, #1
 800376e:	497b      	ldr	r1, [pc, #492]	@ (800395c <HAL_I2C_Mem_Read+0x224>)
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 fb91 	bl	8003e98 <I2C_WaitOnFlagUntilTimeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800377c:	2302      	movs	r3, #2
 800377e:	e207      	b.n	8003b90 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003786:	2b01      	cmp	r3, #1
 8003788:	d101      	bne.n	800378e <HAL_I2C_Mem_Read+0x56>
 800378a:	2302      	movs	r3, #2
 800378c:	e200      	b.n	8003b90 <HAL_I2C_Mem_Read+0x458>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2201      	movs	r2, #1
 8003792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0301 	and.w	r3, r3, #1
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d007      	beq.n	80037b4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f042 0201 	orr.w	r2, r2, #1
 80037b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2222      	movs	r2, #34	@ 0x22
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2240      	movs	r2, #64	@ 0x40
 80037d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80037e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	4a5b      	ldr	r2, [pc, #364]	@ (8003960 <HAL_I2C_Mem_Read+0x228>)
 80037f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037f6:	88f8      	ldrh	r0, [r7, #6]
 80037f8:	893a      	ldrh	r2, [r7, #8]
 80037fa:	8979      	ldrh	r1, [r7, #10]
 80037fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fe:	9301      	str	r3, [sp, #4]
 8003800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003802:	9300      	str	r3, [sp, #0]
 8003804:	4603      	mov	r3, r0
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f000 fa5e 	bl	8003cc8 <I2C_RequestMemoryRead>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e1bc      	b.n	8003b90 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800381a:	2b00      	cmp	r3, #0
 800381c:	d113      	bne.n	8003846 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800381e:	2300      	movs	r3, #0
 8003820:	623b      	str	r3, [r7, #32]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	623b      	str	r3, [r7, #32]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	623b      	str	r3, [r7, #32]
 8003832:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003842:	601a      	str	r2, [r3, #0]
 8003844:	e190      	b.n	8003b68 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800384a:	2b01      	cmp	r3, #1
 800384c:	d11b      	bne.n	8003886 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800385c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800385e:	2300      	movs	r3, #0
 8003860:	61fb      	str	r3, [r7, #28]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	695b      	ldr	r3, [r3, #20]
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	61fb      	str	r3, [r7, #28]
 8003872:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	e170      	b.n	8003b68 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800388a:	2b02      	cmp	r3, #2
 800388c:	d11b      	bne.n	80038c6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800389c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ae:	2300      	movs	r3, #0
 80038b0:	61bb      	str	r3, [r7, #24]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	61bb      	str	r3, [r7, #24]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	61bb      	str	r3, [r7, #24]
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	e150      	b.n	8003b68 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038c6:	2300      	movs	r3, #0
 80038c8:	617b      	str	r3, [r7, #20]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	617b      	str	r3, [r7, #20]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	617b      	str	r3, [r7, #20]
 80038da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80038dc:	e144      	b.n	8003b68 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	f200 80f1 	bhi.w	8003aca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d123      	bne.n	8003938 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 fc79 	bl	80041ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e145      	b.n	8003b90 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	691a      	ldr	r2, [r3, #16]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003916:	1c5a      	adds	r2, r3, #1
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003920:	3b01      	subs	r3, #1
 8003922:	b29a      	uxth	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392c:	b29b      	uxth	r3, r3
 800392e:	3b01      	subs	r3, #1
 8003930:	b29a      	uxth	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003936:	e117      	b.n	8003b68 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393c:	2b02      	cmp	r3, #2
 800393e:	d14e      	bne.n	80039de <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003942:	9300      	str	r3, [sp, #0]
 8003944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003946:	2200      	movs	r2, #0
 8003948:	4906      	ldr	r1, [pc, #24]	@ (8003964 <HAL_I2C_Mem_Read+0x22c>)
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 faa4 	bl	8003e98 <I2C_WaitOnFlagUntilTimeout>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d008      	beq.n	8003968 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e11a      	b.n	8003b90 <HAL_I2C_Mem_Read+0x458>
 800395a:	bf00      	nop
 800395c:	00100002 	.word	0x00100002
 8003960:	ffff0000 	.word	0xffff0000
 8003964:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003976:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	691a      	ldr	r2, [r3, #16]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003994:	3b01      	subs	r3, #1
 8003996:	b29a      	uxth	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b4:	b2d2      	uxtb	r2, r2
 80039b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	1c5a      	adds	r2, r3, #1
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c6:	3b01      	subs	r3, #1
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039dc:	e0c4      	b.n	8003b68 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039e4:	2200      	movs	r2, #0
 80039e6:	496c      	ldr	r1, [pc, #432]	@ (8003b98 <HAL_I2C_Mem_Read+0x460>)
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 fa55 	bl	8003e98 <I2C_WaitOnFlagUntilTimeout>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e0cb      	b.n	8003b90 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	691a      	ldr	r2, [r3, #16]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a12:	b2d2      	uxtb	r2, r2
 8003a14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	3b01      	subs	r3, #1
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3c:	9300      	str	r3, [sp, #0]
 8003a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a40:	2200      	movs	r2, #0
 8003a42:	4955      	ldr	r1, [pc, #340]	@ (8003b98 <HAL_I2C_Mem_Read+0x460>)
 8003a44:	68f8      	ldr	r0, [r7, #12]
 8003a46:	f000 fa27 	bl	8003e98 <I2C_WaitOnFlagUntilTimeout>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d001      	beq.n	8003a54 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e09d      	b.n	8003b90 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	691a      	ldr	r2, [r3, #16]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a76:	1c5a      	adds	r2, r3, #1
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	b29a      	uxth	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	691a      	ldr	r2, [r3, #16]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa0:	b2d2      	uxtb	r2, r2
 8003aa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ac8:	e04e      	b.n	8003b68 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003aca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003acc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f000 fb8c 	bl	80041ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e058      	b.n	8003b90 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	691a      	ldr	r2, [r3, #16]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae8:	b2d2      	uxtb	r2, r2
 8003aea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	1c5a      	adds	r2, r3, #1
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003afa:	3b01      	subs	r3, #1
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	b29a      	uxth	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	f003 0304 	and.w	r3, r3, #4
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d124      	bne.n	8003b68 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b22:	2b03      	cmp	r3, #3
 8003b24:	d107      	bne.n	8003b36 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b34:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	691a      	ldr	r2, [r3, #16]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	b2d2      	uxtb	r2, r2
 8003b42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	1c5a      	adds	r2, r3, #1
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b52:	3b01      	subs	r3, #1
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f47f aeb6 	bne.w	80038de <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2220      	movs	r2, #32
 8003b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	e000      	b.n	8003b90 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003b8e:	2302      	movs	r3, #2
  }
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3728      	adds	r7, #40	@ 0x28
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	00010004 	.word	0x00010004

08003b9c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b088      	sub	sp, #32
 8003ba0:	af02      	add	r7, sp, #8
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	4608      	mov	r0, r1
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	461a      	mov	r2, r3
 8003baa:	4603      	mov	r3, r0
 8003bac:	817b      	strh	r3, [r7, #10]
 8003bae:	460b      	mov	r3, r1
 8003bb0:	813b      	strh	r3, [r7, #8]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc8:	9300      	str	r3, [sp, #0]
 8003bca:	6a3b      	ldr	r3, [r7, #32]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f000 f960 	bl	8003e98 <I2C_WaitOnFlagUntilTimeout>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00d      	beq.n	8003bfa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bec:	d103      	bne.n	8003bf6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bf4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e05f      	b.n	8003cba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bfa:	897b      	ldrh	r3, [r7, #10]
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	461a      	mov	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0c:	6a3a      	ldr	r2, [r7, #32]
 8003c0e:	492d      	ldr	r1, [pc, #180]	@ (8003cc4 <I2C_RequestMemoryWrite+0x128>)
 8003c10:	68f8      	ldr	r0, [r7, #12]
 8003c12:	f000 f9bb 	bl	8003f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e04c      	b.n	8003cba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c20:	2300      	movs	r3, #0
 8003c22:	617b      	str	r3, [r7, #20]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	617b      	str	r3, [r7, #20]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	617b      	str	r3, [r7, #20]
 8003c34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c38:	6a39      	ldr	r1, [r7, #32]
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 fa46 	bl	80040cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00d      	beq.n	8003c62 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4a:	2b04      	cmp	r3, #4
 8003c4c:	d107      	bne.n	8003c5e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e02b      	b.n	8003cba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c62:	88fb      	ldrh	r3, [r7, #6]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d105      	bne.n	8003c74 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c68:	893b      	ldrh	r3, [r7, #8]
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	611a      	str	r2, [r3, #16]
 8003c72:	e021      	b.n	8003cb8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c74:	893b      	ldrh	r3, [r7, #8]
 8003c76:	0a1b      	lsrs	r3, r3, #8
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	b2da      	uxtb	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c84:	6a39      	ldr	r1, [r7, #32]
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f000 fa20 	bl	80040cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00d      	beq.n	8003cae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d107      	bne.n	8003caa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ca8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e005      	b.n	8003cba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cae:	893b      	ldrh	r3, [r7, #8]
 8003cb0:	b2da      	uxtb	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3718      	adds	r7, #24
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	00010002 	.word	0x00010002

08003cc8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	4608      	mov	r0, r1
 8003cd2:	4611      	mov	r1, r2
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	817b      	strh	r3, [r7, #10]
 8003cda:	460b      	mov	r3, r1
 8003cdc:	813b      	strh	r3, [r7, #8]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003cf0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d00:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	6a3b      	ldr	r3, [r7, #32]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 f8c2 	bl	8003e98 <I2C_WaitOnFlagUntilTimeout>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00d      	beq.n	8003d36 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d28:	d103      	bne.n	8003d32 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d30:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e0aa      	b.n	8003e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d36:	897b      	ldrh	r3, [r7, #10]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d44:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d48:	6a3a      	ldr	r2, [r7, #32]
 8003d4a:	4952      	ldr	r1, [pc, #328]	@ (8003e94 <I2C_RequestMemoryRead+0x1cc>)
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f91d 	bl	8003f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e097      	b.n	8003e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	617b      	str	r3, [r7, #20]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	617b      	str	r3, [r7, #20]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	617b      	str	r3, [r7, #20]
 8003d70:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d74:	6a39      	ldr	r1, [r7, #32]
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f000 f9a8 	bl	80040cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00d      	beq.n	8003d9e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	d107      	bne.n	8003d9a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d98:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e076      	b.n	8003e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d9e:	88fb      	ldrh	r3, [r7, #6]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d105      	bne.n	8003db0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003da4:	893b      	ldrh	r3, [r7, #8]
 8003da6:	b2da      	uxtb	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	611a      	str	r2, [r3, #16]
 8003dae:	e021      	b.n	8003df4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003db0:	893b      	ldrh	r3, [r7, #8]
 8003db2:	0a1b      	lsrs	r3, r3, #8
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	b2da      	uxtb	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc0:	6a39      	ldr	r1, [r7, #32]
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 f982 	bl	80040cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00d      	beq.n	8003dea <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	d107      	bne.n	8003de6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e050      	b.n	8003e8c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dea:	893b      	ldrh	r3, [r7, #8]
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003df4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df6:	6a39      	ldr	r1, [r7, #32]
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 f967 	bl	80040cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00d      	beq.n	8003e20 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d107      	bne.n	8003e1c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e1a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e035      	b.n	8003e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e2e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e32:	9300      	str	r3, [sp, #0]
 8003e34:	6a3b      	ldr	r3, [r7, #32]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 f82b 	bl	8003e98 <I2C_WaitOnFlagUntilTimeout>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00d      	beq.n	8003e64 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e56:	d103      	bne.n	8003e60 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e5e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e013      	b.n	8003e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e64:	897b      	ldrh	r3, [r7, #10]
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	f043 0301 	orr.w	r3, r3, #1
 8003e6c:	b2da      	uxtb	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	6a3a      	ldr	r2, [r7, #32]
 8003e78:	4906      	ldr	r1, [pc, #24]	@ (8003e94 <I2C_RequestMemoryRead+0x1cc>)
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f000 f886 	bl	8003f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e000      	b.n	8003e8c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	00010002 	.word	0x00010002

08003e98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	603b      	str	r3, [r7, #0]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ea8:	e048      	b.n	8003f3c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb0:	d044      	beq.n	8003f3c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb2:	f7fe fe77 	bl	8002ba4 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d302      	bcc.n	8003ec8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d139      	bne.n	8003f3c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	0c1b      	lsrs	r3, r3, #16
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d10d      	bne.n	8003eee <I2C_WaitOnFlagUntilTimeout+0x56>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	43da      	mvns	r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	4013      	ands	r3, r2
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	bf0c      	ite	eq
 8003ee4:	2301      	moveq	r3, #1
 8003ee6:	2300      	movne	r3, #0
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	461a      	mov	r2, r3
 8003eec:	e00c      	b.n	8003f08 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	43da      	mvns	r2, r3
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	bf0c      	ite	eq
 8003f00:	2301      	moveq	r3, #1
 8003f02:	2300      	movne	r3, #0
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	461a      	mov	r2, r3
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d116      	bne.n	8003f3c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2220      	movs	r2, #32
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f28:	f043 0220 	orr.w	r2, r3, #32
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e023      	b.n	8003f84 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	0c1b      	lsrs	r3, r3, #16
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d10d      	bne.n	8003f62 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	43da      	mvns	r2, r3
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	4013      	ands	r3, r2
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	bf0c      	ite	eq
 8003f58:	2301      	moveq	r3, #1
 8003f5a:	2300      	movne	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	461a      	mov	r2, r3
 8003f60:	e00c      	b.n	8003f7c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	43da      	mvns	r2, r3
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	bf0c      	ite	eq
 8003f74:	2301      	moveq	r3, #1
 8003f76:	2300      	movne	r3, #0
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	79fb      	ldrb	r3, [r7, #7]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d093      	beq.n	8003eaa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3710      	adds	r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
 8003f98:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f9a:	e071      	b.n	8004080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003faa:	d123      	bne.n	8003ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003fc4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe0:	f043 0204 	orr.w	r2, r3, #4
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e067      	b.n	80040c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffa:	d041      	beq.n	8004080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ffc:	f7fe fdd2 	bl	8002ba4 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	429a      	cmp	r2, r3
 800400a:	d302      	bcc.n	8004012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d136      	bne.n	8004080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	0c1b      	lsrs	r3, r3, #16
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b01      	cmp	r3, #1
 800401a:	d10c      	bne.n	8004036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	43da      	mvns	r2, r3
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	4013      	ands	r3, r2
 8004028:	b29b      	uxth	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	bf14      	ite	ne
 800402e:	2301      	movne	r3, #1
 8004030:	2300      	moveq	r3, #0
 8004032:	b2db      	uxtb	r3, r3
 8004034:	e00b      	b.n	800404e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	43da      	mvns	r2, r3
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	4013      	ands	r3, r2
 8004042:	b29b      	uxth	r3, r3
 8004044:	2b00      	cmp	r3, #0
 8004046:	bf14      	ite	ne
 8004048:	2301      	movne	r3, #1
 800404a:	2300      	moveq	r3, #0
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d016      	beq.n	8004080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2220      	movs	r2, #32
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406c:	f043 0220 	orr.w	r2, r3, #32
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e021      	b.n	80040c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	0c1b      	lsrs	r3, r3, #16
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b01      	cmp	r3, #1
 8004088:	d10c      	bne.n	80040a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	695b      	ldr	r3, [r3, #20]
 8004090:	43da      	mvns	r2, r3
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	4013      	ands	r3, r2
 8004096:	b29b      	uxth	r3, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	bf14      	ite	ne
 800409c:	2301      	movne	r3, #1
 800409e:	2300      	moveq	r3, #0
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	e00b      	b.n	80040bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	43da      	mvns	r2, r3
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	4013      	ands	r3, r2
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	bf14      	ite	ne
 80040b6:	2301      	movne	r3, #1
 80040b8:	2300      	moveq	r3, #0
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f47f af6d 	bne.w	8003f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040d8:	e034      	b.n	8004144 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 f8e3 	bl	80042a6 <I2C_IsAcknowledgeFailed>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e034      	b.n	8004154 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f0:	d028      	beq.n	8004144 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040f2:	f7fe fd57 	bl	8002ba4 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d302      	bcc.n	8004108 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d11d      	bne.n	8004144 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004112:	2b80      	cmp	r3, #128	@ 0x80
 8004114:	d016      	beq.n	8004144 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2220      	movs	r2, #32
 8004120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004130:	f043 0220 	orr.w	r2, r3, #32
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e007      	b.n	8004154 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800414e:	2b80      	cmp	r3, #128	@ 0x80
 8004150:	d1c3      	bne.n	80040da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004168:	e034      	b.n	80041d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f000 f89b 	bl	80042a6 <I2C_IsAcknowledgeFailed>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d001      	beq.n	800417a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e034      	b.n	80041e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004180:	d028      	beq.n	80041d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004182:	f7fe fd0f 	bl	8002ba4 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	429a      	cmp	r2, r3
 8004190:	d302      	bcc.n	8004198 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d11d      	bne.n	80041d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	f003 0304 	and.w	r3, r3, #4
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d016      	beq.n	80041d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2200      	movs	r2, #0
 80041aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2220      	movs	r2, #32
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c0:	f043 0220 	orr.w	r2, r3, #32
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e007      	b.n	80041e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d1c3      	bne.n	800416a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041f8:	e049      	b.n	800428e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	695b      	ldr	r3, [r3, #20]
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b10      	cmp	r3, #16
 8004206:	d119      	bne.n	800423c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f06f 0210 	mvn.w	r2, #16
 8004210:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2220      	movs	r2, #32
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e030      	b.n	800429e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800423c:	f7fe fcb2 	bl	8002ba4 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	429a      	cmp	r2, r3
 800424a:	d302      	bcc.n	8004252 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d11d      	bne.n	800428e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800425c:	2b40      	cmp	r3, #64	@ 0x40
 800425e:	d016      	beq.n	800428e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2220      	movs	r2, #32
 800426a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427a:	f043 0220 	orr.w	r2, r3, #32
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e007      	b.n	800429e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004298:	2b40      	cmp	r3, #64	@ 0x40
 800429a:	d1ae      	bne.n	80041fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	695b      	ldr	r3, [r3, #20]
 80042b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042bc:	d11b      	bne.n	80042f6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042c6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2220      	movs	r2, #32
 80042d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e2:	f043 0204 	orr.w	r2, r3, #4
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e000      	b.n	80042f8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d101      	bne.n	8004316 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e267      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d075      	beq.n	800440e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004322:	4b88      	ldr	r3, [pc, #544]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 030c 	and.w	r3, r3, #12
 800432a:	2b04      	cmp	r3, #4
 800432c:	d00c      	beq.n	8004348 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800432e:	4b85      	ldr	r3, [pc, #532]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004336:	2b08      	cmp	r3, #8
 8004338:	d112      	bne.n	8004360 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800433a:	4b82      	ldr	r3, [pc, #520]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004342:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004346:	d10b      	bne.n	8004360 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004348:	4b7e      	ldr	r3, [pc, #504]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d05b      	beq.n	800440c <HAL_RCC_OscConfig+0x108>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d157      	bne.n	800440c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e242      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004368:	d106      	bne.n	8004378 <HAL_RCC_OscConfig+0x74>
 800436a:	4b76      	ldr	r3, [pc, #472]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a75      	ldr	r2, [pc, #468]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004370:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004374:	6013      	str	r3, [r2, #0]
 8004376:	e01d      	b.n	80043b4 <HAL_RCC_OscConfig+0xb0>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004380:	d10c      	bne.n	800439c <HAL_RCC_OscConfig+0x98>
 8004382:	4b70      	ldr	r3, [pc, #448]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a6f      	ldr	r2, [pc, #444]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004388:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800438c:	6013      	str	r3, [r2, #0]
 800438e:	4b6d      	ldr	r3, [pc, #436]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a6c      	ldr	r2, [pc, #432]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004398:	6013      	str	r3, [r2, #0]
 800439a:	e00b      	b.n	80043b4 <HAL_RCC_OscConfig+0xb0>
 800439c:	4b69      	ldr	r3, [pc, #420]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a68      	ldr	r2, [pc, #416]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 80043a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043a6:	6013      	str	r3, [r2, #0]
 80043a8:	4b66      	ldr	r3, [pc, #408]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a65      	ldr	r2, [pc, #404]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 80043ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d013      	beq.n	80043e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043bc:	f7fe fbf2 	bl	8002ba4 <HAL_GetTick>
 80043c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c2:	e008      	b.n	80043d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043c4:	f7fe fbee 	bl	8002ba4 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b64      	cmp	r3, #100	@ 0x64
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e207      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d0f0      	beq.n	80043c4 <HAL_RCC_OscConfig+0xc0>
 80043e2:	e014      	b.n	800440e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e4:	f7fe fbde 	bl	8002ba4 <HAL_GetTick>
 80043e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ea:	e008      	b.n	80043fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043ec:	f7fe fbda 	bl	8002ba4 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b64      	cmp	r3, #100	@ 0x64
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e1f3      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043fe:	4b51      	ldr	r3, [pc, #324]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1f0      	bne.n	80043ec <HAL_RCC_OscConfig+0xe8>
 800440a:	e000      	b.n	800440e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800440c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d063      	beq.n	80044e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800441a:	4b4a      	ldr	r3, [pc, #296]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f003 030c 	and.w	r3, r3, #12
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00b      	beq.n	800443e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004426:	4b47      	ldr	r3, [pc, #284]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800442e:	2b08      	cmp	r3, #8
 8004430:	d11c      	bne.n	800446c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004432:	4b44      	ldr	r3, [pc, #272]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d116      	bne.n	800446c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800443e:	4b41      	ldr	r3, [pc, #260]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d005      	beq.n	8004456 <HAL_RCC_OscConfig+0x152>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d001      	beq.n	8004456 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e1c7      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004456:	4b3b      	ldr	r3, [pc, #236]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	00db      	lsls	r3, r3, #3
 8004464:	4937      	ldr	r1, [pc, #220]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004466:	4313      	orrs	r3, r2
 8004468:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800446a:	e03a      	b.n	80044e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d020      	beq.n	80044b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004474:	4b34      	ldr	r3, [pc, #208]	@ (8004548 <HAL_RCC_OscConfig+0x244>)
 8004476:	2201      	movs	r2, #1
 8004478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800447a:	f7fe fb93 	bl	8002ba4 <HAL_GetTick>
 800447e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004480:	e008      	b.n	8004494 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004482:	f7fe fb8f 	bl	8002ba4 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b02      	cmp	r3, #2
 800448e:	d901      	bls.n	8004494 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e1a8      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004494:	4b2b      	ldr	r3, [pc, #172]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0f0      	beq.n	8004482 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a0:	4b28      	ldr	r3, [pc, #160]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	00db      	lsls	r3, r3, #3
 80044ae:	4925      	ldr	r1, [pc, #148]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	600b      	str	r3, [r1, #0]
 80044b4:	e015      	b.n	80044e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044b6:	4b24      	ldr	r3, [pc, #144]	@ (8004548 <HAL_RCC_OscConfig+0x244>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044bc:	f7fe fb72 	bl	8002ba4 <HAL_GetTick>
 80044c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044c2:	e008      	b.n	80044d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044c4:	f7fe fb6e 	bl	8002ba4 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d901      	bls.n	80044d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e187      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1f0      	bne.n	80044c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0308 	and.w	r3, r3, #8
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d036      	beq.n	800455c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d016      	beq.n	8004524 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044f6:	4b15      	ldr	r3, [pc, #84]	@ (800454c <HAL_RCC_OscConfig+0x248>)
 80044f8:	2201      	movs	r2, #1
 80044fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044fc:	f7fe fb52 	bl	8002ba4 <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004504:	f7fe fb4e 	bl	8002ba4 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e167      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004516:	4b0b      	ldr	r3, [pc, #44]	@ (8004544 <HAL_RCC_OscConfig+0x240>)
 8004518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d0f0      	beq.n	8004504 <HAL_RCC_OscConfig+0x200>
 8004522:	e01b      	b.n	800455c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004524:	4b09      	ldr	r3, [pc, #36]	@ (800454c <HAL_RCC_OscConfig+0x248>)
 8004526:	2200      	movs	r2, #0
 8004528:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800452a:	f7fe fb3b 	bl	8002ba4 <HAL_GetTick>
 800452e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004530:	e00e      	b.n	8004550 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004532:	f7fe fb37 	bl	8002ba4 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d907      	bls.n	8004550 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e150      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
 8004544:	40023800 	.word	0x40023800
 8004548:	42470000 	.word	0x42470000
 800454c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004550:	4b88      	ldr	r3, [pc, #544]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004552:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1ea      	bne.n	8004532 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 8097 	beq.w	8004698 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800456a:	2300      	movs	r3, #0
 800456c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800456e:	4b81      	ldr	r3, [pc, #516]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10f      	bne.n	800459a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800457a:	2300      	movs	r3, #0
 800457c:	60bb      	str	r3, [r7, #8]
 800457e:	4b7d      	ldr	r3, [pc, #500]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004582:	4a7c      	ldr	r2, [pc, #496]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004588:	6413      	str	r3, [r2, #64]	@ 0x40
 800458a:	4b7a      	ldr	r3, [pc, #488]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 800458c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004592:	60bb      	str	r3, [r7, #8]
 8004594:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004596:	2301      	movs	r3, #1
 8004598:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800459a:	4b77      	ldr	r3, [pc, #476]	@ (8004778 <HAL_RCC_OscConfig+0x474>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d118      	bne.n	80045d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045a6:	4b74      	ldr	r3, [pc, #464]	@ (8004778 <HAL_RCC_OscConfig+0x474>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a73      	ldr	r2, [pc, #460]	@ (8004778 <HAL_RCC_OscConfig+0x474>)
 80045ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045b2:	f7fe faf7 	bl	8002ba4 <HAL_GetTick>
 80045b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045b8:	e008      	b.n	80045cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ba:	f7fe faf3 	bl	8002ba4 <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d901      	bls.n	80045cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e10c      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045cc:	4b6a      	ldr	r3, [pc, #424]	@ (8004778 <HAL_RCC_OscConfig+0x474>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d0f0      	beq.n	80045ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d106      	bne.n	80045ee <HAL_RCC_OscConfig+0x2ea>
 80045e0:	4b64      	ldr	r3, [pc, #400]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 80045e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e4:	4a63      	ldr	r2, [pc, #396]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 80045e6:	f043 0301 	orr.w	r3, r3, #1
 80045ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80045ec:	e01c      	b.n	8004628 <HAL_RCC_OscConfig+0x324>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	2b05      	cmp	r3, #5
 80045f4:	d10c      	bne.n	8004610 <HAL_RCC_OscConfig+0x30c>
 80045f6:	4b5f      	ldr	r3, [pc, #380]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 80045f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045fa:	4a5e      	ldr	r2, [pc, #376]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 80045fc:	f043 0304 	orr.w	r3, r3, #4
 8004600:	6713      	str	r3, [r2, #112]	@ 0x70
 8004602:	4b5c      	ldr	r3, [pc, #368]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004606:	4a5b      	ldr	r2, [pc, #364]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004608:	f043 0301 	orr.w	r3, r3, #1
 800460c:	6713      	str	r3, [r2, #112]	@ 0x70
 800460e:	e00b      	b.n	8004628 <HAL_RCC_OscConfig+0x324>
 8004610:	4b58      	ldr	r3, [pc, #352]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004614:	4a57      	ldr	r2, [pc, #348]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004616:	f023 0301 	bic.w	r3, r3, #1
 800461a:	6713      	str	r3, [r2, #112]	@ 0x70
 800461c:	4b55      	ldr	r3, [pc, #340]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 800461e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004620:	4a54      	ldr	r2, [pc, #336]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004622:	f023 0304 	bic.w	r3, r3, #4
 8004626:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d015      	beq.n	800465c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004630:	f7fe fab8 	bl	8002ba4 <HAL_GetTick>
 8004634:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004636:	e00a      	b.n	800464e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004638:	f7fe fab4 	bl	8002ba4 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004646:	4293      	cmp	r3, r2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e0cb      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800464e:	4b49      	ldr	r3, [pc, #292]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d0ee      	beq.n	8004638 <HAL_RCC_OscConfig+0x334>
 800465a:	e014      	b.n	8004686 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800465c:	f7fe faa2 	bl	8002ba4 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004662:	e00a      	b.n	800467a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004664:	f7fe fa9e 	bl	8002ba4 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004672:	4293      	cmp	r3, r2
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e0b5      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800467a:	4b3e      	ldr	r3, [pc, #248]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 800467c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1ee      	bne.n	8004664 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004686:	7dfb      	ldrb	r3, [r7, #23]
 8004688:	2b01      	cmp	r3, #1
 800468a:	d105      	bne.n	8004698 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800468c:	4b39      	ldr	r3, [pc, #228]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 800468e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004690:	4a38      	ldr	r2, [pc, #224]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004696:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	2b00      	cmp	r3, #0
 800469e:	f000 80a1 	beq.w	80047e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046a2:	4b34      	ldr	r3, [pc, #208]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 030c 	and.w	r3, r3, #12
 80046aa:	2b08      	cmp	r3, #8
 80046ac:	d05c      	beq.n	8004768 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d141      	bne.n	800473a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b6:	4b31      	ldr	r3, [pc, #196]	@ (800477c <HAL_RCC_OscConfig+0x478>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046bc:	f7fe fa72 	bl	8002ba4 <HAL_GetTick>
 80046c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c2:	e008      	b.n	80046d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c4:	f7fe fa6e 	bl	8002ba4 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e087      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d6:	4b27      	ldr	r3, [pc, #156]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1f0      	bne.n	80046c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	69da      	ldr	r2, [r3, #28]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a1b      	ldr	r3, [r3, #32]
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f0:	019b      	lsls	r3, r3, #6
 80046f2:	431a      	orrs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f8:	085b      	lsrs	r3, r3, #1
 80046fa:	3b01      	subs	r3, #1
 80046fc:	041b      	lsls	r3, r3, #16
 80046fe:	431a      	orrs	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004704:	061b      	lsls	r3, r3, #24
 8004706:	491b      	ldr	r1, [pc, #108]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 8004708:	4313      	orrs	r3, r2
 800470a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800470c:	4b1b      	ldr	r3, [pc, #108]	@ (800477c <HAL_RCC_OscConfig+0x478>)
 800470e:	2201      	movs	r2, #1
 8004710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004712:	f7fe fa47 	bl	8002ba4 <HAL_GetTick>
 8004716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004718:	e008      	b.n	800472c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800471a:	f7fe fa43 	bl	8002ba4 <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	2b02      	cmp	r3, #2
 8004726:	d901      	bls.n	800472c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e05c      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472c:	4b11      	ldr	r3, [pc, #68]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0f0      	beq.n	800471a <HAL_RCC_OscConfig+0x416>
 8004738:	e054      	b.n	80047e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800473a:	4b10      	ldr	r3, [pc, #64]	@ (800477c <HAL_RCC_OscConfig+0x478>)
 800473c:	2200      	movs	r2, #0
 800473e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004740:	f7fe fa30 	bl	8002ba4 <HAL_GetTick>
 8004744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004746:	e008      	b.n	800475a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004748:	f7fe fa2c 	bl	8002ba4 <HAL_GetTick>
 800474c:	4602      	mov	r2, r0
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	2b02      	cmp	r3, #2
 8004754:	d901      	bls.n	800475a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e045      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800475a:	4b06      	ldr	r3, [pc, #24]	@ (8004774 <HAL_RCC_OscConfig+0x470>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1f0      	bne.n	8004748 <HAL_RCC_OscConfig+0x444>
 8004766:	e03d      	b.n	80047e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d107      	bne.n	8004780 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e038      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
 8004774:	40023800 	.word	0x40023800
 8004778:	40007000 	.word	0x40007000
 800477c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004780:	4b1b      	ldr	r3, [pc, #108]	@ (80047f0 <HAL_RCC_OscConfig+0x4ec>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d028      	beq.n	80047e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004798:	429a      	cmp	r2, r3
 800479a:	d121      	bne.n	80047e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d11a      	bne.n	80047e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047b0:	4013      	ands	r3, r2
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d111      	bne.n	80047e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c6:	085b      	lsrs	r3, r3, #1
 80047c8:	3b01      	subs	r3, #1
 80047ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d107      	bne.n	80047e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047dc:	429a      	cmp	r2, r3
 80047de:	d001      	beq.n	80047e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e000      	b.n	80047e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80047e4:	2300      	movs	r3, #0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3718      	adds	r7, #24
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	40023800 	.word	0x40023800

080047f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e0cc      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004808:	4b68      	ldr	r3, [pc, #416]	@ (80049ac <HAL_RCC_ClockConfig+0x1b8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	429a      	cmp	r2, r3
 8004814:	d90c      	bls.n	8004830 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004816:	4b65      	ldr	r3, [pc, #404]	@ (80049ac <HAL_RCC_ClockConfig+0x1b8>)
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	b2d2      	uxtb	r2, r2
 800481c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800481e:	4b63      	ldr	r3, [pc, #396]	@ (80049ac <HAL_RCC_ClockConfig+0x1b8>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0307 	and.w	r3, r3, #7
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	429a      	cmp	r2, r3
 800482a:	d001      	beq.n	8004830 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e0b8      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d020      	beq.n	800487e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004848:	4b59      	ldr	r3, [pc, #356]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	4a58      	ldr	r2, [pc, #352]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 800484e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004852:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0308 	and.w	r3, r3, #8
 800485c:	2b00      	cmp	r3, #0
 800485e:	d005      	beq.n	800486c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004860:	4b53      	ldr	r3, [pc, #332]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	4a52      	ldr	r2, [pc, #328]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004866:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800486a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800486c:	4b50      	ldr	r3, [pc, #320]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	494d      	ldr	r1, [pc, #308]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 800487a:	4313      	orrs	r3, r2
 800487c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	2b00      	cmp	r3, #0
 8004888:	d044      	beq.n	8004914 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d107      	bne.n	80048a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004892:	4b47      	ldr	r3, [pc, #284]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d119      	bne.n	80048d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e07f      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d003      	beq.n	80048b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048ae:	2b03      	cmp	r3, #3
 80048b0:	d107      	bne.n	80048c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048b2:	4b3f      	ldr	r3, [pc, #252]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d109      	bne.n	80048d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e06f      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048c2:	4b3b      	ldr	r3, [pc, #236]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e067      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048d2:	4b37      	ldr	r3, [pc, #220]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	f023 0203 	bic.w	r2, r3, #3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	4934      	ldr	r1, [pc, #208]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048e4:	f7fe f95e 	bl	8002ba4 <HAL_GetTick>
 80048e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ea:	e00a      	b.n	8004902 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048ec:	f7fe f95a 	bl	8002ba4 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e04f      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004902:	4b2b      	ldr	r3, [pc, #172]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f003 020c 	and.w	r2, r3, #12
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	429a      	cmp	r2, r3
 8004912:	d1eb      	bne.n	80048ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004914:	4b25      	ldr	r3, [pc, #148]	@ (80049ac <HAL_RCC_ClockConfig+0x1b8>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0307 	and.w	r3, r3, #7
 800491c:	683a      	ldr	r2, [r7, #0]
 800491e:	429a      	cmp	r2, r3
 8004920:	d20c      	bcs.n	800493c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004922:	4b22      	ldr	r3, [pc, #136]	@ (80049ac <HAL_RCC_ClockConfig+0x1b8>)
 8004924:	683a      	ldr	r2, [r7, #0]
 8004926:	b2d2      	uxtb	r2, r2
 8004928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800492a:	4b20      	ldr	r3, [pc, #128]	@ (80049ac <HAL_RCC_ClockConfig+0x1b8>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d001      	beq.n	800493c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e032      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0304 	and.w	r3, r3, #4
 8004944:	2b00      	cmp	r3, #0
 8004946:	d008      	beq.n	800495a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004948:	4b19      	ldr	r3, [pc, #100]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	4916      	ldr	r1, [pc, #88]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004956:	4313      	orrs	r3, r2
 8004958:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0308 	and.w	r3, r3, #8
 8004962:	2b00      	cmp	r3, #0
 8004964:	d009      	beq.n	800497a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004966:	4b12      	ldr	r3, [pc, #72]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	490e      	ldr	r1, [pc, #56]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004976:	4313      	orrs	r3, r2
 8004978:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800497a:	f000 f821 	bl	80049c0 <HAL_RCC_GetSysClockFreq>
 800497e:	4602      	mov	r2, r0
 8004980:	4b0b      	ldr	r3, [pc, #44]	@ (80049b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	091b      	lsrs	r3, r3, #4
 8004986:	f003 030f 	and.w	r3, r3, #15
 800498a:	490a      	ldr	r1, [pc, #40]	@ (80049b4 <HAL_RCC_ClockConfig+0x1c0>)
 800498c:	5ccb      	ldrb	r3, [r1, r3]
 800498e:	fa22 f303 	lsr.w	r3, r2, r3
 8004992:	4a09      	ldr	r2, [pc, #36]	@ (80049b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004996:	4b09      	ldr	r3, [pc, #36]	@ (80049bc <HAL_RCC_ClockConfig+0x1c8>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4618      	mov	r0, r3
 800499c:	f7fe f8be 	bl	8002b1c <HAL_InitTick>

  return HAL_OK;
 80049a0:	2300      	movs	r3, #0
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	40023c00 	.word	0x40023c00
 80049b0:	40023800 	.word	0x40023800
 80049b4:	08009cc0 	.word	0x08009cc0
 80049b8:	2000001c 	.word	0x2000001c
 80049bc:	20000020 	.word	0x20000020

080049c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049c4:	b090      	sub	sp, #64	@ 0x40
 80049c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049d8:	4b59      	ldr	r3, [pc, #356]	@ (8004b40 <HAL_RCC_GetSysClockFreq+0x180>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f003 030c 	and.w	r3, r3, #12
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d00d      	beq.n	8004a00 <HAL_RCC_GetSysClockFreq+0x40>
 80049e4:	2b08      	cmp	r3, #8
 80049e6:	f200 80a1 	bhi.w	8004b2c <HAL_RCC_GetSysClockFreq+0x16c>
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d002      	beq.n	80049f4 <HAL_RCC_GetSysClockFreq+0x34>
 80049ee:	2b04      	cmp	r3, #4
 80049f0:	d003      	beq.n	80049fa <HAL_RCC_GetSysClockFreq+0x3a>
 80049f2:	e09b      	b.n	8004b2c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049f4:	4b53      	ldr	r3, [pc, #332]	@ (8004b44 <HAL_RCC_GetSysClockFreq+0x184>)
 80049f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049f8:	e09b      	b.n	8004b32 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049fa:	4b53      	ldr	r3, [pc, #332]	@ (8004b48 <HAL_RCC_GetSysClockFreq+0x188>)
 80049fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049fe:	e098      	b.n	8004b32 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a00:	4b4f      	ldr	r3, [pc, #316]	@ (8004b40 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a08:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a0a:	4b4d      	ldr	r3, [pc, #308]	@ (8004b40 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d028      	beq.n	8004a68 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a16:	4b4a      	ldr	r3, [pc, #296]	@ (8004b40 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	099b      	lsrs	r3, r3, #6
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	623b      	str	r3, [r7, #32]
 8004a20:	627a      	str	r2, [r7, #36]	@ 0x24
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004a28:	2100      	movs	r1, #0
 8004a2a:	4b47      	ldr	r3, [pc, #284]	@ (8004b48 <HAL_RCC_GetSysClockFreq+0x188>)
 8004a2c:	fb03 f201 	mul.w	r2, r3, r1
 8004a30:	2300      	movs	r3, #0
 8004a32:	fb00 f303 	mul.w	r3, r0, r3
 8004a36:	4413      	add	r3, r2
 8004a38:	4a43      	ldr	r2, [pc, #268]	@ (8004b48 <HAL_RCC_GetSysClockFreq+0x188>)
 8004a3a:	fba0 1202 	umull	r1, r2, r0, r2
 8004a3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a40:	460a      	mov	r2, r1
 8004a42:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004a44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a46:	4413      	add	r3, r2
 8004a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	61bb      	str	r3, [r7, #24]
 8004a50:	61fa      	str	r2, [r7, #28]
 8004a52:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a56:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004a5a:	f7fc f91d 	bl	8000c98 <__aeabi_uldivmod>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	460b      	mov	r3, r1
 8004a62:	4613      	mov	r3, r2
 8004a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a66:	e053      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a68:	4b35      	ldr	r3, [pc, #212]	@ (8004b40 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	099b      	lsrs	r3, r3, #6
 8004a6e:	2200      	movs	r2, #0
 8004a70:	613b      	str	r3, [r7, #16]
 8004a72:	617a      	str	r2, [r7, #20]
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004a7a:	f04f 0b00 	mov.w	fp, #0
 8004a7e:	4652      	mov	r2, sl
 8004a80:	465b      	mov	r3, fp
 8004a82:	f04f 0000 	mov.w	r0, #0
 8004a86:	f04f 0100 	mov.w	r1, #0
 8004a8a:	0159      	lsls	r1, r3, #5
 8004a8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a90:	0150      	lsls	r0, r2, #5
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	ebb2 080a 	subs.w	r8, r2, sl
 8004a9a:	eb63 090b 	sbc.w	r9, r3, fp
 8004a9e:	f04f 0200 	mov.w	r2, #0
 8004aa2:	f04f 0300 	mov.w	r3, #0
 8004aa6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004aaa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004aae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004ab2:	ebb2 0408 	subs.w	r4, r2, r8
 8004ab6:	eb63 0509 	sbc.w	r5, r3, r9
 8004aba:	f04f 0200 	mov.w	r2, #0
 8004abe:	f04f 0300 	mov.w	r3, #0
 8004ac2:	00eb      	lsls	r3, r5, #3
 8004ac4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ac8:	00e2      	lsls	r2, r4, #3
 8004aca:	4614      	mov	r4, r2
 8004acc:	461d      	mov	r5, r3
 8004ace:	eb14 030a 	adds.w	r3, r4, sl
 8004ad2:	603b      	str	r3, [r7, #0]
 8004ad4:	eb45 030b 	adc.w	r3, r5, fp
 8004ad8:	607b      	str	r3, [r7, #4]
 8004ada:	f04f 0200 	mov.w	r2, #0
 8004ade:	f04f 0300 	mov.w	r3, #0
 8004ae2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ae6:	4629      	mov	r1, r5
 8004ae8:	028b      	lsls	r3, r1, #10
 8004aea:	4621      	mov	r1, r4
 8004aec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004af0:	4621      	mov	r1, r4
 8004af2:	028a      	lsls	r2, r1, #10
 8004af4:	4610      	mov	r0, r2
 8004af6:	4619      	mov	r1, r3
 8004af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004afa:	2200      	movs	r2, #0
 8004afc:	60bb      	str	r3, [r7, #8]
 8004afe:	60fa      	str	r2, [r7, #12]
 8004b00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b04:	f7fc f8c8 	bl	8000c98 <__aeabi_uldivmod>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b10:	4b0b      	ldr	r3, [pc, #44]	@ (8004b40 <HAL_RCC_GetSysClockFreq+0x180>)
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	0c1b      	lsrs	r3, r3, #16
 8004b16:	f003 0303 	and.w	r3, r3, #3
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	005b      	lsls	r3, r3, #1
 8004b1e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004b20:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b28:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004b2a:	e002      	b.n	8004b32 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b2c:	4b05      	ldr	r3, [pc, #20]	@ (8004b44 <HAL_RCC_GetSysClockFreq+0x184>)
 8004b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004b30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3740      	adds	r7, #64	@ 0x40
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b3e:	bf00      	nop
 8004b40:	40023800 	.word	0x40023800
 8004b44:	00f42400 	.word	0x00f42400
 8004b48:	017d7840 	.word	0x017d7840

08004b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b50:	4b03      	ldr	r3, [pc, #12]	@ (8004b60 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b52:	681b      	ldr	r3, [r3, #0]
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	2000001c 	.word	0x2000001c

08004b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b68:	f7ff fff0 	bl	8004b4c <HAL_RCC_GetHCLKFreq>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	4b05      	ldr	r3, [pc, #20]	@ (8004b84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	0a9b      	lsrs	r3, r3, #10
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	4903      	ldr	r1, [pc, #12]	@ (8004b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b7a:	5ccb      	ldrb	r3, [r1, r3]
 8004b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	40023800 	.word	0x40023800
 8004b88:	08009cd0 	.word	0x08009cd0

08004b8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b90:	f7ff ffdc 	bl	8004b4c <HAL_RCC_GetHCLKFreq>
 8004b94:	4602      	mov	r2, r0
 8004b96:	4b05      	ldr	r3, [pc, #20]	@ (8004bac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	0b5b      	lsrs	r3, r3, #13
 8004b9c:	f003 0307 	and.w	r3, r3, #7
 8004ba0:	4903      	ldr	r1, [pc, #12]	@ (8004bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ba2:	5ccb      	ldrb	r3, [r1, r3]
 8004ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	40023800 	.word	0x40023800
 8004bb0:	08009cd0 	.word	0x08009cd0

08004bb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e042      	b.n	8004c4c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d106      	bne.n	8004be0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f7fd fdd8 	bl	8002790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2224      	movs	r2, #36	@ 0x24
 8004be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68da      	ldr	r2, [r3, #12]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bf6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f000 fdd5 	bl	80057a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	691a      	ldr	r2, [r3, #16]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695a      	ldr	r2, [r3, #20]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68da      	ldr	r2, [r3, #12]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2220      	movs	r2, #32
 8004c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3708      	adds	r7, #8
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b08a      	sub	sp, #40	@ 0x28
 8004c58:	af02      	add	r7, sp, #8
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	603b      	str	r3, [r7, #0]
 8004c60:	4613      	mov	r3, r2
 8004c62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c64:	2300      	movs	r3, #0
 8004c66:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b20      	cmp	r3, #32
 8004c72:	d175      	bne.n	8004d60 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d002      	beq.n	8004c80 <HAL_UART_Transmit+0x2c>
 8004c7a:	88fb      	ldrh	r3, [r7, #6]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e06e      	b.n	8004d62 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2200      	movs	r2, #0
 8004c88:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2221      	movs	r2, #33	@ 0x21
 8004c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c92:	f7fd ff87 	bl	8002ba4 <HAL_GetTick>
 8004c96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	88fa      	ldrh	r2, [r7, #6]
 8004c9c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	88fa      	ldrh	r2, [r7, #6]
 8004ca2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cac:	d108      	bne.n	8004cc0 <HAL_UART_Transmit+0x6c>
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d104      	bne.n	8004cc0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	61bb      	str	r3, [r7, #24]
 8004cbe:	e003      	b.n	8004cc8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cc8:	e02e      	b.n	8004d28 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2180      	movs	r1, #128	@ 0x80
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f000 fb39 	bl	800534c <UART_WaitOnFlagUntilTimeout>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d005      	beq.n	8004cec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e03a      	b.n	8004d62 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10b      	bne.n	8004d0a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	881b      	ldrh	r3, [r3, #0]
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d02:	69bb      	ldr	r3, [r7, #24]
 8004d04:	3302      	adds	r3, #2
 8004d06:	61bb      	str	r3, [r7, #24]
 8004d08:	e007      	b.n	8004d1a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	781a      	ldrb	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	3301      	adds	r3, #1
 8004d18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	3b01      	subs	r3, #1
 8004d22:	b29a      	uxth	r2, r3
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1cb      	bne.n	8004cca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	9300      	str	r3, [sp, #0]
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	2140      	movs	r1, #64	@ 0x40
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f000 fb05 	bl	800534c <UART_WaitOnFlagUntilTimeout>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d005      	beq.n	8004d54 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e006      	b.n	8004d62 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2220      	movs	r2, #32
 8004d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	e000      	b.n	8004d62 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d60:	2302      	movs	r3, #2
  }
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3720      	adds	r7, #32
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}

08004d6a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d6a:	b580      	push	{r7, lr}
 8004d6c:	b084      	sub	sp, #16
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	60f8      	str	r0, [r7, #12]
 8004d72:	60b9      	str	r1, [r7, #8]
 8004d74:	4613      	mov	r3, r2
 8004d76:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	2b20      	cmp	r3, #32
 8004d82:	d112      	bne.n	8004daa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d002      	beq.n	8004d90 <HAL_UART_Receive_IT+0x26>
 8004d8a:	88fb      	ldrh	r3, [r7, #6]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d101      	bne.n	8004d94 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e00b      	b.n	8004dac <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004d9a:	88fb      	ldrh	r3, [r7, #6]
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	68b9      	ldr	r1, [r7, #8]
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f000 fb2c 	bl	80053fe <UART_Start_Receive_IT>
 8004da6:	4603      	mov	r3, r0
 8004da8:	e000      	b.n	8004dac <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004daa:	2302      	movs	r3, #2
  }
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b0ba      	sub	sp, #232	@ 0xe8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004de0:	2300      	movs	r3, #0
 8004de2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dea:	f003 030f 	and.w	r3, r3, #15
 8004dee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004df2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10f      	bne.n	8004e1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dfe:	f003 0320 	and.w	r3, r3, #32
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d009      	beq.n	8004e1a <HAL_UART_IRQHandler+0x66>
 8004e06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e0a:	f003 0320 	and.w	r3, r3, #32
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d003      	beq.n	8004e1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 fc09 	bl	800562a <UART_Receive_IT>
      return;
 8004e18:	e273      	b.n	8005302 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 80de 	beq.w	8004fe0 <HAL_UART_IRQHandler+0x22c>
 8004e24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d106      	bne.n	8004e3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e34:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f000 80d1 	beq.w	8004fe0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00b      	beq.n	8004e62 <HAL_UART_IRQHandler+0xae>
 8004e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d005      	beq.n	8004e62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e5a:	f043 0201 	orr.w	r2, r3, #1
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00b      	beq.n	8004e86 <HAL_UART_IRQHandler+0xd2>
 8004e6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d005      	beq.n	8004e86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7e:	f043 0202 	orr.w	r2, r3, #2
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00b      	beq.n	8004eaa <HAL_UART_IRQHandler+0xf6>
 8004e92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d005      	beq.n	8004eaa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ea2:	f043 0204 	orr.w	r2, r3, #4
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eae:	f003 0308 	and.w	r3, r3, #8
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d011      	beq.n	8004eda <HAL_UART_IRQHandler+0x126>
 8004eb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004eba:	f003 0320 	and.w	r3, r3, #32
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d105      	bne.n	8004ece <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004ec2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d005      	beq.n	8004eda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed2:	f043 0208 	orr.w	r2, r3, #8
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f000 820a 	beq.w	80052f8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ee8:	f003 0320 	and.w	r3, r3, #32
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d008      	beq.n	8004f02 <HAL_UART_IRQHandler+0x14e>
 8004ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ef4:	f003 0320 	and.w	r3, r3, #32
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d002      	beq.n	8004f02 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 fb94 	bl	800562a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f0c:	2b40      	cmp	r3, #64	@ 0x40
 8004f0e:	bf0c      	ite	eq
 8004f10:	2301      	moveq	r3, #1
 8004f12:	2300      	movne	r3, #0
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d103      	bne.n	8004f2e <HAL_UART_IRQHandler+0x17a>
 8004f26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d04f      	beq.n	8004fce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 fa9f 	bl	8005472 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f3e:	2b40      	cmp	r3, #64	@ 0x40
 8004f40:	d141      	bne.n	8004fc6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	3314      	adds	r3, #20
 8004f48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f50:	e853 3f00 	ldrex	r3, [r3]
 8004f54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	3314      	adds	r3, #20
 8004f6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f6e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f7e:	e841 2300 	strex	r3, r2, [r1]
 8004f82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004f86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d1d9      	bne.n	8004f42 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d013      	beq.n	8004fbe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f9a:	4a8a      	ldr	r2, [pc, #552]	@ (80051c4 <HAL_UART_IRQHandler+0x410>)
 8004f9c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7fd ffaf 	bl	8002f06 <HAL_DMA_Abort_IT>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d016      	beq.n	8004fdc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004fb8:	4610      	mov	r0, r2
 8004fba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fbc:	e00e      	b.n	8004fdc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f7fc fef8 	bl	8001db4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fc4:	e00a      	b.n	8004fdc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fc fef4 	bl	8001db4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fcc:	e006      	b.n	8004fdc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f7fc fef0 	bl	8001db4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004fda:	e18d      	b.n	80052f8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fdc:	bf00      	nop
    return;
 8004fde:	e18b      	b.n	80052f8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	f040 8167 	bne.w	80052b8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fee:	f003 0310 	and.w	r3, r3, #16
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	f000 8160 	beq.w	80052b8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ffc:	f003 0310 	and.w	r3, r3, #16
 8005000:	2b00      	cmp	r3, #0
 8005002:	f000 8159 	beq.w	80052b8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005006:	2300      	movs	r3, #0
 8005008:	60bb      	str	r3, [r7, #8]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	60bb      	str	r3, [r7, #8]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	60bb      	str	r3, [r7, #8]
 800501a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005026:	2b40      	cmp	r3, #64	@ 0x40
 8005028:	f040 80ce 	bne.w	80051c8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005038:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800503c:	2b00      	cmp	r3, #0
 800503e:	f000 80a9 	beq.w	8005194 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005046:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800504a:	429a      	cmp	r2, r3
 800504c:	f080 80a2 	bcs.w	8005194 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005056:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005062:	f000 8088 	beq.w	8005176 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	330c      	adds	r3, #12
 800506c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005070:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005074:	e853 3f00 	ldrex	r3, [r3]
 8005078:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800507c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005080:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005084:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	330c      	adds	r3, #12
 800508e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005092:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005096:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800509a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800509e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050a2:	e841 2300 	strex	r3, r2, [r1]
 80050a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80050aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d1d9      	bne.n	8005066 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	3314      	adds	r3, #20
 80050b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050bc:	e853 3f00 	ldrex	r3, [r3]
 80050c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80050c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050c4:	f023 0301 	bic.w	r3, r3, #1
 80050c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	3314      	adds	r3, #20
 80050d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80050d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80050da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80050de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80050e2:	e841 2300 	strex	r3, r2, [r1]
 80050e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80050e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1e1      	bne.n	80050b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	3314      	adds	r3, #20
 80050f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050f8:	e853 3f00 	ldrex	r3, [r3]
 80050fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80050fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005100:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005104:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	3314      	adds	r3, #20
 800510e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005112:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005114:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005116:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005118:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800511a:	e841 2300 	strex	r3, r2, [r1]
 800511e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005120:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1e3      	bne.n	80050ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2220      	movs	r2, #32
 800512a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	330c      	adds	r3, #12
 800513a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800513e:	e853 3f00 	ldrex	r3, [r3]
 8005142:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005144:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005146:	f023 0310 	bic.w	r3, r3, #16
 800514a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	330c      	adds	r3, #12
 8005154:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005158:	65ba      	str	r2, [r7, #88]	@ 0x58
 800515a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800515e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005160:	e841 2300 	strex	r3, r2, [r1]
 8005164:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005166:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1e3      	bne.n	8005134 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005170:	4618      	mov	r0, r3
 8005172:	f7fd fe58 	bl	8002e26 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2202      	movs	r2, #2
 800517a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005184:	b29b      	uxth	r3, r3
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	b29b      	uxth	r3, r3
 800518a:	4619      	mov	r1, r3
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 f8c5 	bl	800531c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005192:	e0b3      	b.n	80052fc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005198:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800519c:	429a      	cmp	r2, r3
 800519e:	f040 80ad 	bne.w	80052fc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051a6:	69db      	ldr	r3, [r3, #28]
 80051a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051ac:	f040 80a6 	bne.w	80052fc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2202      	movs	r2, #2
 80051b4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051ba:	4619      	mov	r1, r3
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f8ad 	bl	800531c <HAL_UARTEx_RxEventCallback>
      return;
 80051c2:	e09b      	b.n	80052fc <HAL_UART_IRQHandler+0x548>
 80051c4:	08005539 	.word	0x08005539
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f000 808e 	beq.w	8005300 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80051e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 8089 	beq.w	8005300 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	330c      	adds	r3, #12
 80051f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051f8:	e853 3f00 	ldrex	r3, [r3]
 80051fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80051fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005200:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005204:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	330c      	adds	r3, #12
 800520e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005212:	647a      	str	r2, [r7, #68]	@ 0x44
 8005214:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005216:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005218:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800521a:	e841 2300 	strex	r3, r2, [r1]
 800521e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1e3      	bne.n	80051ee <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	3314      	adds	r3, #20
 800522c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005230:	e853 3f00 	ldrex	r3, [r3]
 8005234:	623b      	str	r3, [r7, #32]
   return(result);
 8005236:	6a3b      	ldr	r3, [r7, #32]
 8005238:	f023 0301 	bic.w	r3, r3, #1
 800523c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	3314      	adds	r3, #20
 8005246:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800524a:	633a      	str	r2, [r7, #48]	@ 0x30
 800524c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005252:	e841 2300 	strex	r3, r2, [r1]
 8005256:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1e3      	bne.n	8005226 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2220      	movs	r2, #32
 8005262:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	330c      	adds	r3, #12
 8005272:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	e853 3f00 	ldrex	r3, [r3]
 800527a:	60fb      	str	r3, [r7, #12]
   return(result);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f023 0310 	bic.w	r3, r3, #16
 8005282:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	330c      	adds	r3, #12
 800528c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005290:	61fa      	str	r2, [r7, #28]
 8005292:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005294:	69b9      	ldr	r1, [r7, #24]
 8005296:	69fa      	ldr	r2, [r7, #28]
 8005298:	e841 2300 	strex	r3, r2, [r1]
 800529c:	617b      	str	r3, [r7, #20]
   return(result);
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1e3      	bne.n	800526c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2202      	movs	r2, #2
 80052a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052ae:	4619      	mov	r1, r3
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 f833 	bl	800531c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052b6:	e023      	b.n	8005300 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d009      	beq.n	80052d8 <HAL_UART_IRQHandler+0x524>
 80052c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d003      	beq.n	80052d8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f000 f942 	bl	800555a <UART_Transmit_IT>
    return;
 80052d6:	e014      	b.n	8005302 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80052d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00e      	beq.n	8005302 <HAL_UART_IRQHandler+0x54e>
 80052e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d008      	beq.n	8005302 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 f982 	bl	80055fa <UART_EndTransmit_IT>
    return;
 80052f6:	e004      	b.n	8005302 <HAL_UART_IRQHandler+0x54e>
    return;
 80052f8:	bf00      	nop
 80052fa:	e002      	b.n	8005302 <HAL_UART_IRQHandler+0x54e>
      return;
 80052fc:	bf00      	nop
 80052fe:	e000      	b.n	8005302 <HAL_UART_IRQHandler+0x54e>
      return;
 8005300:	bf00      	nop
  }
}
 8005302:	37e8      	adds	r7, #232	@ 0xe8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005310:	bf00      	nop
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	460b      	mov	r3, r1
 8005326:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8005340:	4618      	mov	r0, r3
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b086      	sub	sp, #24
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	603b      	str	r3, [r7, #0]
 8005358:	4613      	mov	r3, r2
 800535a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800535c:	e03b      	b.n	80053d6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800535e:	6a3b      	ldr	r3, [r7, #32]
 8005360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005364:	d037      	beq.n	80053d6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005366:	f7fd fc1d 	bl	8002ba4 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	6a3a      	ldr	r2, [r7, #32]
 8005372:	429a      	cmp	r2, r3
 8005374:	d302      	bcc.n	800537c <UART_WaitOnFlagUntilTimeout+0x30>
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e03a      	b.n	80053f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	f003 0304 	and.w	r3, r3, #4
 800538a:	2b00      	cmp	r3, #0
 800538c:	d023      	beq.n	80053d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	2b80      	cmp	r3, #128	@ 0x80
 8005392:	d020      	beq.n	80053d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	2b40      	cmp	r3, #64	@ 0x40
 8005398:	d01d      	beq.n	80053d6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0308 	and.w	r3, r3, #8
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d116      	bne.n	80053d6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80053a8:	2300      	movs	r3, #0
 80053aa:	617b      	str	r3, [r7, #20]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	617b      	str	r3, [r7, #20]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	617b      	str	r3, [r7, #20]
 80053bc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f000 f857 	bl	8005472 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2208      	movs	r2, #8
 80053c8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e00f      	b.n	80053f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	4013      	ands	r3, r2
 80053e0:	68ba      	ldr	r2, [r7, #8]
 80053e2:	429a      	cmp	r2, r3
 80053e4:	bf0c      	ite	eq
 80053e6:	2301      	moveq	r3, #1
 80053e8:	2300      	movne	r3, #0
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	461a      	mov	r2, r3
 80053ee:	79fb      	ldrb	r3, [r7, #7]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d0b4      	beq.n	800535e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3718      	adds	r7, #24
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}

080053fe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053fe:	b480      	push	{r7}
 8005400:	b085      	sub	sp, #20
 8005402:	af00      	add	r7, sp, #0
 8005404:	60f8      	str	r0, [r7, #12]
 8005406:	60b9      	str	r1, [r7, #8]
 8005408:	4613      	mov	r3, r2
 800540a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	68ba      	ldr	r2, [r7, #8]
 8005410:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	88fa      	ldrh	r2, [r7, #6]
 8005416:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	88fa      	ldrh	r2, [r7, #6]
 800541c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2222      	movs	r2, #34	@ 0x22
 8005428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d007      	beq.n	8005444 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68da      	ldr	r2, [r3, #12]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005442:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	695a      	ldr	r2, [r3, #20]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f042 0201 	orr.w	r2, r2, #1
 8005452:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68da      	ldr	r2, [r3, #12]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f042 0220 	orr.w	r2, r2, #32
 8005462:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3714      	adds	r7, #20
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005472:	b480      	push	{r7}
 8005474:	b095      	sub	sp, #84	@ 0x54
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	330c      	adds	r3, #12
 8005480:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800548a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800548c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005490:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	330c      	adds	r3, #12
 8005498:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800549a:	643a      	str	r2, [r7, #64]	@ 0x40
 800549c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e5      	bne.n	800547a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	3314      	adds	r3, #20
 80054b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	f023 0301 	bic.w	r3, r3, #1
 80054c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3314      	adds	r3, #20
 80054cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e5      	bne.n	80054ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d119      	bne.n	800551e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	330c      	adds	r3, #12
 80054f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	e853 3f00 	ldrex	r3, [r3]
 80054f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	f023 0310 	bic.w	r3, r3, #16
 8005500:	647b      	str	r3, [r7, #68]	@ 0x44
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	330c      	adds	r3, #12
 8005508:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800550a:	61ba      	str	r2, [r7, #24]
 800550c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550e:	6979      	ldr	r1, [r7, #20]
 8005510:	69ba      	ldr	r2, [r7, #24]
 8005512:	e841 2300 	strex	r3, r2, [r1]
 8005516:	613b      	str	r3, [r7, #16]
   return(result);
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1e5      	bne.n	80054ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2220      	movs	r2, #32
 8005522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800552c:	bf00      	nop
 800552e:	3754      	adds	r7, #84	@ 0x54
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005544:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f7fc fc31 	bl	8001db4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005552:	bf00      	nop
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800555a:	b480      	push	{r7}
 800555c:	b085      	sub	sp, #20
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b21      	cmp	r3, #33	@ 0x21
 800556c:	d13e      	bne.n	80055ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005576:	d114      	bne.n	80055a2 <UART_Transmit_IT+0x48>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d110      	bne.n	80055a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	881b      	ldrh	r3, [r3, #0]
 800558a:	461a      	mov	r2, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005594:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a1b      	ldr	r3, [r3, #32]
 800559a:	1c9a      	adds	r2, r3, #2
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	621a      	str	r2, [r3, #32]
 80055a0:	e008      	b.n	80055b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	1c59      	adds	r1, r3, #1
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	6211      	str	r1, [r2, #32]
 80055ac:	781a      	ldrb	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	3b01      	subs	r3, #1
 80055bc:	b29b      	uxth	r3, r3
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	4619      	mov	r1, r3
 80055c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10f      	bne.n	80055e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68da      	ldr	r2, [r3, #12]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80055d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68da      	ldr	r2, [r3, #12]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055e8:	2300      	movs	r3, #0
 80055ea:	e000      	b.n	80055ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80055ec:	2302      	movs	r3, #2
  }
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3714      	adds	r7, #20
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr

080055fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055fa:	b580      	push	{r7, lr}
 80055fc:	b082      	sub	sp, #8
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68da      	ldr	r2, [r3, #12]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005610:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2220      	movs	r2, #32
 8005616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f7ff fe74 	bl	8005308 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3708      	adds	r7, #8
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b08c      	sub	sp, #48	@ 0x30
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005632:	2300      	movs	r3, #0
 8005634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005636:	2300      	movs	r3, #0
 8005638:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b22      	cmp	r3, #34	@ 0x22
 8005644:	f040 80aa 	bne.w	800579c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005650:	d115      	bne.n	800567e <UART_Receive_IT+0x54>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d111      	bne.n	800567e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800565e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	b29b      	uxth	r3, r3
 8005668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800566c:	b29a      	uxth	r2, r3
 800566e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005670:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005676:	1c9a      	adds	r2, r3, #2
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	629a      	str	r2, [r3, #40]	@ 0x28
 800567c:	e024      	b.n	80056c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005682:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800568c:	d007      	beq.n	800569e <UART_Receive_IT+0x74>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10a      	bne.n	80056ac <UART_Receive_IT+0x82>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d106      	bne.n	80056ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a8:	701a      	strb	r2, [r3, #0]
 80056aa:	e008      	b.n	80056be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c2:	1c5a      	adds	r2, r3, #1
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	3b01      	subs	r3, #1
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	4619      	mov	r1, r3
 80056d6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d15d      	bne.n	8005798 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f022 0220 	bic.w	r2, r2, #32
 80056ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68da      	ldr	r2, [r3, #12]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695a      	ldr	r2, [r3, #20]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f022 0201 	bic.w	r2, r2, #1
 800570a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2220      	movs	r2, #32
 8005710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571e:	2b01      	cmp	r3, #1
 8005720:	d135      	bne.n	800578e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	330c      	adds	r3, #12
 800572e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	e853 3f00 	ldrex	r3, [r3]
 8005736:	613b      	str	r3, [r7, #16]
   return(result);
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	f023 0310 	bic.w	r3, r3, #16
 800573e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	330c      	adds	r3, #12
 8005746:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005748:	623a      	str	r2, [r7, #32]
 800574a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574c:	69f9      	ldr	r1, [r7, #28]
 800574e:	6a3a      	ldr	r2, [r7, #32]
 8005750:	e841 2300 	strex	r3, r2, [r1]
 8005754:	61bb      	str	r3, [r7, #24]
   return(result);
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1e5      	bne.n	8005728 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0310 	and.w	r3, r3, #16
 8005766:	2b10      	cmp	r3, #16
 8005768:	d10a      	bne.n	8005780 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	60fb      	str	r3, [r7, #12]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	60fb      	str	r3, [r7, #12]
 800577e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005784:	4619      	mov	r1, r3
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f7ff fdc8 	bl	800531c <HAL_UARTEx_RxEventCallback>
 800578c:	e002      	b.n	8005794 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f7fc fa78 	bl	8001c84 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005794:	2300      	movs	r3, #0
 8005796:	e002      	b.n	800579e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005798:	2300      	movs	r3, #0
 800579a:	e000      	b.n	800579e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800579c:	2302      	movs	r3, #2
  }
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3730      	adds	r7, #48	@ 0x30
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
	...

080057a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057ac:	b0c0      	sub	sp, #256	@ 0x100
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80057c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057c4:	68d9      	ldr	r1, [r3, #12]
 80057c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	ea40 0301 	orr.w	r3, r0, r1
 80057d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80057d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d6:	689a      	ldr	r2, [r3, #8]
 80057d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	431a      	orrs	r2, r3
 80057e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	431a      	orrs	r2, r3
 80057e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ec:	69db      	ldr	r3, [r3, #28]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80057f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005800:	f021 010c 	bic.w	r1, r1, #12
 8005804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800580e:	430b      	orrs	r3, r1
 8005810:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800581e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005822:	6999      	ldr	r1, [r3, #24]
 8005824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	ea40 0301 	orr.w	r3, r0, r1
 800582e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	4b8f      	ldr	r3, [pc, #572]	@ (8005a74 <UART_SetConfig+0x2cc>)
 8005838:	429a      	cmp	r2, r3
 800583a:	d005      	beq.n	8005848 <UART_SetConfig+0xa0>
 800583c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	4b8d      	ldr	r3, [pc, #564]	@ (8005a78 <UART_SetConfig+0x2d0>)
 8005844:	429a      	cmp	r2, r3
 8005846:	d104      	bne.n	8005852 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005848:	f7ff f9a0 	bl	8004b8c <HAL_RCC_GetPCLK2Freq>
 800584c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005850:	e003      	b.n	800585a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005852:	f7ff f987 	bl	8004b64 <HAL_RCC_GetPCLK1Freq>
 8005856:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800585a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800585e:	69db      	ldr	r3, [r3, #28]
 8005860:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005864:	f040 810c 	bne.w	8005a80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800586c:	2200      	movs	r2, #0
 800586e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005872:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005876:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800587a:	4622      	mov	r2, r4
 800587c:	462b      	mov	r3, r5
 800587e:	1891      	adds	r1, r2, r2
 8005880:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005882:	415b      	adcs	r3, r3
 8005884:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005886:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800588a:	4621      	mov	r1, r4
 800588c:	eb12 0801 	adds.w	r8, r2, r1
 8005890:	4629      	mov	r1, r5
 8005892:	eb43 0901 	adc.w	r9, r3, r1
 8005896:	f04f 0200 	mov.w	r2, #0
 800589a:	f04f 0300 	mov.w	r3, #0
 800589e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058aa:	4690      	mov	r8, r2
 80058ac:	4699      	mov	r9, r3
 80058ae:	4623      	mov	r3, r4
 80058b0:	eb18 0303 	adds.w	r3, r8, r3
 80058b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80058b8:	462b      	mov	r3, r5
 80058ba:	eb49 0303 	adc.w	r3, r9, r3
 80058be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80058c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80058ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80058d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80058d6:	460b      	mov	r3, r1
 80058d8:	18db      	adds	r3, r3, r3
 80058da:	653b      	str	r3, [r7, #80]	@ 0x50
 80058dc:	4613      	mov	r3, r2
 80058de:	eb42 0303 	adc.w	r3, r2, r3
 80058e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80058e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80058e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80058ec:	f7fb f9d4 	bl	8000c98 <__aeabi_uldivmod>
 80058f0:	4602      	mov	r2, r0
 80058f2:	460b      	mov	r3, r1
 80058f4:	4b61      	ldr	r3, [pc, #388]	@ (8005a7c <UART_SetConfig+0x2d4>)
 80058f6:	fba3 2302 	umull	r2, r3, r3, r2
 80058fa:	095b      	lsrs	r3, r3, #5
 80058fc:	011c      	lsls	r4, r3, #4
 80058fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005902:	2200      	movs	r2, #0
 8005904:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005908:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800590c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005910:	4642      	mov	r2, r8
 8005912:	464b      	mov	r3, r9
 8005914:	1891      	adds	r1, r2, r2
 8005916:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005918:	415b      	adcs	r3, r3
 800591a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800591c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005920:	4641      	mov	r1, r8
 8005922:	eb12 0a01 	adds.w	sl, r2, r1
 8005926:	4649      	mov	r1, r9
 8005928:	eb43 0b01 	adc.w	fp, r3, r1
 800592c:	f04f 0200 	mov.w	r2, #0
 8005930:	f04f 0300 	mov.w	r3, #0
 8005934:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005938:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800593c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005940:	4692      	mov	sl, r2
 8005942:	469b      	mov	fp, r3
 8005944:	4643      	mov	r3, r8
 8005946:	eb1a 0303 	adds.w	r3, sl, r3
 800594a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800594e:	464b      	mov	r3, r9
 8005950:	eb4b 0303 	adc.w	r3, fp, r3
 8005954:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005964:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005968:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800596c:	460b      	mov	r3, r1
 800596e:	18db      	adds	r3, r3, r3
 8005970:	643b      	str	r3, [r7, #64]	@ 0x40
 8005972:	4613      	mov	r3, r2
 8005974:	eb42 0303 	adc.w	r3, r2, r3
 8005978:	647b      	str	r3, [r7, #68]	@ 0x44
 800597a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800597e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005982:	f7fb f989 	bl	8000c98 <__aeabi_uldivmod>
 8005986:	4602      	mov	r2, r0
 8005988:	460b      	mov	r3, r1
 800598a:	4611      	mov	r1, r2
 800598c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a7c <UART_SetConfig+0x2d4>)
 800598e:	fba3 2301 	umull	r2, r3, r3, r1
 8005992:	095b      	lsrs	r3, r3, #5
 8005994:	2264      	movs	r2, #100	@ 0x64
 8005996:	fb02 f303 	mul.w	r3, r2, r3
 800599a:	1acb      	subs	r3, r1, r3
 800599c:	00db      	lsls	r3, r3, #3
 800599e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80059a2:	4b36      	ldr	r3, [pc, #216]	@ (8005a7c <UART_SetConfig+0x2d4>)
 80059a4:	fba3 2302 	umull	r2, r3, r3, r2
 80059a8:	095b      	lsrs	r3, r3, #5
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80059b0:	441c      	add	r4, r3
 80059b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059b6:	2200      	movs	r2, #0
 80059b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80059bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80059c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80059c4:	4642      	mov	r2, r8
 80059c6:	464b      	mov	r3, r9
 80059c8:	1891      	adds	r1, r2, r2
 80059ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80059cc:	415b      	adcs	r3, r3
 80059ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80059d4:	4641      	mov	r1, r8
 80059d6:	1851      	adds	r1, r2, r1
 80059d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80059da:	4649      	mov	r1, r9
 80059dc:	414b      	adcs	r3, r1
 80059de:	637b      	str	r3, [r7, #52]	@ 0x34
 80059e0:	f04f 0200 	mov.w	r2, #0
 80059e4:	f04f 0300 	mov.w	r3, #0
 80059e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80059ec:	4659      	mov	r1, fp
 80059ee:	00cb      	lsls	r3, r1, #3
 80059f0:	4651      	mov	r1, sl
 80059f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059f6:	4651      	mov	r1, sl
 80059f8:	00ca      	lsls	r2, r1, #3
 80059fa:	4610      	mov	r0, r2
 80059fc:	4619      	mov	r1, r3
 80059fe:	4603      	mov	r3, r0
 8005a00:	4642      	mov	r2, r8
 8005a02:	189b      	adds	r3, r3, r2
 8005a04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a08:	464b      	mov	r3, r9
 8005a0a:	460a      	mov	r2, r1
 8005a0c:	eb42 0303 	adc.w	r3, r2, r3
 8005a10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005a20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005a24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005a28:	460b      	mov	r3, r1
 8005a2a:	18db      	adds	r3, r3, r3
 8005a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a2e:	4613      	mov	r3, r2
 8005a30:	eb42 0303 	adc.w	r3, r2, r3
 8005a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005a3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005a3e:	f7fb f92b 	bl	8000c98 <__aeabi_uldivmod>
 8005a42:	4602      	mov	r2, r0
 8005a44:	460b      	mov	r3, r1
 8005a46:	4b0d      	ldr	r3, [pc, #52]	@ (8005a7c <UART_SetConfig+0x2d4>)
 8005a48:	fba3 1302 	umull	r1, r3, r3, r2
 8005a4c:	095b      	lsrs	r3, r3, #5
 8005a4e:	2164      	movs	r1, #100	@ 0x64
 8005a50:	fb01 f303 	mul.w	r3, r1, r3
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	00db      	lsls	r3, r3, #3
 8005a58:	3332      	adds	r3, #50	@ 0x32
 8005a5a:	4a08      	ldr	r2, [pc, #32]	@ (8005a7c <UART_SetConfig+0x2d4>)
 8005a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a60:	095b      	lsrs	r3, r3, #5
 8005a62:	f003 0207 	and.w	r2, r3, #7
 8005a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4422      	add	r2, r4
 8005a6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a70:	e106      	b.n	8005c80 <UART_SetConfig+0x4d8>
 8005a72:	bf00      	nop
 8005a74:	40011000 	.word	0x40011000
 8005a78:	40011400 	.word	0x40011400
 8005a7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a84:	2200      	movs	r2, #0
 8005a86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005a92:	4642      	mov	r2, r8
 8005a94:	464b      	mov	r3, r9
 8005a96:	1891      	adds	r1, r2, r2
 8005a98:	6239      	str	r1, [r7, #32]
 8005a9a:	415b      	adcs	r3, r3
 8005a9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005aa2:	4641      	mov	r1, r8
 8005aa4:	1854      	adds	r4, r2, r1
 8005aa6:	4649      	mov	r1, r9
 8005aa8:	eb43 0501 	adc.w	r5, r3, r1
 8005aac:	f04f 0200 	mov.w	r2, #0
 8005ab0:	f04f 0300 	mov.w	r3, #0
 8005ab4:	00eb      	lsls	r3, r5, #3
 8005ab6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005aba:	00e2      	lsls	r2, r4, #3
 8005abc:	4614      	mov	r4, r2
 8005abe:	461d      	mov	r5, r3
 8005ac0:	4643      	mov	r3, r8
 8005ac2:	18e3      	adds	r3, r4, r3
 8005ac4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ac8:	464b      	mov	r3, r9
 8005aca:	eb45 0303 	adc.w	r3, r5, r3
 8005ace:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ade:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005ae2:	f04f 0200 	mov.w	r2, #0
 8005ae6:	f04f 0300 	mov.w	r3, #0
 8005aea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005aee:	4629      	mov	r1, r5
 8005af0:	008b      	lsls	r3, r1, #2
 8005af2:	4621      	mov	r1, r4
 8005af4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005af8:	4621      	mov	r1, r4
 8005afa:	008a      	lsls	r2, r1, #2
 8005afc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005b00:	f7fb f8ca 	bl	8000c98 <__aeabi_uldivmod>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	4b60      	ldr	r3, [pc, #384]	@ (8005c8c <UART_SetConfig+0x4e4>)
 8005b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8005b0e:	095b      	lsrs	r3, r3, #5
 8005b10:	011c      	lsls	r4, r3, #4
 8005b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b16:	2200      	movs	r2, #0
 8005b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005b1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005b20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005b24:	4642      	mov	r2, r8
 8005b26:	464b      	mov	r3, r9
 8005b28:	1891      	adds	r1, r2, r2
 8005b2a:	61b9      	str	r1, [r7, #24]
 8005b2c:	415b      	adcs	r3, r3
 8005b2e:	61fb      	str	r3, [r7, #28]
 8005b30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b34:	4641      	mov	r1, r8
 8005b36:	1851      	adds	r1, r2, r1
 8005b38:	6139      	str	r1, [r7, #16]
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	414b      	adcs	r3, r1
 8005b3e:	617b      	str	r3, [r7, #20]
 8005b40:	f04f 0200 	mov.w	r2, #0
 8005b44:	f04f 0300 	mov.w	r3, #0
 8005b48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b4c:	4659      	mov	r1, fp
 8005b4e:	00cb      	lsls	r3, r1, #3
 8005b50:	4651      	mov	r1, sl
 8005b52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b56:	4651      	mov	r1, sl
 8005b58:	00ca      	lsls	r2, r1, #3
 8005b5a:	4610      	mov	r0, r2
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	4603      	mov	r3, r0
 8005b60:	4642      	mov	r2, r8
 8005b62:	189b      	adds	r3, r3, r2
 8005b64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005b68:	464b      	mov	r3, r9
 8005b6a:	460a      	mov	r2, r1
 8005b6c:	eb42 0303 	adc.w	r3, r2, r3
 8005b70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005b80:	f04f 0200 	mov.w	r2, #0
 8005b84:	f04f 0300 	mov.w	r3, #0
 8005b88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005b8c:	4649      	mov	r1, r9
 8005b8e:	008b      	lsls	r3, r1, #2
 8005b90:	4641      	mov	r1, r8
 8005b92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b96:	4641      	mov	r1, r8
 8005b98:	008a      	lsls	r2, r1, #2
 8005b9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005b9e:	f7fb f87b 	bl	8000c98 <__aeabi_uldivmod>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	4611      	mov	r1, r2
 8005ba8:	4b38      	ldr	r3, [pc, #224]	@ (8005c8c <UART_SetConfig+0x4e4>)
 8005baa:	fba3 2301 	umull	r2, r3, r3, r1
 8005bae:	095b      	lsrs	r3, r3, #5
 8005bb0:	2264      	movs	r2, #100	@ 0x64
 8005bb2:	fb02 f303 	mul.w	r3, r2, r3
 8005bb6:	1acb      	subs	r3, r1, r3
 8005bb8:	011b      	lsls	r3, r3, #4
 8005bba:	3332      	adds	r3, #50	@ 0x32
 8005bbc:	4a33      	ldr	r2, [pc, #204]	@ (8005c8c <UART_SetConfig+0x4e4>)
 8005bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc2:	095b      	lsrs	r3, r3, #5
 8005bc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bc8:	441c      	add	r4, r3
 8005bca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bce:	2200      	movs	r2, #0
 8005bd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8005bd2:	677a      	str	r2, [r7, #116]	@ 0x74
 8005bd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005bd8:	4642      	mov	r2, r8
 8005bda:	464b      	mov	r3, r9
 8005bdc:	1891      	adds	r1, r2, r2
 8005bde:	60b9      	str	r1, [r7, #8]
 8005be0:	415b      	adcs	r3, r3
 8005be2:	60fb      	str	r3, [r7, #12]
 8005be4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005be8:	4641      	mov	r1, r8
 8005bea:	1851      	adds	r1, r2, r1
 8005bec:	6039      	str	r1, [r7, #0]
 8005bee:	4649      	mov	r1, r9
 8005bf0:	414b      	adcs	r3, r1
 8005bf2:	607b      	str	r3, [r7, #4]
 8005bf4:	f04f 0200 	mov.w	r2, #0
 8005bf8:	f04f 0300 	mov.w	r3, #0
 8005bfc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c00:	4659      	mov	r1, fp
 8005c02:	00cb      	lsls	r3, r1, #3
 8005c04:	4651      	mov	r1, sl
 8005c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c0a:	4651      	mov	r1, sl
 8005c0c:	00ca      	lsls	r2, r1, #3
 8005c0e:	4610      	mov	r0, r2
 8005c10:	4619      	mov	r1, r3
 8005c12:	4603      	mov	r3, r0
 8005c14:	4642      	mov	r2, r8
 8005c16:	189b      	adds	r3, r3, r2
 8005c18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c1a:	464b      	mov	r3, r9
 8005c1c:	460a      	mov	r2, r1
 8005c1e:	eb42 0303 	adc.w	r3, r2, r3
 8005c22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005c30:	f04f 0200 	mov.w	r2, #0
 8005c34:	f04f 0300 	mov.w	r3, #0
 8005c38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005c3c:	4649      	mov	r1, r9
 8005c3e:	008b      	lsls	r3, r1, #2
 8005c40:	4641      	mov	r1, r8
 8005c42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c46:	4641      	mov	r1, r8
 8005c48:	008a      	lsls	r2, r1, #2
 8005c4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005c4e:	f7fb f823 	bl	8000c98 <__aeabi_uldivmod>
 8005c52:	4602      	mov	r2, r0
 8005c54:	460b      	mov	r3, r1
 8005c56:	4b0d      	ldr	r3, [pc, #52]	@ (8005c8c <UART_SetConfig+0x4e4>)
 8005c58:	fba3 1302 	umull	r1, r3, r3, r2
 8005c5c:	095b      	lsrs	r3, r3, #5
 8005c5e:	2164      	movs	r1, #100	@ 0x64
 8005c60:	fb01 f303 	mul.w	r3, r1, r3
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	011b      	lsls	r3, r3, #4
 8005c68:	3332      	adds	r3, #50	@ 0x32
 8005c6a:	4a08      	ldr	r2, [pc, #32]	@ (8005c8c <UART_SetConfig+0x4e4>)
 8005c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c70:	095b      	lsrs	r3, r3, #5
 8005c72:	f003 020f 	and.w	r2, r3, #15
 8005c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4422      	add	r2, r4
 8005c7e:	609a      	str	r2, [r3, #8]
}
 8005c80:	bf00      	nop
 8005c82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005c86:	46bd      	mov	sp, r7
 8005c88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c8c:	51eb851f 	.word	0x51eb851f

08005c90 <sqrtf>:
 8005c90:	b508      	push	{r3, lr}
 8005c92:	ed2d 8b02 	vpush	{d8}
 8005c96:	eeb0 8a40 	vmov.f32	s16, s0
 8005c9a:	f000 f817 	bl	8005ccc <__ieee754_sqrtf>
 8005c9e:	eeb4 8a48 	vcmp.f32	s16, s16
 8005ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ca6:	d60c      	bvs.n	8005cc2 <sqrtf+0x32>
 8005ca8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8005cc8 <sqrtf+0x38>
 8005cac:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8005cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cb4:	d505      	bpl.n	8005cc2 <sqrtf+0x32>
 8005cb6:	f001 fc9b 	bl	80075f0 <__errno>
 8005cba:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8005cbe:	2321      	movs	r3, #33	@ 0x21
 8005cc0:	6003      	str	r3, [r0, #0]
 8005cc2:	ecbd 8b02 	vpop	{d8}
 8005cc6:	bd08      	pop	{r3, pc}
 8005cc8:	00000000 	.word	0x00000000

08005ccc <__ieee754_sqrtf>:
 8005ccc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005cd0:	4770      	bx	lr

08005cd2 <atof>:
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	f000 be08 	b.w	80068e8 <strtod>

08005cd8 <atoi>:
 8005cd8:	220a      	movs	r2, #10
 8005cda:	2100      	movs	r1, #0
 8005cdc:	f000 be8a 	b.w	80069f4 <strtol>

08005ce0 <sulp>:
 8005ce0:	b570      	push	{r4, r5, r6, lr}
 8005ce2:	4604      	mov	r4, r0
 8005ce4:	460d      	mov	r5, r1
 8005ce6:	ec45 4b10 	vmov	d0, r4, r5
 8005cea:	4616      	mov	r6, r2
 8005cec:	f003 fad4 	bl	8009298 <__ulp>
 8005cf0:	ec51 0b10 	vmov	r0, r1, d0
 8005cf4:	b17e      	cbz	r6, 8005d16 <sulp+0x36>
 8005cf6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005cfa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	dd09      	ble.n	8005d16 <sulp+0x36>
 8005d02:	051b      	lsls	r3, r3, #20
 8005d04:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005d08:	2400      	movs	r4, #0
 8005d0a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005d0e:	4622      	mov	r2, r4
 8005d10:	462b      	mov	r3, r5
 8005d12:	f7fa fc79 	bl	8000608 <__aeabi_dmul>
 8005d16:	ec41 0b10 	vmov	d0, r0, r1
 8005d1a:	bd70      	pop	{r4, r5, r6, pc}
 8005d1c:	0000      	movs	r0, r0
	...

08005d20 <_strtod_l>:
 8005d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d24:	b09f      	sub	sp, #124	@ 0x7c
 8005d26:	460c      	mov	r4, r1
 8005d28:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	921a      	str	r2, [sp, #104]	@ 0x68
 8005d2e:	9005      	str	r0, [sp, #20]
 8005d30:	f04f 0a00 	mov.w	sl, #0
 8005d34:	f04f 0b00 	mov.w	fp, #0
 8005d38:	460a      	mov	r2, r1
 8005d3a:	9219      	str	r2, [sp, #100]	@ 0x64
 8005d3c:	7811      	ldrb	r1, [r2, #0]
 8005d3e:	292b      	cmp	r1, #43	@ 0x2b
 8005d40:	d04a      	beq.n	8005dd8 <_strtod_l+0xb8>
 8005d42:	d838      	bhi.n	8005db6 <_strtod_l+0x96>
 8005d44:	290d      	cmp	r1, #13
 8005d46:	d832      	bhi.n	8005dae <_strtod_l+0x8e>
 8005d48:	2908      	cmp	r1, #8
 8005d4a:	d832      	bhi.n	8005db2 <_strtod_l+0x92>
 8005d4c:	2900      	cmp	r1, #0
 8005d4e:	d03b      	beq.n	8005dc8 <_strtod_l+0xa8>
 8005d50:	2200      	movs	r2, #0
 8005d52:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d54:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005d56:	782a      	ldrb	r2, [r5, #0]
 8005d58:	2a30      	cmp	r2, #48	@ 0x30
 8005d5a:	f040 80b2 	bne.w	8005ec2 <_strtod_l+0x1a2>
 8005d5e:	786a      	ldrb	r2, [r5, #1]
 8005d60:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005d64:	2a58      	cmp	r2, #88	@ 0x58
 8005d66:	d16e      	bne.n	8005e46 <_strtod_l+0x126>
 8005d68:	9302      	str	r3, [sp, #8]
 8005d6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d6c:	9301      	str	r3, [sp, #4]
 8005d6e:	ab1a      	add	r3, sp, #104	@ 0x68
 8005d70:	9300      	str	r3, [sp, #0]
 8005d72:	4a8f      	ldr	r2, [pc, #572]	@ (8005fb0 <_strtod_l+0x290>)
 8005d74:	9805      	ldr	r0, [sp, #20]
 8005d76:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005d78:	a919      	add	r1, sp, #100	@ 0x64
 8005d7a:	f002 fb87 	bl	800848c <__gethex>
 8005d7e:	f010 060f 	ands.w	r6, r0, #15
 8005d82:	4604      	mov	r4, r0
 8005d84:	d005      	beq.n	8005d92 <_strtod_l+0x72>
 8005d86:	2e06      	cmp	r6, #6
 8005d88:	d128      	bne.n	8005ddc <_strtod_l+0xbc>
 8005d8a:	3501      	adds	r5, #1
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	9519      	str	r5, [sp, #100]	@ 0x64
 8005d90:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f040 858e 	bne.w	80068b6 <_strtod_l+0xb96>
 8005d9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d9c:	b1cb      	cbz	r3, 8005dd2 <_strtod_l+0xb2>
 8005d9e:	4652      	mov	r2, sl
 8005da0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005da4:	ec43 2b10 	vmov	d0, r2, r3
 8005da8:	b01f      	add	sp, #124	@ 0x7c
 8005daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dae:	2920      	cmp	r1, #32
 8005db0:	d1ce      	bne.n	8005d50 <_strtod_l+0x30>
 8005db2:	3201      	adds	r2, #1
 8005db4:	e7c1      	b.n	8005d3a <_strtod_l+0x1a>
 8005db6:	292d      	cmp	r1, #45	@ 0x2d
 8005db8:	d1ca      	bne.n	8005d50 <_strtod_l+0x30>
 8005dba:	2101      	movs	r1, #1
 8005dbc:	910e      	str	r1, [sp, #56]	@ 0x38
 8005dbe:	1c51      	adds	r1, r2, #1
 8005dc0:	9119      	str	r1, [sp, #100]	@ 0x64
 8005dc2:	7852      	ldrb	r2, [r2, #1]
 8005dc4:	2a00      	cmp	r2, #0
 8005dc6:	d1c5      	bne.n	8005d54 <_strtod_l+0x34>
 8005dc8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005dca:	9419      	str	r4, [sp, #100]	@ 0x64
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f040 8570 	bne.w	80068b2 <_strtod_l+0xb92>
 8005dd2:	4652      	mov	r2, sl
 8005dd4:	465b      	mov	r3, fp
 8005dd6:	e7e5      	b.n	8005da4 <_strtod_l+0x84>
 8005dd8:	2100      	movs	r1, #0
 8005dda:	e7ef      	b.n	8005dbc <_strtod_l+0x9c>
 8005ddc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005dde:	b13a      	cbz	r2, 8005df0 <_strtod_l+0xd0>
 8005de0:	2135      	movs	r1, #53	@ 0x35
 8005de2:	a81c      	add	r0, sp, #112	@ 0x70
 8005de4:	f003 fb52 	bl	800948c <__copybits>
 8005de8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005dea:	9805      	ldr	r0, [sp, #20]
 8005dec:	f002 ff28 	bl	8008c40 <_Bfree>
 8005df0:	3e01      	subs	r6, #1
 8005df2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005df4:	2e04      	cmp	r6, #4
 8005df6:	d806      	bhi.n	8005e06 <_strtod_l+0xe6>
 8005df8:	e8df f006 	tbb	[pc, r6]
 8005dfc:	201d0314 	.word	0x201d0314
 8005e00:	14          	.byte	0x14
 8005e01:	00          	.byte	0x00
 8005e02:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005e06:	05e1      	lsls	r1, r4, #23
 8005e08:	bf48      	it	mi
 8005e0a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005e0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005e12:	0d1b      	lsrs	r3, r3, #20
 8005e14:	051b      	lsls	r3, r3, #20
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1bb      	bne.n	8005d92 <_strtod_l+0x72>
 8005e1a:	f001 fbe9 	bl	80075f0 <__errno>
 8005e1e:	2322      	movs	r3, #34	@ 0x22
 8005e20:	6003      	str	r3, [r0, #0]
 8005e22:	e7b6      	b.n	8005d92 <_strtod_l+0x72>
 8005e24:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005e28:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005e2c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005e30:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005e34:	e7e7      	b.n	8005e06 <_strtod_l+0xe6>
 8005e36:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8005fb8 <_strtod_l+0x298>
 8005e3a:	e7e4      	b.n	8005e06 <_strtod_l+0xe6>
 8005e3c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005e40:	f04f 3aff 	mov.w	sl, #4294967295
 8005e44:	e7df      	b.n	8005e06 <_strtod_l+0xe6>
 8005e46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005e48:	1c5a      	adds	r2, r3, #1
 8005e4a:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e4c:	785b      	ldrb	r3, [r3, #1]
 8005e4e:	2b30      	cmp	r3, #48	@ 0x30
 8005e50:	d0f9      	beq.n	8005e46 <_strtod_l+0x126>
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d09d      	beq.n	8005d92 <_strtod_l+0x72>
 8005e56:	2301      	movs	r3, #1
 8005e58:	2700      	movs	r7, #0
 8005e5a:	9308      	str	r3, [sp, #32]
 8005e5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005e5e:	930c      	str	r3, [sp, #48]	@ 0x30
 8005e60:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005e62:	46b9      	mov	r9, r7
 8005e64:	220a      	movs	r2, #10
 8005e66:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005e68:	7805      	ldrb	r5, [r0, #0]
 8005e6a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005e6e:	b2d9      	uxtb	r1, r3
 8005e70:	2909      	cmp	r1, #9
 8005e72:	d928      	bls.n	8005ec6 <_strtod_l+0x1a6>
 8005e74:	494f      	ldr	r1, [pc, #316]	@ (8005fb4 <_strtod_l+0x294>)
 8005e76:	2201      	movs	r2, #1
 8005e78:	f001 fb48 	bl	800750c <strncmp>
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	d032      	beq.n	8005ee6 <_strtod_l+0x1c6>
 8005e80:	2000      	movs	r0, #0
 8005e82:	462a      	mov	r2, r5
 8005e84:	900a      	str	r0, [sp, #40]	@ 0x28
 8005e86:	464d      	mov	r5, r9
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2a65      	cmp	r2, #101	@ 0x65
 8005e8c:	d001      	beq.n	8005e92 <_strtod_l+0x172>
 8005e8e:	2a45      	cmp	r2, #69	@ 0x45
 8005e90:	d114      	bne.n	8005ebc <_strtod_l+0x19c>
 8005e92:	b91d      	cbnz	r5, 8005e9c <_strtod_l+0x17c>
 8005e94:	9a08      	ldr	r2, [sp, #32]
 8005e96:	4302      	orrs	r2, r0
 8005e98:	d096      	beq.n	8005dc8 <_strtod_l+0xa8>
 8005e9a:	2500      	movs	r5, #0
 8005e9c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005e9e:	1c62      	adds	r2, r4, #1
 8005ea0:	9219      	str	r2, [sp, #100]	@ 0x64
 8005ea2:	7862      	ldrb	r2, [r4, #1]
 8005ea4:	2a2b      	cmp	r2, #43	@ 0x2b
 8005ea6:	d07a      	beq.n	8005f9e <_strtod_l+0x27e>
 8005ea8:	2a2d      	cmp	r2, #45	@ 0x2d
 8005eaa:	d07e      	beq.n	8005faa <_strtod_l+0x28a>
 8005eac:	f04f 0c00 	mov.w	ip, #0
 8005eb0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005eb4:	2909      	cmp	r1, #9
 8005eb6:	f240 8085 	bls.w	8005fc4 <_strtod_l+0x2a4>
 8005eba:	9419      	str	r4, [sp, #100]	@ 0x64
 8005ebc:	f04f 0800 	mov.w	r8, #0
 8005ec0:	e0a5      	b.n	800600e <_strtod_l+0x2ee>
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	e7c8      	b.n	8005e58 <_strtod_l+0x138>
 8005ec6:	f1b9 0f08 	cmp.w	r9, #8
 8005eca:	bfd8      	it	le
 8005ecc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8005ece:	f100 0001 	add.w	r0, r0, #1
 8005ed2:	bfda      	itte	le
 8005ed4:	fb02 3301 	mlale	r3, r2, r1, r3
 8005ed8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8005eda:	fb02 3707 	mlagt	r7, r2, r7, r3
 8005ede:	f109 0901 	add.w	r9, r9, #1
 8005ee2:	9019      	str	r0, [sp, #100]	@ 0x64
 8005ee4:	e7bf      	b.n	8005e66 <_strtod_l+0x146>
 8005ee6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005ee8:	1c5a      	adds	r2, r3, #1
 8005eea:	9219      	str	r2, [sp, #100]	@ 0x64
 8005eec:	785a      	ldrb	r2, [r3, #1]
 8005eee:	f1b9 0f00 	cmp.w	r9, #0
 8005ef2:	d03b      	beq.n	8005f6c <_strtod_l+0x24c>
 8005ef4:	900a      	str	r0, [sp, #40]	@ 0x28
 8005ef6:	464d      	mov	r5, r9
 8005ef8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005efc:	2b09      	cmp	r3, #9
 8005efe:	d912      	bls.n	8005f26 <_strtod_l+0x206>
 8005f00:	2301      	movs	r3, #1
 8005f02:	e7c2      	b.n	8005e8a <_strtod_l+0x16a>
 8005f04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f06:	1c5a      	adds	r2, r3, #1
 8005f08:	9219      	str	r2, [sp, #100]	@ 0x64
 8005f0a:	785a      	ldrb	r2, [r3, #1]
 8005f0c:	3001      	adds	r0, #1
 8005f0e:	2a30      	cmp	r2, #48	@ 0x30
 8005f10:	d0f8      	beq.n	8005f04 <_strtod_l+0x1e4>
 8005f12:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005f16:	2b08      	cmp	r3, #8
 8005f18:	f200 84d2 	bhi.w	80068c0 <_strtod_l+0xba0>
 8005f1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f1e:	900a      	str	r0, [sp, #40]	@ 0x28
 8005f20:	2000      	movs	r0, #0
 8005f22:	930c      	str	r3, [sp, #48]	@ 0x30
 8005f24:	4605      	mov	r5, r0
 8005f26:	3a30      	subs	r2, #48	@ 0x30
 8005f28:	f100 0301 	add.w	r3, r0, #1
 8005f2c:	d018      	beq.n	8005f60 <_strtod_l+0x240>
 8005f2e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f30:	4419      	add	r1, r3
 8005f32:	910a      	str	r1, [sp, #40]	@ 0x28
 8005f34:	462e      	mov	r6, r5
 8005f36:	f04f 0e0a 	mov.w	lr, #10
 8005f3a:	1c71      	adds	r1, r6, #1
 8005f3c:	eba1 0c05 	sub.w	ip, r1, r5
 8005f40:	4563      	cmp	r3, ip
 8005f42:	dc15      	bgt.n	8005f70 <_strtod_l+0x250>
 8005f44:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8005f48:	182b      	adds	r3, r5, r0
 8005f4a:	2b08      	cmp	r3, #8
 8005f4c:	f105 0501 	add.w	r5, r5, #1
 8005f50:	4405      	add	r5, r0
 8005f52:	dc1a      	bgt.n	8005f8a <_strtod_l+0x26a>
 8005f54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f56:	230a      	movs	r3, #10
 8005f58:	fb03 2301 	mla	r3, r3, r1, r2
 8005f5c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f5e:	2300      	movs	r3, #0
 8005f60:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005f62:	1c51      	adds	r1, r2, #1
 8005f64:	9119      	str	r1, [sp, #100]	@ 0x64
 8005f66:	7852      	ldrb	r2, [r2, #1]
 8005f68:	4618      	mov	r0, r3
 8005f6a:	e7c5      	b.n	8005ef8 <_strtod_l+0x1d8>
 8005f6c:	4648      	mov	r0, r9
 8005f6e:	e7ce      	b.n	8005f0e <_strtod_l+0x1ee>
 8005f70:	2e08      	cmp	r6, #8
 8005f72:	dc05      	bgt.n	8005f80 <_strtod_l+0x260>
 8005f74:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005f76:	fb0e f606 	mul.w	r6, lr, r6
 8005f7a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8005f7c:	460e      	mov	r6, r1
 8005f7e:	e7dc      	b.n	8005f3a <_strtod_l+0x21a>
 8005f80:	2910      	cmp	r1, #16
 8005f82:	bfd8      	it	le
 8005f84:	fb0e f707 	mulle.w	r7, lr, r7
 8005f88:	e7f8      	b.n	8005f7c <_strtod_l+0x25c>
 8005f8a:	2b0f      	cmp	r3, #15
 8005f8c:	bfdc      	itt	le
 8005f8e:	230a      	movle	r3, #10
 8005f90:	fb03 2707 	mlale	r7, r3, r7, r2
 8005f94:	e7e3      	b.n	8005f5e <_strtod_l+0x23e>
 8005f96:	2300      	movs	r3, #0
 8005f98:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e77a      	b.n	8005e94 <_strtod_l+0x174>
 8005f9e:	f04f 0c00 	mov.w	ip, #0
 8005fa2:	1ca2      	adds	r2, r4, #2
 8005fa4:	9219      	str	r2, [sp, #100]	@ 0x64
 8005fa6:	78a2      	ldrb	r2, [r4, #2]
 8005fa8:	e782      	b.n	8005eb0 <_strtod_l+0x190>
 8005faa:	f04f 0c01 	mov.w	ip, #1
 8005fae:	e7f8      	b.n	8005fa2 <_strtod_l+0x282>
 8005fb0:	08009ec0 	.word	0x08009ec0
 8005fb4:	08009cd8 	.word	0x08009cd8
 8005fb8:	7ff00000 	.word	0x7ff00000
 8005fbc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005fbe:	1c51      	adds	r1, r2, #1
 8005fc0:	9119      	str	r1, [sp, #100]	@ 0x64
 8005fc2:	7852      	ldrb	r2, [r2, #1]
 8005fc4:	2a30      	cmp	r2, #48	@ 0x30
 8005fc6:	d0f9      	beq.n	8005fbc <_strtod_l+0x29c>
 8005fc8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005fcc:	2908      	cmp	r1, #8
 8005fce:	f63f af75 	bhi.w	8005ebc <_strtod_l+0x19c>
 8005fd2:	3a30      	subs	r2, #48	@ 0x30
 8005fd4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fd6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005fd8:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005fda:	f04f 080a 	mov.w	r8, #10
 8005fde:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005fe0:	1c56      	adds	r6, r2, #1
 8005fe2:	9619      	str	r6, [sp, #100]	@ 0x64
 8005fe4:	7852      	ldrb	r2, [r2, #1]
 8005fe6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005fea:	f1be 0f09 	cmp.w	lr, #9
 8005fee:	d939      	bls.n	8006064 <_strtod_l+0x344>
 8005ff0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005ff2:	1a76      	subs	r6, r6, r1
 8005ff4:	2e08      	cmp	r6, #8
 8005ff6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005ffa:	dc03      	bgt.n	8006004 <_strtod_l+0x2e4>
 8005ffc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ffe:	4588      	cmp	r8, r1
 8006000:	bfa8      	it	ge
 8006002:	4688      	movge	r8, r1
 8006004:	f1bc 0f00 	cmp.w	ip, #0
 8006008:	d001      	beq.n	800600e <_strtod_l+0x2ee>
 800600a:	f1c8 0800 	rsb	r8, r8, #0
 800600e:	2d00      	cmp	r5, #0
 8006010:	d14e      	bne.n	80060b0 <_strtod_l+0x390>
 8006012:	9908      	ldr	r1, [sp, #32]
 8006014:	4308      	orrs	r0, r1
 8006016:	f47f aebc 	bne.w	8005d92 <_strtod_l+0x72>
 800601a:	2b00      	cmp	r3, #0
 800601c:	f47f aed4 	bne.w	8005dc8 <_strtod_l+0xa8>
 8006020:	2a69      	cmp	r2, #105	@ 0x69
 8006022:	d028      	beq.n	8006076 <_strtod_l+0x356>
 8006024:	dc25      	bgt.n	8006072 <_strtod_l+0x352>
 8006026:	2a49      	cmp	r2, #73	@ 0x49
 8006028:	d025      	beq.n	8006076 <_strtod_l+0x356>
 800602a:	2a4e      	cmp	r2, #78	@ 0x4e
 800602c:	f47f aecc 	bne.w	8005dc8 <_strtod_l+0xa8>
 8006030:	499a      	ldr	r1, [pc, #616]	@ (800629c <_strtod_l+0x57c>)
 8006032:	a819      	add	r0, sp, #100	@ 0x64
 8006034:	f002 fc4c 	bl	80088d0 <__match>
 8006038:	2800      	cmp	r0, #0
 800603a:	f43f aec5 	beq.w	8005dc8 <_strtod_l+0xa8>
 800603e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	2b28      	cmp	r3, #40	@ 0x28
 8006044:	d12e      	bne.n	80060a4 <_strtod_l+0x384>
 8006046:	4996      	ldr	r1, [pc, #600]	@ (80062a0 <_strtod_l+0x580>)
 8006048:	aa1c      	add	r2, sp, #112	@ 0x70
 800604a:	a819      	add	r0, sp, #100	@ 0x64
 800604c:	f002 fc54 	bl	80088f8 <__hexnan>
 8006050:	2805      	cmp	r0, #5
 8006052:	d127      	bne.n	80060a4 <_strtod_l+0x384>
 8006054:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006056:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800605a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800605e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006062:	e696      	b.n	8005d92 <_strtod_l+0x72>
 8006064:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006066:	fb08 2101 	mla	r1, r8, r1, r2
 800606a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800606e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006070:	e7b5      	b.n	8005fde <_strtod_l+0x2be>
 8006072:	2a6e      	cmp	r2, #110	@ 0x6e
 8006074:	e7da      	b.n	800602c <_strtod_l+0x30c>
 8006076:	498b      	ldr	r1, [pc, #556]	@ (80062a4 <_strtod_l+0x584>)
 8006078:	a819      	add	r0, sp, #100	@ 0x64
 800607a:	f002 fc29 	bl	80088d0 <__match>
 800607e:	2800      	cmp	r0, #0
 8006080:	f43f aea2 	beq.w	8005dc8 <_strtod_l+0xa8>
 8006084:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006086:	4988      	ldr	r1, [pc, #544]	@ (80062a8 <_strtod_l+0x588>)
 8006088:	3b01      	subs	r3, #1
 800608a:	a819      	add	r0, sp, #100	@ 0x64
 800608c:	9319      	str	r3, [sp, #100]	@ 0x64
 800608e:	f002 fc1f 	bl	80088d0 <__match>
 8006092:	b910      	cbnz	r0, 800609a <_strtod_l+0x37a>
 8006094:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006096:	3301      	adds	r3, #1
 8006098:	9319      	str	r3, [sp, #100]	@ 0x64
 800609a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80062b8 <_strtod_l+0x598>
 800609e:	f04f 0a00 	mov.w	sl, #0
 80060a2:	e676      	b.n	8005d92 <_strtod_l+0x72>
 80060a4:	4881      	ldr	r0, [pc, #516]	@ (80062ac <_strtod_l+0x58c>)
 80060a6:	f001 fadf 	bl	8007668 <nan>
 80060aa:	ec5b ab10 	vmov	sl, fp, d0
 80060ae:	e670      	b.n	8005d92 <_strtod_l+0x72>
 80060b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060b2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80060b4:	eba8 0303 	sub.w	r3, r8, r3
 80060b8:	f1b9 0f00 	cmp.w	r9, #0
 80060bc:	bf08      	it	eq
 80060be:	46a9      	moveq	r9, r5
 80060c0:	2d10      	cmp	r5, #16
 80060c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80060c4:	462c      	mov	r4, r5
 80060c6:	bfa8      	it	ge
 80060c8:	2410      	movge	r4, #16
 80060ca:	f7fa fa23 	bl	8000514 <__aeabi_ui2d>
 80060ce:	2d09      	cmp	r5, #9
 80060d0:	4682      	mov	sl, r0
 80060d2:	468b      	mov	fp, r1
 80060d4:	dc13      	bgt.n	80060fe <_strtod_l+0x3de>
 80060d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f43f ae5a 	beq.w	8005d92 <_strtod_l+0x72>
 80060de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060e0:	dd78      	ble.n	80061d4 <_strtod_l+0x4b4>
 80060e2:	2b16      	cmp	r3, #22
 80060e4:	dc5f      	bgt.n	80061a6 <_strtod_l+0x486>
 80060e6:	4972      	ldr	r1, [pc, #456]	@ (80062b0 <_strtod_l+0x590>)
 80060e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80060ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060f0:	4652      	mov	r2, sl
 80060f2:	465b      	mov	r3, fp
 80060f4:	f7fa fa88 	bl	8000608 <__aeabi_dmul>
 80060f8:	4682      	mov	sl, r0
 80060fa:	468b      	mov	fp, r1
 80060fc:	e649      	b.n	8005d92 <_strtod_l+0x72>
 80060fe:	4b6c      	ldr	r3, [pc, #432]	@ (80062b0 <_strtod_l+0x590>)
 8006100:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006104:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006108:	f7fa fa7e 	bl	8000608 <__aeabi_dmul>
 800610c:	4682      	mov	sl, r0
 800610e:	4638      	mov	r0, r7
 8006110:	468b      	mov	fp, r1
 8006112:	f7fa f9ff 	bl	8000514 <__aeabi_ui2d>
 8006116:	4602      	mov	r2, r0
 8006118:	460b      	mov	r3, r1
 800611a:	4650      	mov	r0, sl
 800611c:	4659      	mov	r1, fp
 800611e:	f7fa f8bd 	bl	800029c <__adddf3>
 8006122:	2d0f      	cmp	r5, #15
 8006124:	4682      	mov	sl, r0
 8006126:	468b      	mov	fp, r1
 8006128:	ddd5      	ble.n	80060d6 <_strtod_l+0x3b6>
 800612a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800612c:	1b2c      	subs	r4, r5, r4
 800612e:	441c      	add	r4, r3
 8006130:	2c00      	cmp	r4, #0
 8006132:	f340 8093 	ble.w	800625c <_strtod_l+0x53c>
 8006136:	f014 030f 	ands.w	r3, r4, #15
 800613a:	d00a      	beq.n	8006152 <_strtod_l+0x432>
 800613c:	495c      	ldr	r1, [pc, #368]	@ (80062b0 <_strtod_l+0x590>)
 800613e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006142:	4652      	mov	r2, sl
 8006144:	465b      	mov	r3, fp
 8006146:	e9d1 0100 	ldrd	r0, r1, [r1]
 800614a:	f7fa fa5d 	bl	8000608 <__aeabi_dmul>
 800614e:	4682      	mov	sl, r0
 8006150:	468b      	mov	fp, r1
 8006152:	f034 040f 	bics.w	r4, r4, #15
 8006156:	d073      	beq.n	8006240 <_strtod_l+0x520>
 8006158:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800615c:	dd49      	ble.n	80061f2 <_strtod_l+0x4d2>
 800615e:	2400      	movs	r4, #0
 8006160:	46a0      	mov	r8, r4
 8006162:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006164:	46a1      	mov	r9, r4
 8006166:	9a05      	ldr	r2, [sp, #20]
 8006168:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80062b8 <_strtod_l+0x598>
 800616c:	2322      	movs	r3, #34	@ 0x22
 800616e:	6013      	str	r3, [r2, #0]
 8006170:	f04f 0a00 	mov.w	sl, #0
 8006174:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006176:	2b00      	cmp	r3, #0
 8006178:	f43f ae0b 	beq.w	8005d92 <_strtod_l+0x72>
 800617c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800617e:	9805      	ldr	r0, [sp, #20]
 8006180:	f002 fd5e 	bl	8008c40 <_Bfree>
 8006184:	9805      	ldr	r0, [sp, #20]
 8006186:	4649      	mov	r1, r9
 8006188:	f002 fd5a 	bl	8008c40 <_Bfree>
 800618c:	9805      	ldr	r0, [sp, #20]
 800618e:	4641      	mov	r1, r8
 8006190:	f002 fd56 	bl	8008c40 <_Bfree>
 8006194:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006196:	9805      	ldr	r0, [sp, #20]
 8006198:	f002 fd52 	bl	8008c40 <_Bfree>
 800619c:	9805      	ldr	r0, [sp, #20]
 800619e:	4621      	mov	r1, r4
 80061a0:	f002 fd4e 	bl	8008c40 <_Bfree>
 80061a4:	e5f5      	b.n	8005d92 <_strtod_l+0x72>
 80061a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80061ac:	4293      	cmp	r3, r2
 80061ae:	dbbc      	blt.n	800612a <_strtod_l+0x40a>
 80061b0:	4c3f      	ldr	r4, [pc, #252]	@ (80062b0 <_strtod_l+0x590>)
 80061b2:	f1c5 050f 	rsb	r5, r5, #15
 80061b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80061ba:	4652      	mov	r2, sl
 80061bc:	465b      	mov	r3, fp
 80061be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061c2:	f7fa fa21 	bl	8000608 <__aeabi_dmul>
 80061c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c8:	1b5d      	subs	r5, r3, r5
 80061ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80061ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80061d2:	e78f      	b.n	80060f4 <_strtod_l+0x3d4>
 80061d4:	3316      	adds	r3, #22
 80061d6:	dba8      	blt.n	800612a <_strtod_l+0x40a>
 80061d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061da:	eba3 0808 	sub.w	r8, r3, r8
 80061de:	4b34      	ldr	r3, [pc, #208]	@ (80062b0 <_strtod_l+0x590>)
 80061e0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80061e4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80061e8:	4650      	mov	r0, sl
 80061ea:	4659      	mov	r1, fp
 80061ec:	f7fa fb36 	bl	800085c <__aeabi_ddiv>
 80061f0:	e782      	b.n	80060f8 <_strtod_l+0x3d8>
 80061f2:	2300      	movs	r3, #0
 80061f4:	4f2f      	ldr	r7, [pc, #188]	@ (80062b4 <_strtod_l+0x594>)
 80061f6:	1124      	asrs	r4, r4, #4
 80061f8:	4650      	mov	r0, sl
 80061fa:	4659      	mov	r1, fp
 80061fc:	461e      	mov	r6, r3
 80061fe:	2c01      	cmp	r4, #1
 8006200:	dc21      	bgt.n	8006246 <_strtod_l+0x526>
 8006202:	b10b      	cbz	r3, 8006208 <_strtod_l+0x4e8>
 8006204:	4682      	mov	sl, r0
 8006206:	468b      	mov	fp, r1
 8006208:	492a      	ldr	r1, [pc, #168]	@ (80062b4 <_strtod_l+0x594>)
 800620a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800620e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006212:	4652      	mov	r2, sl
 8006214:	465b      	mov	r3, fp
 8006216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800621a:	f7fa f9f5 	bl	8000608 <__aeabi_dmul>
 800621e:	4b26      	ldr	r3, [pc, #152]	@ (80062b8 <_strtod_l+0x598>)
 8006220:	460a      	mov	r2, r1
 8006222:	400b      	ands	r3, r1
 8006224:	4925      	ldr	r1, [pc, #148]	@ (80062bc <_strtod_l+0x59c>)
 8006226:	428b      	cmp	r3, r1
 8006228:	4682      	mov	sl, r0
 800622a:	d898      	bhi.n	800615e <_strtod_l+0x43e>
 800622c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006230:	428b      	cmp	r3, r1
 8006232:	bf86      	itte	hi
 8006234:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80062c0 <_strtod_l+0x5a0>
 8006238:	f04f 3aff 	movhi.w	sl, #4294967295
 800623c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006240:	2300      	movs	r3, #0
 8006242:	9308      	str	r3, [sp, #32]
 8006244:	e076      	b.n	8006334 <_strtod_l+0x614>
 8006246:	07e2      	lsls	r2, r4, #31
 8006248:	d504      	bpl.n	8006254 <_strtod_l+0x534>
 800624a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800624e:	f7fa f9db 	bl	8000608 <__aeabi_dmul>
 8006252:	2301      	movs	r3, #1
 8006254:	3601      	adds	r6, #1
 8006256:	1064      	asrs	r4, r4, #1
 8006258:	3708      	adds	r7, #8
 800625a:	e7d0      	b.n	80061fe <_strtod_l+0x4de>
 800625c:	d0f0      	beq.n	8006240 <_strtod_l+0x520>
 800625e:	4264      	negs	r4, r4
 8006260:	f014 020f 	ands.w	r2, r4, #15
 8006264:	d00a      	beq.n	800627c <_strtod_l+0x55c>
 8006266:	4b12      	ldr	r3, [pc, #72]	@ (80062b0 <_strtod_l+0x590>)
 8006268:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800626c:	4650      	mov	r0, sl
 800626e:	4659      	mov	r1, fp
 8006270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006274:	f7fa faf2 	bl	800085c <__aeabi_ddiv>
 8006278:	4682      	mov	sl, r0
 800627a:	468b      	mov	fp, r1
 800627c:	1124      	asrs	r4, r4, #4
 800627e:	d0df      	beq.n	8006240 <_strtod_l+0x520>
 8006280:	2c1f      	cmp	r4, #31
 8006282:	dd1f      	ble.n	80062c4 <_strtod_l+0x5a4>
 8006284:	2400      	movs	r4, #0
 8006286:	46a0      	mov	r8, r4
 8006288:	940b      	str	r4, [sp, #44]	@ 0x2c
 800628a:	46a1      	mov	r9, r4
 800628c:	9a05      	ldr	r2, [sp, #20]
 800628e:	2322      	movs	r3, #34	@ 0x22
 8006290:	f04f 0a00 	mov.w	sl, #0
 8006294:	f04f 0b00 	mov.w	fp, #0
 8006298:	6013      	str	r3, [r2, #0]
 800629a:	e76b      	b.n	8006174 <_strtod_l+0x454>
 800629c:	08009ce7 	.word	0x08009ce7
 80062a0:	08009eac 	.word	0x08009eac
 80062a4:	08009cdf 	.word	0x08009cdf
 80062a8:	08009d19 	.word	0x08009d19
 80062ac:	08009ea8 	.word	0x08009ea8
 80062b0:	0800a038 	.word	0x0800a038
 80062b4:	0800a010 	.word	0x0800a010
 80062b8:	7ff00000 	.word	0x7ff00000
 80062bc:	7ca00000 	.word	0x7ca00000
 80062c0:	7fefffff 	.word	0x7fefffff
 80062c4:	f014 0310 	ands.w	r3, r4, #16
 80062c8:	bf18      	it	ne
 80062ca:	236a      	movne	r3, #106	@ 0x6a
 80062cc:	4ea9      	ldr	r6, [pc, #676]	@ (8006574 <_strtod_l+0x854>)
 80062ce:	9308      	str	r3, [sp, #32]
 80062d0:	4650      	mov	r0, sl
 80062d2:	4659      	mov	r1, fp
 80062d4:	2300      	movs	r3, #0
 80062d6:	07e7      	lsls	r7, r4, #31
 80062d8:	d504      	bpl.n	80062e4 <_strtod_l+0x5c4>
 80062da:	e9d6 2300 	ldrd	r2, r3, [r6]
 80062de:	f7fa f993 	bl	8000608 <__aeabi_dmul>
 80062e2:	2301      	movs	r3, #1
 80062e4:	1064      	asrs	r4, r4, #1
 80062e6:	f106 0608 	add.w	r6, r6, #8
 80062ea:	d1f4      	bne.n	80062d6 <_strtod_l+0x5b6>
 80062ec:	b10b      	cbz	r3, 80062f2 <_strtod_l+0x5d2>
 80062ee:	4682      	mov	sl, r0
 80062f0:	468b      	mov	fp, r1
 80062f2:	9b08      	ldr	r3, [sp, #32]
 80062f4:	b1b3      	cbz	r3, 8006324 <_strtod_l+0x604>
 80062f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80062fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80062fe:	2b00      	cmp	r3, #0
 8006300:	4659      	mov	r1, fp
 8006302:	dd0f      	ble.n	8006324 <_strtod_l+0x604>
 8006304:	2b1f      	cmp	r3, #31
 8006306:	dd56      	ble.n	80063b6 <_strtod_l+0x696>
 8006308:	2b34      	cmp	r3, #52	@ 0x34
 800630a:	bfde      	ittt	le
 800630c:	f04f 33ff 	movle.w	r3, #4294967295
 8006310:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006314:	4093      	lslle	r3, r2
 8006316:	f04f 0a00 	mov.w	sl, #0
 800631a:	bfcc      	ite	gt
 800631c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006320:	ea03 0b01 	andle.w	fp, r3, r1
 8006324:	2200      	movs	r2, #0
 8006326:	2300      	movs	r3, #0
 8006328:	4650      	mov	r0, sl
 800632a:	4659      	mov	r1, fp
 800632c:	f7fa fbd4 	bl	8000ad8 <__aeabi_dcmpeq>
 8006330:	2800      	cmp	r0, #0
 8006332:	d1a7      	bne.n	8006284 <_strtod_l+0x564>
 8006334:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006336:	9300      	str	r3, [sp, #0]
 8006338:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800633a:	9805      	ldr	r0, [sp, #20]
 800633c:	462b      	mov	r3, r5
 800633e:	464a      	mov	r2, r9
 8006340:	f002 fce6 	bl	8008d10 <__s2b>
 8006344:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006346:	2800      	cmp	r0, #0
 8006348:	f43f af09 	beq.w	800615e <_strtod_l+0x43e>
 800634c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800634e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006350:	2a00      	cmp	r2, #0
 8006352:	eba3 0308 	sub.w	r3, r3, r8
 8006356:	bfa8      	it	ge
 8006358:	2300      	movge	r3, #0
 800635a:	9312      	str	r3, [sp, #72]	@ 0x48
 800635c:	2400      	movs	r4, #0
 800635e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006362:	9316      	str	r3, [sp, #88]	@ 0x58
 8006364:	46a0      	mov	r8, r4
 8006366:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006368:	9805      	ldr	r0, [sp, #20]
 800636a:	6859      	ldr	r1, [r3, #4]
 800636c:	f002 fc28 	bl	8008bc0 <_Balloc>
 8006370:	4681      	mov	r9, r0
 8006372:	2800      	cmp	r0, #0
 8006374:	f43f aef7 	beq.w	8006166 <_strtod_l+0x446>
 8006378:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800637a:	691a      	ldr	r2, [r3, #16]
 800637c:	3202      	adds	r2, #2
 800637e:	f103 010c 	add.w	r1, r3, #12
 8006382:	0092      	lsls	r2, r2, #2
 8006384:	300c      	adds	r0, #12
 8006386:	f001 f960 	bl	800764a <memcpy>
 800638a:	ec4b ab10 	vmov	d0, sl, fp
 800638e:	9805      	ldr	r0, [sp, #20]
 8006390:	aa1c      	add	r2, sp, #112	@ 0x70
 8006392:	a91b      	add	r1, sp, #108	@ 0x6c
 8006394:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006398:	f002 ffee 	bl	8009378 <__d2b>
 800639c:	901a      	str	r0, [sp, #104]	@ 0x68
 800639e:	2800      	cmp	r0, #0
 80063a0:	f43f aee1 	beq.w	8006166 <_strtod_l+0x446>
 80063a4:	9805      	ldr	r0, [sp, #20]
 80063a6:	2101      	movs	r1, #1
 80063a8:	f002 fd48 	bl	8008e3c <__i2b>
 80063ac:	4680      	mov	r8, r0
 80063ae:	b948      	cbnz	r0, 80063c4 <_strtod_l+0x6a4>
 80063b0:	f04f 0800 	mov.w	r8, #0
 80063b4:	e6d7      	b.n	8006166 <_strtod_l+0x446>
 80063b6:	f04f 32ff 	mov.w	r2, #4294967295
 80063ba:	fa02 f303 	lsl.w	r3, r2, r3
 80063be:	ea03 0a0a 	and.w	sl, r3, sl
 80063c2:	e7af      	b.n	8006324 <_strtod_l+0x604>
 80063c4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80063c6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80063c8:	2d00      	cmp	r5, #0
 80063ca:	bfab      	itete	ge
 80063cc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80063ce:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80063d0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80063d2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80063d4:	bfac      	ite	ge
 80063d6:	18ef      	addge	r7, r5, r3
 80063d8:	1b5e      	sublt	r6, r3, r5
 80063da:	9b08      	ldr	r3, [sp, #32]
 80063dc:	1aed      	subs	r5, r5, r3
 80063de:	4415      	add	r5, r2
 80063e0:	4b65      	ldr	r3, [pc, #404]	@ (8006578 <_strtod_l+0x858>)
 80063e2:	3d01      	subs	r5, #1
 80063e4:	429d      	cmp	r5, r3
 80063e6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80063ea:	da50      	bge.n	800648e <_strtod_l+0x76e>
 80063ec:	1b5b      	subs	r3, r3, r5
 80063ee:	2b1f      	cmp	r3, #31
 80063f0:	eba2 0203 	sub.w	r2, r2, r3
 80063f4:	f04f 0101 	mov.w	r1, #1
 80063f8:	dc3d      	bgt.n	8006476 <_strtod_l+0x756>
 80063fa:	fa01 f303 	lsl.w	r3, r1, r3
 80063fe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006400:	2300      	movs	r3, #0
 8006402:	9310      	str	r3, [sp, #64]	@ 0x40
 8006404:	18bd      	adds	r5, r7, r2
 8006406:	9b08      	ldr	r3, [sp, #32]
 8006408:	42af      	cmp	r7, r5
 800640a:	4416      	add	r6, r2
 800640c:	441e      	add	r6, r3
 800640e:	463b      	mov	r3, r7
 8006410:	bfa8      	it	ge
 8006412:	462b      	movge	r3, r5
 8006414:	42b3      	cmp	r3, r6
 8006416:	bfa8      	it	ge
 8006418:	4633      	movge	r3, r6
 800641a:	2b00      	cmp	r3, #0
 800641c:	bfc2      	ittt	gt
 800641e:	1aed      	subgt	r5, r5, r3
 8006420:	1af6      	subgt	r6, r6, r3
 8006422:	1aff      	subgt	r7, r7, r3
 8006424:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006426:	2b00      	cmp	r3, #0
 8006428:	dd16      	ble.n	8006458 <_strtod_l+0x738>
 800642a:	4641      	mov	r1, r8
 800642c:	9805      	ldr	r0, [sp, #20]
 800642e:	461a      	mov	r2, r3
 8006430:	f002 fdbc 	bl	8008fac <__pow5mult>
 8006434:	4680      	mov	r8, r0
 8006436:	2800      	cmp	r0, #0
 8006438:	d0ba      	beq.n	80063b0 <_strtod_l+0x690>
 800643a:	4601      	mov	r1, r0
 800643c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800643e:	9805      	ldr	r0, [sp, #20]
 8006440:	f002 fd12 	bl	8008e68 <__multiply>
 8006444:	900a      	str	r0, [sp, #40]	@ 0x28
 8006446:	2800      	cmp	r0, #0
 8006448:	f43f ae8d 	beq.w	8006166 <_strtod_l+0x446>
 800644c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800644e:	9805      	ldr	r0, [sp, #20]
 8006450:	f002 fbf6 	bl	8008c40 <_Bfree>
 8006454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006456:	931a      	str	r3, [sp, #104]	@ 0x68
 8006458:	2d00      	cmp	r5, #0
 800645a:	dc1d      	bgt.n	8006498 <_strtod_l+0x778>
 800645c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800645e:	2b00      	cmp	r3, #0
 8006460:	dd23      	ble.n	80064aa <_strtod_l+0x78a>
 8006462:	4649      	mov	r1, r9
 8006464:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006466:	9805      	ldr	r0, [sp, #20]
 8006468:	f002 fda0 	bl	8008fac <__pow5mult>
 800646c:	4681      	mov	r9, r0
 800646e:	b9e0      	cbnz	r0, 80064aa <_strtod_l+0x78a>
 8006470:	f04f 0900 	mov.w	r9, #0
 8006474:	e677      	b.n	8006166 <_strtod_l+0x446>
 8006476:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800647a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800647e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006482:	35e2      	adds	r5, #226	@ 0xe2
 8006484:	fa01 f305 	lsl.w	r3, r1, r5
 8006488:	9310      	str	r3, [sp, #64]	@ 0x40
 800648a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800648c:	e7ba      	b.n	8006404 <_strtod_l+0x6e4>
 800648e:	2300      	movs	r3, #0
 8006490:	9310      	str	r3, [sp, #64]	@ 0x40
 8006492:	2301      	movs	r3, #1
 8006494:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006496:	e7b5      	b.n	8006404 <_strtod_l+0x6e4>
 8006498:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800649a:	9805      	ldr	r0, [sp, #20]
 800649c:	462a      	mov	r2, r5
 800649e:	f002 fddf 	bl	8009060 <__lshift>
 80064a2:	901a      	str	r0, [sp, #104]	@ 0x68
 80064a4:	2800      	cmp	r0, #0
 80064a6:	d1d9      	bne.n	800645c <_strtod_l+0x73c>
 80064a8:	e65d      	b.n	8006166 <_strtod_l+0x446>
 80064aa:	2e00      	cmp	r6, #0
 80064ac:	dd07      	ble.n	80064be <_strtod_l+0x79e>
 80064ae:	4649      	mov	r1, r9
 80064b0:	9805      	ldr	r0, [sp, #20]
 80064b2:	4632      	mov	r2, r6
 80064b4:	f002 fdd4 	bl	8009060 <__lshift>
 80064b8:	4681      	mov	r9, r0
 80064ba:	2800      	cmp	r0, #0
 80064bc:	d0d8      	beq.n	8006470 <_strtod_l+0x750>
 80064be:	2f00      	cmp	r7, #0
 80064c0:	dd08      	ble.n	80064d4 <_strtod_l+0x7b4>
 80064c2:	4641      	mov	r1, r8
 80064c4:	9805      	ldr	r0, [sp, #20]
 80064c6:	463a      	mov	r2, r7
 80064c8:	f002 fdca 	bl	8009060 <__lshift>
 80064cc:	4680      	mov	r8, r0
 80064ce:	2800      	cmp	r0, #0
 80064d0:	f43f ae49 	beq.w	8006166 <_strtod_l+0x446>
 80064d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80064d6:	9805      	ldr	r0, [sp, #20]
 80064d8:	464a      	mov	r2, r9
 80064da:	f002 fe49 	bl	8009170 <__mdiff>
 80064de:	4604      	mov	r4, r0
 80064e0:	2800      	cmp	r0, #0
 80064e2:	f43f ae40 	beq.w	8006166 <_strtod_l+0x446>
 80064e6:	68c3      	ldr	r3, [r0, #12]
 80064e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80064ea:	2300      	movs	r3, #0
 80064ec:	60c3      	str	r3, [r0, #12]
 80064ee:	4641      	mov	r1, r8
 80064f0:	f002 fe22 	bl	8009138 <__mcmp>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	da45      	bge.n	8006584 <_strtod_l+0x864>
 80064f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064fa:	ea53 030a 	orrs.w	r3, r3, sl
 80064fe:	d16b      	bne.n	80065d8 <_strtod_l+0x8b8>
 8006500:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006504:	2b00      	cmp	r3, #0
 8006506:	d167      	bne.n	80065d8 <_strtod_l+0x8b8>
 8006508:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800650c:	0d1b      	lsrs	r3, r3, #20
 800650e:	051b      	lsls	r3, r3, #20
 8006510:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006514:	d960      	bls.n	80065d8 <_strtod_l+0x8b8>
 8006516:	6963      	ldr	r3, [r4, #20]
 8006518:	b913      	cbnz	r3, 8006520 <_strtod_l+0x800>
 800651a:	6923      	ldr	r3, [r4, #16]
 800651c:	2b01      	cmp	r3, #1
 800651e:	dd5b      	ble.n	80065d8 <_strtod_l+0x8b8>
 8006520:	4621      	mov	r1, r4
 8006522:	2201      	movs	r2, #1
 8006524:	9805      	ldr	r0, [sp, #20]
 8006526:	f002 fd9b 	bl	8009060 <__lshift>
 800652a:	4641      	mov	r1, r8
 800652c:	4604      	mov	r4, r0
 800652e:	f002 fe03 	bl	8009138 <__mcmp>
 8006532:	2800      	cmp	r0, #0
 8006534:	dd50      	ble.n	80065d8 <_strtod_l+0x8b8>
 8006536:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800653a:	9a08      	ldr	r2, [sp, #32]
 800653c:	0d1b      	lsrs	r3, r3, #20
 800653e:	051b      	lsls	r3, r3, #20
 8006540:	2a00      	cmp	r2, #0
 8006542:	d06a      	beq.n	800661a <_strtod_l+0x8fa>
 8006544:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006548:	d867      	bhi.n	800661a <_strtod_l+0x8fa>
 800654a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800654e:	f67f ae9d 	bls.w	800628c <_strtod_l+0x56c>
 8006552:	4b0a      	ldr	r3, [pc, #40]	@ (800657c <_strtod_l+0x85c>)
 8006554:	4650      	mov	r0, sl
 8006556:	4659      	mov	r1, fp
 8006558:	2200      	movs	r2, #0
 800655a:	f7fa f855 	bl	8000608 <__aeabi_dmul>
 800655e:	4b08      	ldr	r3, [pc, #32]	@ (8006580 <_strtod_l+0x860>)
 8006560:	400b      	ands	r3, r1
 8006562:	4682      	mov	sl, r0
 8006564:	468b      	mov	fp, r1
 8006566:	2b00      	cmp	r3, #0
 8006568:	f47f ae08 	bne.w	800617c <_strtod_l+0x45c>
 800656c:	9a05      	ldr	r2, [sp, #20]
 800656e:	2322      	movs	r3, #34	@ 0x22
 8006570:	6013      	str	r3, [r2, #0]
 8006572:	e603      	b.n	800617c <_strtod_l+0x45c>
 8006574:	08009ed8 	.word	0x08009ed8
 8006578:	fffffc02 	.word	0xfffffc02
 800657c:	39500000 	.word	0x39500000
 8006580:	7ff00000 	.word	0x7ff00000
 8006584:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006588:	d165      	bne.n	8006656 <_strtod_l+0x936>
 800658a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800658c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006590:	b35a      	cbz	r2, 80065ea <_strtod_l+0x8ca>
 8006592:	4a9f      	ldr	r2, [pc, #636]	@ (8006810 <_strtod_l+0xaf0>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d12b      	bne.n	80065f0 <_strtod_l+0x8d0>
 8006598:	9b08      	ldr	r3, [sp, #32]
 800659a:	4651      	mov	r1, sl
 800659c:	b303      	cbz	r3, 80065e0 <_strtod_l+0x8c0>
 800659e:	4b9d      	ldr	r3, [pc, #628]	@ (8006814 <_strtod_l+0xaf4>)
 80065a0:	465a      	mov	r2, fp
 80065a2:	4013      	ands	r3, r2
 80065a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80065a8:	f04f 32ff 	mov.w	r2, #4294967295
 80065ac:	d81b      	bhi.n	80065e6 <_strtod_l+0x8c6>
 80065ae:	0d1b      	lsrs	r3, r3, #20
 80065b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80065b4:	fa02 f303 	lsl.w	r3, r2, r3
 80065b8:	4299      	cmp	r1, r3
 80065ba:	d119      	bne.n	80065f0 <_strtod_l+0x8d0>
 80065bc:	4b96      	ldr	r3, [pc, #600]	@ (8006818 <_strtod_l+0xaf8>)
 80065be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d102      	bne.n	80065ca <_strtod_l+0x8aa>
 80065c4:	3101      	adds	r1, #1
 80065c6:	f43f adce 	beq.w	8006166 <_strtod_l+0x446>
 80065ca:	4b92      	ldr	r3, [pc, #584]	@ (8006814 <_strtod_l+0xaf4>)
 80065cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065ce:	401a      	ands	r2, r3
 80065d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80065d4:	f04f 0a00 	mov.w	sl, #0
 80065d8:	9b08      	ldr	r3, [sp, #32]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1b9      	bne.n	8006552 <_strtod_l+0x832>
 80065de:	e5cd      	b.n	800617c <_strtod_l+0x45c>
 80065e0:	f04f 33ff 	mov.w	r3, #4294967295
 80065e4:	e7e8      	b.n	80065b8 <_strtod_l+0x898>
 80065e6:	4613      	mov	r3, r2
 80065e8:	e7e6      	b.n	80065b8 <_strtod_l+0x898>
 80065ea:	ea53 030a 	orrs.w	r3, r3, sl
 80065ee:	d0a2      	beq.n	8006536 <_strtod_l+0x816>
 80065f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80065f2:	b1db      	cbz	r3, 800662c <_strtod_l+0x90c>
 80065f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065f6:	4213      	tst	r3, r2
 80065f8:	d0ee      	beq.n	80065d8 <_strtod_l+0x8b8>
 80065fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065fc:	9a08      	ldr	r2, [sp, #32]
 80065fe:	4650      	mov	r0, sl
 8006600:	4659      	mov	r1, fp
 8006602:	b1bb      	cbz	r3, 8006634 <_strtod_l+0x914>
 8006604:	f7ff fb6c 	bl	8005ce0 <sulp>
 8006608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800660c:	ec53 2b10 	vmov	r2, r3, d0
 8006610:	f7f9 fe44 	bl	800029c <__adddf3>
 8006614:	4682      	mov	sl, r0
 8006616:	468b      	mov	fp, r1
 8006618:	e7de      	b.n	80065d8 <_strtod_l+0x8b8>
 800661a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800661e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006622:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006626:	f04f 3aff 	mov.w	sl, #4294967295
 800662a:	e7d5      	b.n	80065d8 <_strtod_l+0x8b8>
 800662c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800662e:	ea13 0f0a 	tst.w	r3, sl
 8006632:	e7e1      	b.n	80065f8 <_strtod_l+0x8d8>
 8006634:	f7ff fb54 	bl	8005ce0 <sulp>
 8006638:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800663c:	ec53 2b10 	vmov	r2, r3, d0
 8006640:	f7f9 fe2a 	bl	8000298 <__aeabi_dsub>
 8006644:	2200      	movs	r2, #0
 8006646:	2300      	movs	r3, #0
 8006648:	4682      	mov	sl, r0
 800664a:	468b      	mov	fp, r1
 800664c:	f7fa fa44 	bl	8000ad8 <__aeabi_dcmpeq>
 8006650:	2800      	cmp	r0, #0
 8006652:	d0c1      	beq.n	80065d8 <_strtod_l+0x8b8>
 8006654:	e61a      	b.n	800628c <_strtod_l+0x56c>
 8006656:	4641      	mov	r1, r8
 8006658:	4620      	mov	r0, r4
 800665a:	f002 fee5 	bl	8009428 <__ratio>
 800665e:	ec57 6b10 	vmov	r6, r7, d0
 8006662:	2200      	movs	r2, #0
 8006664:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006668:	4630      	mov	r0, r6
 800666a:	4639      	mov	r1, r7
 800666c:	f7fa fa48 	bl	8000b00 <__aeabi_dcmple>
 8006670:	2800      	cmp	r0, #0
 8006672:	d06f      	beq.n	8006754 <_strtod_l+0xa34>
 8006674:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006676:	2b00      	cmp	r3, #0
 8006678:	d17a      	bne.n	8006770 <_strtod_l+0xa50>
 800667a:	f1ba 0f00 	cmp.w	sl, #0
 800667e:	d158      	bne.n	8006732 <_strtod_l+0xa12>
 8006680:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006682:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006686:	2b00      	cmp	r3, #0
 8006688:	d15a      	bne.n	8006740 <_strtod_l+0xa20>
 800668a:	4b64      	ldr	r3, [pc, #400]	@ (800681c <_strtod_l+0xafc>)
 800668c:	2200      	movs	r2, #0
 800668e:	4630      	mov	r0, r6
 8006690:	4639      	mov	r1, r7
 8006692:	f7fa fa2b 	bl	8000aec <__aeabi_dcmplt>
 8006696:	2800      	cmp	r0, #0
 8006698:	d159      	bne.n	800674e <_strtod_l+0xa2e>
 800669a:	4630      	mov	r0, r6
 800669c:	4639      	mov	r1, r7
 800669e:	4b60      	ldr	r3, [pc, #384]	@ (8006820 <_strtod_l+0xb00>)
 80066a0:	2200      	movs	r2, #0
 80066a2:	f7f9 ffb1 	bl	8000608 <__aeabi_dmul>
 80066a6:	4606      	mov	r6, r0
 80066a8:	460f      	mov	r7, r1
 80066aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80066ae:	9606      	str	r6, [sp, #24]
 80066b0:	9307      	str	r3, [sp, #28]
 80066b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80066b6:	4d57      	ldr	r5, [pc, #348]	@ (8006814 <_strtod_l+0xaf4>)
 80066b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80066bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066be:	401d      	ands	r5, r3
 80066c0:	4b58      	ldr	r3, [pc, #352]	@ (8006824 <_strtod_l+0xb04>)
 80066c2:	429d      	cmp	r5, r3
 80066c4:	f040 80b2 	bne.w	800682c <_strtod_l+0xb0c>
 80066c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80066ce:	ec4b ab10 	vmov	d0, sl, fp
 80066d2:	f002 fde1 	bl	8009298 <__ulp>
 80066d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80066da:	ec51 0b10 	vmov	r0, r1, d0
 80066de:	f7f9 ff93 	bl	8000608 <__aeabi_dmul>
 80066e2:	4652      	mov	r2, sl
 80066e4:	465b      	mov	r3, fp
 80066e6:	f7f9 fdd9 	bl	800029c <__adddf3>
 80066ea:	460b      	mov	r3, r1
 80066ec:	4949      	ldr	r1, [pc, #292]	@ (8006814 <_strtod_l+0xaf4>)
 80066ee:	4a4e      	ldr	r2, [pc, #312]	@ (8006828 <_strtod_l+0xb08>)
 80066f0:	4019      	ands	r1, r3
 80066f2:	4291      	cmp	r1, r2
 80066f4:	4682      	mov	sl, r0
 80066f6:	d942      	bls.n	800677e <_strtod_l+0xa5e>
 80066f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80066fa:	4b47      	ldr	r3, [pc, #284]	@ (8006818 <_strtod_l+0xaf8>)
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d103      	bne.n	8006708 <_strtod_l+0x9e8>
 8006700:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006702:	3301      	adds	r3, #1
 8006704:	f43f ad2f 	beq.w	8006166 <_strtod_l+0x446>
 8006708:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006818 <_strtod_l+0xaf8>
 800670c:	f04f 3aff 	mov.w	sl, #4294967295
 8006710:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006712:	9805      	ldr	r0, [sp, #20]
 8006714:	f002 fa94 	bl	8008c40 <_Bfree>
 8006718:	9805      	ldr	r0, [sp, #20]
 800671a:	4649      	mov	r1, r9
 800671c:	f002 fa90 	bl	8008c40 <_Bfree>
 8006720:	9805      	ldr	r0, [sp, #20]
 8006722:	4641      	mov	r1, r8
 8006724:	f002 fa8c 	bl	8008c40 <_Bfree>
 8006728:	9805      	ldr	r0, [sp, #20]
 800672a:	4621      	mov	r1, r4
 800672c:	f002 fa88 	bl	8008c40 <_Bfree>
 8006730:	e619      	b.n	8006366 <_strtod_l+0x646>
 8006732:	f1ba 0f01 	cmp.w	sl, #1
 8006736:	d103      	bne.n	8006740 <_strtod_l+0xa20>
 8006738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800673a:	2b00      	cmp	r3, #0
 800673c:	f43f ada6 	beq.w	800628c <_strtod_l+0x56c>
 8006740:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80067f0 <_strtod_l+0xad0>
 8006744:	4f35      	ldr	r7, [pc, #212]	@ (800681c <_strtod_l+0xafc>)
 8006746:	ed8d 7b06 	vstr	d7, [sp, #24]
 800674a:	2600      	movs	r6, #0
 800674c:	e7b1      	b.n	80066b2 <_strtod_l+0x992>
 800674e:	4f34      	ldr	r7, [pc, #208]	@ (8006820 <_strtod_l+0xb00>)
 8006750:	2600      	movs	r6, #0
 8006752:	e7aa      	b.n	80066aa <_strtod_l+0x98a>
 8006754:	4b32      	ldr	r3, [pc, #200]	@ (8006820 <_strtod_l+0xb00>)
 8006756:	4630      	mov	r0, r6
 8006758:	4639      	mov	r1, r7
 800675a:	2200      	movs	r2, #0
 800675c:	f7f9 ff54 	bl	8000608 <__aeabi_dmul>
 8006760:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006762:	4606      	mov	r6, r0
 8006764:	460f      	mov	r7, r1
 8006766:	2b00      	cmp	r3, #0
 8006768:	d09f      	beq.n	80066aa <_strtod_l+0x98a>
 800676a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800676e:	e7a0      	b.n	80066b2 <_strtod_l+0x992>
 8006770:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80067f8 <_strtod_l+0xad8>
 8006774:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006778:	ec57 6b17 	vmov	r6, r7, d7
 800677c:	e799      	b.n	80066b2 <_strtod_l+0x992>
 800677e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006782:	9b08      	ldr	r3, [sp, #32]
 8006784:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1c1      	bne.n	8006710 <_strtod_l+0x9f0>
 800678c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006790:	0d1b      	lsrs	r3, r3, #20
 8006792:	051b      	lsls	r3, r3, #20
 8006794:	429d      	cmp	r5, r3
 8006796:	d1bb      	bne.n	8006710 <_strtod_l+0x9f0>
 8006798:	4630      	mov	r0, r6
 800679a:	4639      	mov	r1, r7
 800679c:	f7fa fa94 	bl	8000cc8 <__aeabi_d2lz>
 80067a0:	f7f9 ff04 	bl	80005ac <__aeabi_l2d>
 80067a4:	4602      	mov	r2, r0
 80067a6:	460b      	mov	r3, r1
 80067a8:	4630      	mov	r0, r6
 80067aa:	4639      	mov	r1, r7
 80067ac:	f7f9 fd74 	bl	8000298 <__aeabi_dsub>
 80067b0:	460b      	mov	r3, r1
 80067b2:	4602      	mov	r2, r0
 80067b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80067b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80067bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067be:	ea46 060a 	orr.w	r6, r6, sl
 80067c2:	431e      	orrs	r6, r3
 80067c4:	d06f      	beq.n	80068a6 <_strtod_l+0xb86>
 80067c6:	a30e      	add	r3, pc, #56	@ (adr r3, 8006800 <_strtod_l+0xae0>)
 80067c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067cc:	f7fa f98e 	bl	8000aec <__aeabi_dcmplt>
 80067d0:	2800      	cmp	r0, #0
 80067d2:	f47f acd3 	bne.w	800617c <_strtod_l+0x45c>
 80067d6:	a30c      	add	r3, pc, #48	@ (adr r3, 8006808 <_strtod_l+0xae8>)
 80067d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067e0:	f7fa f9a2 	bl	8000b28 <__aeabi_dcmpgt>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	d093      	beq.n	8006710 <_strtod_l+0x9f0>
 80067e8:	e4c8      	b.n	800617c <_strtod_l+0x45c>
 80067ea:	bf00      	nop
 80067ec:	f3af 8000 	nop.w
 80067f0:	00000000 	.word	0x00000000
 80067f4:	bff00000 	.word	0xbff00000
 80067f8:	00000000 	.word	0x00000000
 80067fc:	3ff00000 	.word	0x3ff00000
 8006800:	94a03595 	.word	0x94a03595
 8006804:	3fdfffff 	.word	0x3fdfffff
 8006808:	35afe535 	.word	0x35afe535
 800680c:	3fe00000 	.word	0x3fe00000
 8006810:	000fffff 	.word	0x000fffff
 8006814:	7ff00000 	.word	0x7ff00000
 8006818:	7fefffff 	.word	0x7fefffff
 800681c:	3ff00000 	.word	0x3ff00000
 8006820:	3fe00000 	.word	0x3fe00000
 8006824:	7fe00000 	.word	0x7fe00000
 8006828:	7c9fffff 	.word	0x7c9fffff
 800682c:	9b08      	ldr	r3, [sp, #32]
 800682e:	b323      	cbz	r3, 800687a <_strtod_l+0xb5a>
 8006830:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006834:	d821      	bhi.n	800687a <_strtod_l+0xb5a>
 8006836:	a328      	add	r3, pc, #160	@ (adr r3, 80068d8 <_strtod_l+0xbb8>)
 8006838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800683c:	4630      	mov	r0, r6
 800683e:	4639      	mov	r1, r7
 8006840:	f7fa f95e 	bl	8000b00 <__aeabi_dcmple>
 8006844:	b1a0      	cbz	r0, 8006870 <_strtod_l+0xb50>
 8006846:	4639      	mov	r1, r7
 8006848:	4630      	mov	r0, r6
 800684a:	f7fa f9b5 	bl	8000bb8 <__aeabi_d2uiz>
 800684e:	2801      	cmp	r0, #1
 8006850:	bf38      	it	cc
 8006852:	2001      	movcc	r0, #1
 8006854:	f7f9 fe5e 	bl	8000514 <__aeabi_ui2d>
 8006858:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800685a:	4606      	mov	r6, r0
 800685c:	460f      	mov	r7, r1
 800685e:	b9fb      	cbnz	r3, 80068a0 <_strtod_l+0xb80>
 8006860:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006864:	9014      	str	r0, [sp, #80]	@ 0x50
 8006866:	9315      	str	r3, [sp, #84]	@ 0x54
 8006868:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800686c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006870:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006872:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006876:	1b5b      	subs	r3, r3, r5
 8006878:	9311      	str	r3, [sp, #68]	@ 0x44
 800687a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800687e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006882:	f002 fd09 	bl	8009298 <__ulp>
 8006886:	4650      	mov	r0, sl
 8006888:	ec53 2b10 	vmov	r2, r3, d0
 800688c:	4659      	mov	r1, fp
 800688e:	f7f9 febb 	bl	8000608 <__aeabi_dmul>
 8006892:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006896:	f7f9 fd01 	bl	800029c <__adddf3>
 800689a:	4682      	mov	sl, r0
 800689c:	468b      	mov	fp, r1
 800689e:	e770      	b.n	8006782 <_strtod_l+0xa62>
 80068a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80068a4:	e7e0      	b.n	8006868 <_strtod_l+0xb48>
 80068a6:	a30e      	add	r3, pc, #56	@ (adr r3, 80068e0 <_strtod_l+0xbc0>)
 80068a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ac:	f7fa f91e 	bl	8000aec <__aeabi_dcmplt>
 80068b0:	e798      	b.n	80067e4 <_strtod_l+0xac4>
 80068b2:	2300      	movs	r3, #0
 80068b4:	930e      	str	r3, [sp, #56]	@ 0x38
 80068b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80068b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80068ba:	6013      	str	r3, [r2, #0]
 80068bc:	f7ff ba6d 	b.w	8005d9a <_strtod_l+0x7a>
 80068c0:	2a65      	cmp	r2, #101	@ 0x65
 80068c2:	f43f ab68 	beq.w	8005f96 <_strtod_l+0x276>
 80068c6:	2a45      	cmp	r2, #69	@ 0x45
 80068c8:	f43f ab65 	beq.w	8005f96 <_strtod_l+0x276>
 80068cc:	2301      	movs	r3, #1
 80068ce:	f7ff bba0 	b.w	8006012 <_strtod_l+0x2f2>
 80068d2:	bf00      	nop
 80068d4:	f3af 8000 	nop.w
 80068d8:	ffc00000 	.word	0xffc00000
 80068dc:	41dfffff 	.word	0x41dfffff
 80068e0:	94a03595 	.word	0x94a03595
 80068e4:	3fcfffff 	.word	0x3fcfffff

080068e8 <strtod>:
 80068e8:	460a      	mov	r2, r1
 80068ea:	4601      	mov	r1, r0
 80068ec:	4802      	ldr	r0, [pc, #8]	@ (80068f8 <strtod+0x10>)
 80068ee:	4b03      	ldr	r3, [pc, #12]	@ (80068fc <strtod+0x14>)
 80068f0:	6800      	ldr	r0, [r0, #0]
 80068f2:	f7ff ba15 	b.w	8005d20 <_strtod_l>
 80068f6:	bf00      	nop
 80068f8:	200001a0 	.word	0x200001a0
 80068fc:	20000034 	.word	0x20000034

08006900 <_strtol_l.isra.0>:
 8006900:	2b24      	cmp	r3, #36	@ 0x24
 8006902:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006906:	4686      	mov	lr, r0
 8006908:	4690      	mov	r8, r2
 800690a:	d801      	bhi.n	8006910 <_strtol_l.isra.0+0x10>
 800690c:	2b01      	cmp	r3, #1
 800690e:	d106      	bne.n	800691e <_strtol_l.isra.0+0x1e>
 8006910:	f000 fe6e 	bl	80075f0 <__errno>
 8006914:	2316      	movs	r3, #22
 8006916:	6003      	str	r3, [r0, #0]
 8006918:	2000      	movs	r0, #0
 800691a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800691e:	4834      	ldr	r0, [pc, #208]	@ (80069f0 <_strtol_l.isra.0+0xf0>)
 8006920:	460d      	mov	r5, r1
 8006922:	462a      	mov	r2, r5
 8006924:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006928:	5d06      	ldrb	r6, [r0, r4]
 800692a:	f016 0608 	ands.w	r6, r6, #8
 800692e:	d1f8      	bne.n	8006922 <_strtol_l.isra.0+0x22>
 8006930:	2c2d      	cmp	r4, #45	@ 0x2d
 8006932:	d110      	bne.n	8006956 <_strtol_l.isra.0+0x56>
 8006934:	782c      	ldrb	r4, [r5, #0]
 8006936:	2601      	movs	r6, #1
 8006938:	1c95      	adds	r5, r2, #2
 800693a:	f033 0210 	bics.w	r2, r3, #16
 800693e:	d115      	bne.n	800696c <_strtol_l.isra.0+0x6c>
 8006940:	2c30      	cmp	r4, #48	@ 0x30
 8006942:	d10d      	bne.n	8006960 <_strtol_l.isra.0+0x60>
 8006944:	782a      	ldrb	r2, [r5, #0]
 8006946:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800694a:	2a58      	cmp	r2, #88	@ 0x58
 800694c:	d108      	bne.n	8006960 <_strtol_l.isra.0+0x60>
 800694e:	786c      	ldrb	r4, [r5, #1]
 8006950:	3502      	adds	r5, #2
 8006952:	2310      	movs	r3, #16
 8006954:	e00a      	b.n	800696c <_strtol_l.isra.0+0x6c>
 8006956:	2c2b      	cmp	r4, #43	@ 0x2b
 8006958:	bf04      	itt	eq
 800695a:	782c      	ldrbeq	r4, [r5, #0]
 800695c:	1c95      	addeq	r5, r2, #2
 800695e:	e7ec      	b.n	800693a <_strtol_l.isra.0+0x3a>
 8006960:	2b00      	cmp	r3, #0
 8006962:	d1f6      	bne.n	8006952 <_strtol_l.isra.0+0x52>
 8006964:	2c30      	cmp	r4, #48	@ 0x30
 8006966:	bf14      	ite	ne
 8006968:	230a      	movne	r3, #10
 800696a:	2308      	moveq	r3, #8
 800696c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006970:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006974:	2200      	movs	r2, #0
 8006976:	fbbc f9f3 	udiv	r9, ip, r3
 800697a:	4610      	mov	r0, r2
 800697c:	fb03 ca19 	mls	sl, r3, r9, ip
 8006980:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006984:	2f09      	cmp	r7, #9
 8006986:	d80f      	bhi.n	80069a8 <_strtol_l.isra.0+0xa8>
 8006988:	463c      	mov	r4, r7
 800698a:	42a3      	cmp	r3, r4
 800698c:	dd1b      	ble.n	80069c6 <_strtol_l.isra.0+0xc6>
 800698e:	1c57      	adds	r7, r2, #1
 8006990:	d007      	beq.n	80069a2 <_strtol_l.isra.0+0xa2>
 8006992:	4581      	cmp	r9, r0
 8006994:	d314      	bcc.n	80069c0 <_strtol_l.isra.0+0xc0>
 8006996:	d101      	bne.n	800699c <_strtol_l.isra.0+0x9c>
 8006998:	45a2      	cmp	sl, r4
 800699a:	db11      	blt.n	80069c0 <_strtol_l.isra.0+0xc0>
 800699c:	fb00 4003 	mla	r0, r0, r3, r4
 80069a0:	2201      	movs	r2, #1
 80069a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069a6:	e7eb      	b.n	8006980 <_strtol_l.isra.0+0x80>
 80069a8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80069ac:	2f19      	cmp	r7, #25
 80069ae:	d801      	bhi.n	80069b4 <_strtol_l.isra.0+0xb4>
 80069b0:	3c37      	subs	r4, #55	@ 0x37
 80069b2:	e7ea      	b.n	800698a <_strtol_l.isra.0+0x8a>
 80069b4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80069b8:	2f19      	cmp	r7, #25
 80069ba:	d804      	bhi.n	80069c6 <_strtol_l.isra.0+0xc6>
 80069bc:	3c57      	subs	r4, #87	@ 0x57
 80069be:	e7e4      	b.n	800698a <_strtol_l.isra.0+0x8a>
 80069c0:	f04f 32ff 	mov.w	r2, #4294967295
 80069c4:	e7ed      	b.n	80069a2 <_strtol_l.isra.0+0xa2>
 80069c6:	1c53      	adds	r3, r2, #1
 80069c8:	d108      	bne.n	80069dc <_strtol_l.isra.0+0xdc>
 80069ca:	2322      	movs	r3, #34	@ 0x22
 80069cc:	f8ce 3000 	str.w	r3, [lr]
 80069d0:	4660      	mov	r0, ip
 80069d2:	f1b8 0f00 	cmp.w	r8, #0
 80069d6:	d0a0      	beq.n	800691a <_strtol_l.isra.0+0x1a>
 80069d8:	1e69      	subs	r1, r5, #1
 80069da:	e006      	b.n	80069ea <_strtol_l.isra.0+0xea>
 80069dc:	b106      	cbz	r6, 80069e0 <_strtol_l.isra.0+0xe0>
 80069de:	4240      	negs	r0, r0
 80069e0:	f1b8 0f00 	cmp.w	r8, #0
 80069e4:	d099      	beq.n	800691a <_strtol_l.isra.0+0x1a>
 80069e6:	2a00      	cmp	r2, #0
 80069e8:	d1f6      	bne.n	80069d8 <_strtol_l.isra.0+0xd8>
 80069ea:	f8c8 1000 	str.w	r1, [r8]
 80069ee:	e794      	b.n	800691a <_strtol_l.isra.0+0x1a>
 80069f0:	08009f01 	.word	0x08009f01

080069f4 <strtol>:
 80069f4:	4613      	mov	r3, r2
 80069f6:	460a      	mov	r2, r1
 80069f8:	4601      	mov	r1, r0
 80069fa:	4802      	ldr	r0, [pc, #8]	@ (8006a04 <strtol+0x10>)
 80069fc:	6800      	ldr	r0, [r0, #0]
 80069fe:	f7ff bf7f 	b.w	8006900 <_strtol_l.isra.0>
 8006a02:	bf00      	nop
 8006a04:	200001a0 	.word	0x200001a0

08006a08 <__cvt>:
 8006a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a0c:	ec57 6b10 	vmov	r6, r7, d0
 8006a10:	2f00      	cmp	r7, #0
 8006a12:	460c      	mov	r4, r1
 8006a14:	4619      	mov	r1, r3
 8006a16:	463b      	mov	r3, r7
 8006a18:	bfbb      	ittet	lt
 8006a1a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006a1e:	461f      	movlt	r7, r3
 8006a20:	2300      	movge	r3, #0
 8006a22:	232d      	movlt	r3, #45	@ 0x2d
 8006a24:	700b      	strb	r3, [r1, #0]
 8006a26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a28:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006a2c:	4691      	mov	r9, r2
 8006a2e:	f023 0820 	bic.w	r8, r3, #32
 8006a32:	bfbc      	itt	lt
 8006a34:	4632      	movlt	r2, r6
 8006a36:	4616      	movlt	r6, r2
 8006a38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a3c:	d005      	beq.n	8006a4a <__cvt+0x42>
 8006a3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006a42:	d100      	bne.n	8006a46 <__cvt+0x3e>
 8006a44:	3401      	adds	r4, #1
 8006a46:	2102      	movs	r1, #2
 8006a48:	e000      	b.n	8006a4c <__cvt+0x44>
 8006a4a:	2103      	movs	r1, #3
 8006a4c:	ab03      	add	r3, sp, #12
 8006a4e:	9301      	str	r3, [sp, #4]
 8006a50:	ab02      	add	r3, sp, #8
 8006a52:	9300      	str	r3, [sp, #0]
 8006a54:	ec47 6b10 	vmov	d0, r6, r7
 8006a58:	4653      	mov	r3, sl
 8006a5a:	4622      	mov	r2, r4
 8006a5c:	f000 fe94 	bl	8007788 <_dtoa_r>
 8006a60:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006a64:	4605      	mov	r5, r0
 8006a66:	d119      	bne.n	8006a9c <__cvt+0x94>
 8006a68:	f019 0f01 	tst.w	r9, #1
 8006a6c:	d00e      	beq.n	8006a8c <__cvt+0x84>
 8006a6e:	eb00 0904 	add.w	r9, r0, r4
 8006a72:	2200      	movs	r2, #0
 8006a74:	2300      	movs	r3, #0
 8006a76:	4630      	mov	r0, r6
 8006a78:	4639      	mov	r1, r7
 8006a7a:	f7fa f82d 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a7e:	b108      	cbz	r0, 8006a84 <__cvt+0x7c>
 8006a80:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a84:	2230      	movs	r2, #48	@ 0x30
 8006a86:	9b03      	ldr	r3, [sp, #12]
 8006a88:	454b      	cmp	r3, r9
 8006a8a:	d31e      	bcc.n	8006aca <__cvt+0xc2>
 8006a8c:	9b03      	ldr	r3, [sp, #12]
 8006a8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a90:	1b5b      	subs	r3, r3, r5
 8006a92:	4628      	mov	r0, r5
 8006a94:	6013      	str	r3, [r2, #0]
 8006a96:	b004      	add	sp, #16
 8006a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006aa0:	eb00 0904 	add.w	r9, r0, r4
 8006aa4:	d1e5      	bne.n	8006a72 <__cvt+0x6a>
 8006aa6:	7803      	ldrb	r3, [r0, #0]
 8006aa8:	2b30      	cmp	r3, #48	@ 0x30
 8006aaa:	d10a      	bne.n	8006ac2 <__cvt+0xba>
 8006aac:	2200      	movs	r2, #0
 8006aae:	2300      	movs	r3, #0
 8006ab0:	4630      	mov	r0, r6
 8006ab2:	4639      	mov	r1, r7
 8006ab4:	f7fa f810 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ab8:	b918      	cbnz	r0, 8006ac2 <__cvt+0xba>
 8006aba:	f1c4 0401 	rsb	r4, r4, #1
 8006abe:	f8ca 4000 	str.w	r4, [sl]
 8006ac2:	f8da 3000 	ldr.w	r3, [sl]
 8006ac6:	4499      	add	r9, r3
 8006ac8:	e7d3      	b.n	8006a72 <__cvt+0x6a>
 8006aca:	1c59      	adds	r1, r3, #1
 8006acc:	9103      	str	r1, [sp, #12]
 8006ace:	701a      	strb	r2, [r3, #0]
 8006ad0:	e7d9      	b.n	8006a86 <__cvt+0x7e>

08006ad2 <__exponent>:
 8006ad2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ad4:	2900      	cmp	r1, #0
 8006ad6:	bfba      	itte	lt
 8006ad8:	4249      	neglt	r1, r1
 8006ada:	232d      	movlt	r3, #45	@ 0x2d
 8006adc:	232b      	movge	r3, #43	@ 0x2b
 8006ade:	2909      	cmp	r1, #9
 8006ae0:	7002      	strb	r2, [r0, #0]
 8006ae2:	7043      	strb	r3, [r0, #1]
 8006ae4:	dd29      	ble.n	8006b3a <__exponent+0x68>
 8006ae6:	f10d 0307 	add.w	r3, sp, #7
 8006aea:	461d      	mov	r5, r3
 8006aec:	270a      	movs	r7, #10
 8006aee:	461a      	mov	r2, r3
 8006af0:	fbb1 f6f7 	udiv	r6, r1, r7
 8006af4:	fb07 1416 	mls	r4, r7, r6, r1
 8006af8:	3430      	adds	r4, #48	@ 0x30
 8006afa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006afe:	460c      	mov	r4, r1
 8006b00:	2c63      	cmp	r4, #99	@ 0x63
 8006b02:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b06:	4631      	mov	r1, r6
 8006b08:	dcf1      	bgt.n	8006aee <__exponent+0x1c>
 8006b0a:	3130      	adds	r1, #48	@ 0x30
 8006b0c:	1e94      	subs	r4, r2, #2
 8006b0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006b12:	1c41      	adds	r1, r0, #1
 8006b14:	4623      	mov	r3, r4
 8006b16:	42ab      	cmp	r3, r5
 8006b18:	d30a      	bcc.n	8006b30 <__exponent+0x5e>
 8006b1a:	f10d 0309 	add.w	r3, sp, #9
 8006b1e:	1a9b      	subs	r3, r3, r2
 8006b20:	42ac      	cmp	r4, r5
 8006b22:	bf88      	it	hi
 8006b24:	2300      	movhi	r3, #0
 8006b26:	3302      	adds	r3, #2
 8006b28:	4403      	add	r3, r0
 8006b2a:	1a18      	subs	r0, r3, r0
 8006b2c:	b003      	add	sp, #12
 8006b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b30:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006b34:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006b38:	e7ed      	b.n	8006b16 <__exponent+0x44>
 8006b3a:	2330      	movs	r3, #48	@ 0x30
 8006b3c:	3130      	adds	r1, #48	@ 0x30
 8006b3e:	7083      	strb	r3, [r0, #2]
 8006b40:	70c1      	strb	r1, [r0, #3]
 8006b42:	1d03      	adds	r3, r0, #4
 8006b44:	e7f1      	b.n	8006b2a <__exponent+0x58>
	...

08006b48 <_printf_float>:
 8006b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4c:	b08d      	sub	sp, #52	@ 0x34
 8006b4e:	460c      	mov	r4, r1
 8006b50:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006b54:	4616      	mov	r6, r2
 8006b56:	461f      	mov	r7, r3
 8006b58:	4605      	mov	r5, r0
 8006b5a:	f000 fcff 	bl	800755c <_localeconv_r>
 8006b5e:	6803      	ldr	r3, [r0, #0]
 8006b60:	9304      	str	r3, [sp, #16]
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7f9 fb8c 	bl	8000280 <strlen>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b6c:	f8d8 3000 	ldr.w	r3, [r8]
 8006b70:	9005      	str	r0, [sp, #20]
 8006b72:	3307      	adds	r3, #7
 8006b74:	f023 0307 	bic.w	r3, r3, #7
 8006b78:	f103 0208 	add.w	r2, r3, #8
 8006b7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006b80:	f8d4 b000 	ldr.w	fp, [r4]
 8006b84:	f8c8 2000 	str.w	r2, [r8]
 8006b88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006b90:	9307      	str	r3, [sp, #28]
 8006b92:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b96:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006b9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b9e:	4b9c      	ldr	r3, [pc, #624]	@ (8006e10 <_printf_float+0x2c8>)
 8006ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ba4:	f7f9 ffca 	bl	8000b3c <__aeabi_dcmpun>
 8006ba8:	bb70      	cbnz	r0, 8006c08 <_printf_float+0xc0>
 8006baa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bae:	4b98      	ldr	r3, [pc, #608]	@ (8006e10 <_printf_float+0x2c8>)
 8006bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bb4:	f7f9 ffa4 	bl	8000b00 <__aeabi_dcmple>
 8006bb8:	bb30      	cbnz	r0, 8006c08 <_printf_float+0xc0>
 8006bba:	2200      	movs	r2, #0
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	4640      	mov	r0, r8
 8006bc0:	4649      	mov	r1, r9
 8006bc2:	f7f9 ff93 	bl	8000aec <__aeabi_dcmplt>
 8006bc6:	b110      	cbz	r0, 8006bce <_printf_float+0x86>
 8006bc8:	232d      	movs	r3, #45	@ 0x2d
 8006bca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bce:	4a91      	ldr	r2, [pc, #580]	@ (8006e14 <_printf_float+0x2cc>)
 8006bd0:	4b91      	ldr	r3, [pc, #580]	@ (8006e18 <_printf_float+0x2d0>)
 8006bd2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006bd6:	bf8c      	ite	hi
 8006bd8:	4690      	movhi	r8, r2
 8006bda:	4698      	movls	r8, r3
 8006bdc:	2303      	movs	r3, #3
 8006bde:	6123      	str	r3, [r4, #16]
 8006be0:	f02b 0304 	bic.w	r3, fp, #4
 8006be4:	6023      	str	r3, [r4, #0]
 8006be6:	f04f 0900 	mov.w	r9, #0
 8006bea:	9700      	str	r7, [sp, #0]
 8006bec:	4633      	mov	r3, r6
 8006bee:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006bf0:	4621      	mov	r1, r4
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	f000 f9d2 	bl	8006f9c <_printf_common>
 8006bf8:	3001      	adds	r0, #1
 8006bfa:	f040 808d 	bne.w	8006d18 <_printf_float+0x1d0>
 8006bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8006c02:	b00d      	add	sp, #52	@ 0x34
 8006c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c08:	4642      	mov	r2, r8
 8006c0a:	464b      	mov	r3, r9
 8006c0c:	4640      	mov	r0, r8
 8006c0e:	4649      	mov	r1, r9
 8006c10:	f7f9 ff94 	bl	8000b3c <__aeabi_dcmpun>
 8006c14:	b140      	cbz	r0, 8006c28 <_printf_float+0xe0>
 8006c16:	464b      	mov	r3, r9
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	bfbc      	itt	lt
 8006c1c:	232d      	movlt	r3, #45	@ 0x2d
 8006c1e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006c22:	4a7e      	ldr	r2, [pc, #504]	@ (8006e1c <_printf_float+0x2d4>)
 8006c24:	4b7e      	ldr	r3, [pc, #504]	@ (8006e20 <_printf_float+0x2d8>)
 8006c26:	e7d4      	b.n	8006bd2 <_printf_float+0x8a>
 8006c28:	6863      	ldr	r3, [r4, #4]
 8006c2a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006c2e:	9206      	str	r2, [sp, #24]
 8006c30:	1c5a      	adds	r2, r3, #1
 8006c32:	d13b      	bne.n	8006cac <_printf_float+0x164>
 8006c34:	2306      	movs	r3, #6
 8006c36:	6063      	str	r3, [r4, #4]
 8006c38:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	6022      	str	r2, [r4, #0]
 8006c40:	9303      	str	r3, [sp, #12]
 8006c42:	ab0a      	add	r3, sp, #40	@ 0x28
 8006c44:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006c48:	ab09      	add	r3, sp, #36	@ 0x24
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	6861      	ldr	r1, [r4, #4]
 8006c4e:	ec49 8b10 	vmov	d0, r8, r9
 8006c52:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006c56:	4628      	mov	r0, r5
 8006c58:	f7ff fed6 	bl	8006a08 <__cvt>
 8006c5c:	9b06      	ldr	r3, [sp, #24]
 8006c5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c60:	2b47      	cmp	r3, #71	@ 0x47
 8006c62:	4680      	mov	r8, r0
 8006c64:	d129      	bne.n	8006cba <_printf_float+0x172>
 8006c66:	1cc8      	adds	r0, r1, #3
 8006c68:	db02      	blt.n	8006c70 <_printf_float+0x128>
 8006c6a:	6863      	ldr	r3, [r4, #4]
 8006c6c:	4299      	cmp	r1, r3
 8006c6e:	dd41      	ble.n	8006cf4 <_printf_float+0x1ac>
 8006c70:	f1aa 0a02 	sub.w	sl, sl, #2
 8006c74:	fa5f fa8a 	uxtb.w	sl, sl
 8006c78:	3901      	subs	r1, #1
 8006c7a:	4652      	mov	r2, sl
 8006c7c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006c80:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c82:	f7ff ff26 	bl	8006ad2 <__exponent>
 8006c86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c88:	1813      	adds	r3, r2, r0
 8006c8a:	2a01      	cmp	r2, #1
 8006c8c:	4681      	mov	r9, r0
 8006c8e:	6123      	str	r3, [r4, #16]
 8006c90:	dc02      	bgt.n	8006c98 <_printf_float+0x150>
 8006c92:	6822      	ldr	r2, [r4, #0]
 8006c94:	07d2      	lsls	r2, r2, #31
 8006c96:	d501      	bpl.n	8006c9c <_printf_float+0x154>
 8006c98:	3301      	adds	r3, #1
 8006c9a:	6123      	str	r3, [r4, #16]
 8006c9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d0a2      	beq.n	8006bea <_printf_float+0xa2>
 8006ca4:	232d      	movs	r3, #45	@ 0x2d
 8006ca6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006caa:	e79e      	b.n	8006bea <_printf_float+0xa2>
 8006cac:	9a06      	ldr	r2, [sp, #24]
 8006cae:	2a47      	cmp	r2, #71	@ 0x47
 8006cb0:	d1c2      	bne.n	8006c38 <_printf_float+0xf0>
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1c0      	bne.n	8006c38 <_printf_float+0xf0>
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e7bd      	b.n	8006c36 <_printf_float+0xee>
 8006cba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006cbe:	d9db      	bls.n	8006c78 <_printf_float+0x130>
 8006cc0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006cc4:	d118      	bne.n	8006cf8 <_printf_float+0x1b0>
 8006cc6:	2900      	cmp	r1, #0
 8006cc8:	6863      	ldr	r3, [r4, #4]
 8006cca:	dd0b      	ble.n	8006ce4 <_printf_float+0x19c>
 8006ccc:	6121      	str	r1, [r4, #16]
 8006cce:	b913      	cbnz	r3, 8006cd6 <_printf_float+0x18e>
 8006cd0:	6822      	ldr	r2, [r4, #0]
 8006cd2:	07d0      	lsls	r0, r2, #31
 8006cd4:	d502      	bpl.n	8006cdc <_printf_float+0x194>
 8006cd6:	3301      	adds	r3, #1
 8006cd8:	440b      	add	r3, r1
 8006cda:	6123      	str	r3, [r4, #16]
 8006cdc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006cde:	f04f 0900 	mov.w	r9, #0
 8006ce2:	e7db      	b.n	8006c9c <_printf_float+0x154>
 8006ce4:	b913      	cbnz	r3, 8006cec <_printf_float+0x1a4>
 8006ce6:	6822      	ldr	r2, [r4, #0]
 8006ce8:	07d2      	lsls	r2, r2, #31
 8006cea:	d501      	bpl.n	8006cf0 <_printf_float+0x1a8>
 8006cec:	3302      	adds	r3, #2
 8006cee:	e7f4      	b.n	8006cda <_printf_float+0x192>
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e7f2      	b.n	8006cda <_printf_float+0x192>
 8006cf4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006cf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cfa:	4299      	cmp	r1, r3
 8006cfc:	db05      	blt.n	8006d0a <_printf_float+0x1c2>
 8006cfe:	6823      	ldr	r3, [r4, #0]
 8006d00:	6121      	str	r1, [r4, #16]
 8006d02:	07d8      	lsls	r0, r3, #31
 8006d04:	d5ea      	bpl.n	8006cdc <_printf_float+0x194>
 8006d06:	1c4b      	adds	r3, r1, #1
 8006d08:	e7e7      	b.n	8006cda <_printf_float+0x192>
 8006d0a:	2900      	cmp	r1, #0
 8006d0c:	bfd4      	ite	le
 8006d0e:	f1c1 0202 	rsble	r2, r1, #2
 8006d12:	2201      	movgt	r2, #1
 8006d14:	4413      	add	r3, r2
 8006d16:	e7e0      	b.n	8006cda <_printf_float+0x192>
 8006d18:	6823      	ldr	r3, [r4, #0]
 8006d1a:	055a      	lsls	r2, r3, #21
 8006d1c:	d407      	bmi.n	8006d2e <_printf_float+0x1e6>
 8006d1e:	6923      	ldr	r3, [r4, #16]
 8006d20:	4642      	mov	r2, r8
 8006d22:	4631      	mov	r1, r6
 8006d24:	4628      	mov	r0, r5
 8006d26:	47b8      	blx	r7
 8006d28:	3001      	adds	r0, #1
 8006d2a:	d12b      	bne.n	8006d84 <_printf_float+0x23c>
 8006d2c:	e767      	b.n	8006bfe <_printf_float+0xb6>
 8006d2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d32:	f240 80dd 	bls.w	8006ef0 <_printf_float+0x3a8>
 8006d36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	f7f9 fecb 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d42:	2800      	cmp	r0, #0
 8006d44:	d033      	beq.n	8006dae <_printf_float+0x266>
 8006d46:	4a37      	ldr	r2, [pc, #220]	@ (8006e24 <_printf_float+0x2dc>)
 8006d48:	2301      	movs	r3, #1
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	47b8      	blx	r7
 8006d50:	3001      	adds	r0, #1
 8006d52:	f43f af54 	beq.w	8006bfe <_printf_float+0xb6>
 8006d56:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006d5a:	4543      	cmp	r3, r8
 8006d5c:	db02      	blt.n	8006d64 <_printf_float+0x21c>
 8006d5e:	6823      	ldr	r3, [r4, #0]
 8006d60:	07d8      	lsls	r0, r3, #31
 8006d62:	d50f      	bpl.n	8006d84 <_printf_float+0x23c>
 8006d64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d68:	4631      	mov	r1, r6
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	47b8      	blx	r7
 8006d6e:	3001      	adds	r0, #1
 8006d70:	f43f af45 	beq.w	8006bfe <_printf_float+0xb6>
 8006d74:	f04f 0900 	mov.w	r9, #0
 8006d78:	f108 38ff 	add.w	r8, r8, #4294967295
 8006d7c:	f104 0a1a 	add.w	sl, r4, #26
 8006d80:	45c8      	cmp	r8, r9
 8006d82:	dc09      	bgt.n	8006d98 <_printf_float+0x250>
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	079b      	lsls	r3, r3, #30
 8006d88:	f100 8103 	bmi.w	8006f92 <_printf_float+0x44a>
 8006d8c:	68e0      	ldr	r0, [r4, #12]
 8006d8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d90:	4298      	cmp	r0, r3
 8006d92:	bfb8      	it	lt
 8006d94:	4618      	movlt	r0, r3
 8006d96:	e734      	b.n	8006c02 <_printf_float+0xba>
 8006d98:	2301      	movs	r3, #1
 8006d9a:	4652      	mov	r2, sl
 8006d9c:	4631      	mov	r1, r6
 8006d9e:	4628      	mov	r0, r5
 8006da0:	47b8      	blx	r7
 8006da2:	3001      	adds	r0, #1
 8006da4:	f43f af2b 	beq.w	8006bfe <_printf_float+0xb6>
 8006da8:	f109 0901 	add.w	r9, r9, #1
 8006dac:	e7e8      	b.n	8006d80 <_printf_float+0x238>
 8006dae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	dc39      	bgt.n	8006e28 <_printf_float+0x2e0>
 8006db4:	4a1b      	ldr	r2, [pc, #108]	@ (8006e24 <_printf_float+0x2dc>)
 8006db6:	2301      	movs	r3, #1
 8006db8:	4631      	mov	r1, r6
 8006dba:	4628      	mov	r0, r5
 8006dbc:	47b8      	blx	r7
 8006dbe:	3001      	adds	r0, #1
 8006dc0:	f43f af1d 	beq.w	8006bfe <_printf_float+0xb6>
 8006dc4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006dc8:	ea59 0303 	orrs.w	r3, r9, r3
 8006dcc:	d102      	bne.n	8006dd4 <_printf_float+0x28c>
 8006dce:	6823      	ldr	r3, [r4, #0]
 8006dd0:	07d9      	lsls	r1, r3, #31
 8006dd2:	d5d7      	bpl.n	8006d84 <_printf_float+0x23c>
 8006dd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dd8:	4631      	mov	r1, r6
 8006dda:	4628      	mov	r0, r5
 8006ddc:	47b8      	blx	r7
 8006dde:	3001      	adds	r0, #1
 8006de0:	f43f af0d 	beq.w	8006bfe <_printf_float+0xb6>
 8006de4:	f04f 0a00 	mov.w	sl, #0
 8006de8:	f104 0b1a 	add.w	fp, r4, #26
 8006dec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dee:	425b      	negs	r3, r3
 8006df0:	4553      	cmp	r3, sl
 8006df2:	dc01      	bgt.n	8006df8 <_printf_float+0x2b0>
 8006df4:	464b      	mov	r3, r9
 8006df6:	e793      	b.n	8006d20 <_printf_float+0x1d8>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	465a      	mov	r2, fp
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	4628      	mov	r0, r5
 8006e00:	47b8      	blx	r7
 8006e02:	3001      	adds	r0, #1
 8006e04:	f43f aefb 	beq.w	8006bfe <_printf_float+0xb6>
 8006e08:	f10a 0a01 	add.w	sl, sl, #1
 8006e0c:	e7ee      	b.n	8006dec <_printf_float+0x2a4>
 8006e0e:	bf00      	nop
 8006e10:	7fefffff 	.word	0x7fefffff
 8006e14:	08009cde 	.word	0x08009cde
 8006e18:	08009cda 	.word	0x08009cda
 8006e1c:	08009ce6 	.word	0x08009ce6
 8006e20:	08009ce2 	.word	0x08009ce2
 8006e24:	08009cea 	.word	0x08009cea
 8006e28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e2a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006e2e:	4553      	cmp	r3, sl
 8006e30:	bfa8      	it	ge
 8006e32:	4653      	movge	r3, sl
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	4699      	mov	r9, r3
 8006e38:	dc36      	bgt.n	8006ea8 <_printf_float+0x360>
 8006e3a:	f04f 0b00 	mov.w	fp, #0
 8006e3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e42:	f104 021a 	add.w	r2, r4, #26
 8006e46:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e48:	9306      	str	r3, [sp, #24]
 8006e4a:	eba3 0309 	sub.w	r3, r3, r9
 8006e4e:	455b      	cmp	r3, fp
 8006e50:	dc31      	bgt.n	8006eb6 <_printf_float+0x36e>
 8006e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e54:	459a      	cmp	sl, r3
 8006e56:	dc3a      	bgt.n	8006ece <_printf_float+0x386>
 8006e58:	6823      	ldr	r3, [r4, #0]
 8006e5a:	07da      	lsls	r2, r3, #31
 8006e5c:	d437      	bmi.n	8006ece <_printf_float+0x386>
 8006e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e60:	ebaa 0903 	sub.w	r9, sl, r3
 8006e64:	9b06      	ldr	r3, [sp, #24]
 8006e66:	ebaa 0303 	sub.w	r3, sl, r3
 8006e6a:	4599      	cmp	r9, r3
 8006e6c:	bfa8      	it	ge
 8006e6e:	4699      	movge	r9, r3
 8006e70:	f1b9 0f00 	cmp.w	r9, #0
 8006e74:	dc33      	bgt.n	8006ede <_printf_float+0x396>
 8006e76:	f04f 0800 	mov.w	r8, #0
 8006e7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e7e:	f104 0b1a 	add.w	fp, r4, #26
 8006e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e84:	ebaa 0303 	sub.w	r3, sl, r3
 8006e88:	eba3 0309 	sub.w	r3, r3, r9
 8006e8c:	4543      	cmp	r3, r8
 8006e8e:	f77f af79 	ble.w	8006d84 <_printf_float+0x23c>
 8006e92:	2301      	movs	r3, #1
 8006e94:	465a      	mov	r2, fp
 8006e96:	4631      	mov	r1, r6
 8006e98:	4628      	mov	r0, r5
 8006e9a:	47b8      	blx	r7
 8006e9c:	3001      	adds	r0, #1
 8006e9e:	f43f aeae 	beq.w	8006bfe <_printf_float+0xb6>
 8006ea2:	f108 0801 	add.w	r8, r8, #1
 8006ea6:	e7ec      	b.n	8006e82 <_printf_float+0x33a>
 8006ea8:	4642      	mov	r2, r8
 8006eaa:	4631      	mov	r1, r6
 8006eac:	4628      	mov	r0, r5
 8006eae:	47b8      	blx	r7
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	d1c2      	bne.n	8006e3a <_printf_float+0x2f2>
 8006eb4:	e6a3      	b.n	8006bfe <_printf_float+0xb6>
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	4631      	mov	r1, r6
 8006eba:	4628      	mov	r0, r5
 8006ebc:	9206      	str	r2, [sp, #24]
 8006ebe:	47b8      	blx	r7
 8006ec0:	3001      	adds	r0, #1
 8006ec2:	f43f ae9c 	beq.w	8006bfe <_printf_float+0xb6>
 8006ec6:	9a06      	ldr	r2, [sp, #24]
 8006ec8:	f10b 0b01 	add.w	fp, fp, #1
 8006ecc:	e7bb      	b.n	8006e46 <_printf_float+0x2fe>
 8006ece:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ed2:	4631      	mov	r1, r6
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	47b8      	blx	r7
 8006ed8:	3001      	adds	r0, #1
 8006eda:	d1c0      	bne.n	8006e5e <_printf_float+0x316>
 8006edc:	e68f      	b.n	8006bfe <_printf_float+0xb6>
 8006ede:	9a06      	ldr	r2, [sp, #24]
 8006ee0:	464b      	mov	r3, r9
 8006ee2:	4442      	add	r2, r8
 8006ee4:	4631      	mov	r1, r6
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	47b8      	blx	r7
 8006eea:	3001      	adds	r0, #1
 8006eec:	d1c3      	bne.n	8006e76 <_printf_float+0x32e>
 8006eee:	e686      	b.n	8006bfe <_printf_float+0xb6>
 8006ef0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ef4:	f1ba 0f01 	cmp.w	sl, #1
 8006ef8:	dc01      	bgt.n	8006efe <_printf_float+0x3b6>
 8006efa:	07db      	lsls	r3, r3, #31
 8006efc:	d536      	bpl.n	8006f6c <_printf_float+0x424>
 8006efe:	2301      	movs	r3, #1
 8006f00:	4642      	mov	r2, r8
 8006f02:	4631      	mov	r1, r6
 8006f04:	4628      	mov	r0, r5
 8006f06:	47b8      	blx	r7
 8006f08:	3001      	adds	r0, #1
 8006f0a:	f43f ae78 	beq.w	8006bfe <_printf_float+0xb6>
 8006f0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f12:	4631      	mov	r1, r6
 8006f14:	4628      	mov	r0, r5
 8006f16:	47b8      	blx	r7
 8006f18:	3001      	adds	r0, #1
 8006f1a:	f43f ae70 	beq.w	8006bfe <_printf_float+0xb6>
 8006f1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f22:	2200      	movs	r2, #0
 8006f24:	2300      	movs	r3, #0
 8006f26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f2a:	f7f9 fdd5 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f2e:	b9c0      	cbnz	r0, 8006f62 <_printf_float+0x41a>
 8006f30:	4653      	mov	r3, sl
 8006f32:	f108 0201 	add.w	r2, r8, #1
 8006f36:	4631      	mov	r1, r6
 8006f38:	4628      	mov	r0, r5
 8006f3a:	47b8      	blx	r7
 8006f3c:	3001      	adds	r0, #1
 8006f3e:	d10c      	bne.n	8006f5a <_printf_float+0x412>
 8006f40:	e65d      	b.n	8006bfe <_printf_float+0xb6>
 8006f42:	2301      	movs	r3, #1
 8006f44:	465a      	mov	r2, fp
 8006f46:	4631      	mov	r1, r6
 8006f48:	4628      	mov	r0, r5
 8006f4a:	47b8      	blx	r7
 8006f4c:	3001      	adds	r0, #1
 8006f4e:	f43f ae56 	beq.w	8006bfe <_printf_float+0xb6>
 8006f52:	f108 0801 	add.w	r8, r8, #1
 8006f56:	45d0      	cmp	r8, sl
 8006f58:	dbf3      	blt.n	8006f42 <_printf_float+0x3fa>
 8006f5a:	464b      	mov	r3, r9
 8006f5c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006f60:	e6df      	b.n	8006d22 <_printf_float+0x1da>
 8006f62:	f04f 0800 	mov.w	r8, #0
 8006f66:	f104 0b1a 	add.w	fp, r4, #26
 8006f6a:	e7f4      	b.n	8006f56 <_printf_float+0x40e>
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	4642      	mov	r2, r8
 8006f70:	e7e1      	b.n	8006f36 <_printf_float+0x3ee>
 8006f72:	2301      	movs	r3, #1
 8006f74:	464a      	mov	r2, r9
 8006f76:	4631      	mov	r1, r6
 8006f78:	4628      	mov	r0, r5
 8006f7a:	47b8      	blx	r7
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	f43f ae3e 	beq.w	8006bfe <_printf_float+0xb6>
 8006f82:	f108 0801 	add.w	r8, r8, #1
 8006f86:	68e3      	ldr	r3, [r4, #12]
 8006f88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f8a:	1a5b      	subs	r3, r3, r1
 8006f8c:	4543      	cmp	r3, r8
 8006f8e:	dcf0      	bgt.n	8006f72 <_printf_float+0x42a>
 8006f90:	e6fc      	b.n	8006d8c <_printf_float+0x244>
 8006f92:	f04f 0800 	mov.w	r8, #0
 8006f96:	f104 0919 	add.w	r9, r4, #25
 8006f9a:	e7f4      	b.n	8006f86 <_printf_float+0x43e>

08006f9c <_printf_common>:
 8006f9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa0:	4616      	mov	r6, r2
 8006fa2:	4698      	mov	r8, r3
 8006fa4:	688a      	ldr	r2, [r1, #8]
 8006fa6:	690b      	ldr	r3, [r1, #16]
 8006fa8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fac:	4293      	cmp	r3, r2
 8006fae:	bfb8      	it	lt
 8006fb0:	4613      	movlt	r3, r2
 8006fb2:	6033      	str	r3, [r6, #0]
 8006fb4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fb8:	4607      	mov	r7, r0
 8006fba:	460c      	mov	r4, r1
 8006fbc:	b10a      	cbz	r2, 8006fc2 <_printf_common+0x26>
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	6033      	str	r3, [r6, #0]
 8006fc2:	6823      	ldr	r3, [r4, #0]
 8006fc4:	0699      	lsls	r1, r3, #26
 8006fc6:	bf42      	ittt	mi
 8006fc8:	6833      	ldrmi	r3, [r6, #0]
 8006fca:	3302      	addmi	r3, #2
 8006fcc:	6033      	strmi	r3, [r6, #0]
 8006fce:	6825      	ldr	r5, [r4, #0]
 8006fd0:	f015 0506 	ands.w	r5, r5, #6
 8006fd4:	d106      	bne.n	8006fe4 <_printf_common+0x48>
 8006fd6:	f104 0a19 	add.w	sl, r4, #25
 8006fda:	68e3      	ldr	r3, [r4, #12]
 8006fdc:	6832      	ldr	r2, [r6, #0]
 8006fde:	1a9b      	subs	r3, r3, r2
 8006fe0:	42ab      	cmp	r3, r5
 8006fe2:	dc26      	bgt.n	8007032 <_printf_common+0x96>
 8006fe4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fe8:	6822      	ldr	r2, [r4, #0]
 8006fea:	3b00      	subs	r3, #0
 8006fec:	bf18      	it	ne
 8006fee:	2301      	movne	r3, #1
 8006ff0:	0692      	lsls	r2, r2, #26
 8006ff2:	d42b      	bmi.n	800704c <_printf_common+0xb0>
 8006ff4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ff8:	4641      	mov	r1, r8
 8006ffa:	4638      	mov	r0, r7
 8006ffc:	47c8      	blx	r9
 8006ffe:	3001      	adds	r0, #1
 8007000:	d01e      	beq.n	8007040 <_printf_common+0xa4>
 8007002:	6823      	ldr	r3, [r4, #0]
 8007004:	6922      	ldr	r2, [r4, #16]
 8007006:	f003 0306 	and.w	r3, r3, #6
 800700a:	2b04      	cmp	r3, #4
 800700c:	bf02      	ittt	eq
 800700e:	68e5      	ldreq	r5, [r4, #12]
 8007010:	6833      	ldreq	r3, [r6, #0]
 8007012:	1aed      	subeq	r5, r5, r3
 8007014:	68a3      	ldr	r3, [r4, #8]
 8007016:	bf0c      	ite	eq
 8007018:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800701c:	2500      	movne	r5, #0
 800701e:	4293      	cmp	r3, r2
 8007020:	bfc4      	itt	gt
 8007022:	1a9b      	subgt	r3, r3, r2
 8007024:	18ed      	addgt	r5, r5, r3
 8007026:	2600      	movs	r6, #0
 8007028:	341a      	adds	r4, #26
 800702a:	42b5      	cmp	r5, r6
 800702c:	d11a      	bne.n	8007064 <_printf_common+0xc8>
 800702e:	2000      	movs	r0, #0
 8007030:	e008      	b.n	8007044 <_printf_common+0xa8>
 8007032:	2301      	movs	r3, #1
 8007034:	4652      	mov	r2, sl
 8007036:	4641      	mov	r1, r8
 8007038:	4638      	mov	r0, r7
 800703a:	47c8      	blx	r9
 800703c:	3001      	adds	r0, #1
 800703e:	d103      	bne.n	8007048 <_printf_common+0xac>
 8007040:	f04f 30ff 	mov.w	r0, #4294967295
 8007044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007048:	3501      	adds	r5, #1
 800704a:	e7c6      	b.n	8006fda <_printf_common+0x3e>
 800704c:	18e1      	adds	r1, r4, r3
 800704e:	1c5a      	adds	r2, r3, #1
 8007050:	2030      	movs	r0, #48	@ 0x30
 8007052:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007056:	4422      	add	r2, r4
 8007058:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800705c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007060:	3302      	adds	r3, #2
 8007062:	e7c7      	b.n	8006ff4 <_printf_common+0x58>
 8007064:	2301      	movs	r3, #1
 8007066:	4622      	mov	r2, r4
 8007068:	4641      	mov	r1, r8
 800706a:	4638      	mov	r0, r7
 800706c:	47c8      	blx	r9
 800706e:	3001      	adds	r0, #1
 8007070:	d0e6      	beq.n	8007040 <_printf_common+0xa4>
 8007072:	3601      	adds	r6, #1
 8007074:	e7d9      	b.n	800702a <_printf_common+0x8e>
	...

08007078 <_printf_i>:
 8007078:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800707c:	7e0f      	ldrb	r7, [r1, #24]
 800707e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007080:	2f78      	cmp	r7, #120	@ 0x78
 8007082:	4691      	mov	r9, r2
 8007084:	4680      	mov	r8, r0
 8007086:	460c      	mov	r4, r1
 8007088:	469a      	mov	sl, r3
 800708a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800708e:	d807      	bhi.n	80070a0 <_printf_i+0x28>
 8007090:	2f62      	cmp	r7, #98	@ 0x62
 8007092:	d80a      	bhi.n	80070aa <_printf_i+0x32>
 8007094:	2f00      	cmp	r7, #0
 8007096:	f000 80d1 	beq.w	800723c <_printf_i+0x1c4>
 800709a:	2f58      	cmp	r7, #88	@ 0x58
 800709c:	f000 80b8 	beq.w	8007210 <_printf_i+0x198>
 80070a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070a8:	e03a      	b.n	8007120 <_printf_i+0xa8>
 80070aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070ae:	2b15      	cmp	r3, #21
 80070b0:	d8f6      	bhi.n	80070a0 <_printf_i+0x28>
 80070b2:	a101      	add	r1, pc, #4	@ (adr r1, 80070b8 <_printf_i+0x40>)
 80070b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070b8:	08007111 	.word	0x08007111
 80070bc:	08007125 	.word	0x08007125
 80070c0:	080070a1 	.word	0x080070a1
 80070c4:	080070a1 	.word	0x080070a1
 80070c8:	080070a1 	.word	0x080070a1
 80070cc:	080070a1 	.word	0x080070a1
 80070d0:	08007125 	.word	0x08007125
 80070d4:	080070a1 	.word	0x080070a1
 80070d8:	080070a1 	.word	0x080070a1
 80070dc:	080070a1 	.word	0x080070a1
 80070e0:	080070a1 	.word	0x080070a1
 80070e4:	08007223 	.word	0x08007223
 80070e8:	0800714f 	.word	0x0800714f
 80070ec:	080071dd 	.word	0x080071dd
 80070f0:	080070a1 	.word	0x080070a1
 80070f4:	080070a1 	.word	0x080070a1
 80070f8:	08007245 	.word	0x08007245
 80070fc:	080070a1 	.word	0x080070a1
 8007100:	0800714f 	.word	0x0800714f
 8007104:	080070a1 	.word	0x080070a1
 8007108:	080070a1 	.word	0x080070a1
 800710c:	080071e5 	.word	0x080071e5
 8007110:	6833      	ldr	r3, [r6, #0]
 8007112:	1d1a      	adds	r2, r3, #4
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6032      	str	r2, [r6, #0]
 8007118:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800711c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007120:	2301      	movs	r3, #1
 8007122:	e09c      	b.n	800725e <_printf_i+0x1e6>
 8007124:	6833      	ldr	r3, [r6, #0]
 8007126:	6820      	ldr	r0, [r4, #0]
 8007128:	1d19      	adds	r1, r3, #4
 800712a:	6031      	str	r1, [r6, #0]
 800712c:	0606      	lsls	r6, r0, #24
 800712e:	d501      	bpl.n	8007134 <_printf_i+0xbc>
 8007130:	681d      	ldr	r5, [r3, #0]
 8007132:	e003      	b.n	800713c <_printf_i+0xc4>
 8007134:	0645      	lsls	r5, r0, #25
 8007136:	d5fb      	bpl.n	8007130 <_printf_i+0xb8>
 8007138:	f9b3 5000 	ldrsh.w	r5, [r3]
 800713c:	2d00      	cmp	r5, #0
 800713e:	da03      	bge.n	8007148 <_printf_i+0xd0>
 8007140:	232d      	movs	r3, #45	@ 0x2d
 8007142:	426d      	negs	r5, r5
 8007144:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007148:	4858      	ldr	r0, [pc, #352]	@ (80072ac <_printf_i+0x234>)
 800714a:	230a      	movs	r3, #10
 800714c:	e011      	b.n	8007172 <_printf_i+0xfa>
 800714e:	6821      	ldr	r1, [r4, #0]
 8007150:	6833      	ldr	r3, [r6, #0]
 8007152:	0608      	lsls	r0, r1, #24
 8007154:	f853 5b04 	ldr.w	r5, [r3], #4
 8007158:	d402      	bmi.n	8007160 <_printf_i+0xe8>
 800715a:	0649      	lsls	r1, r1, #25
 800715c:	bf48      	it	mi
 800715e:	b2ad      	uxthmi	r5, r5
 8007160:	2f6f      	cmp	r7, #111	@ 0x6f
 8007162:	4852      	ldr	r0, [pc, #328]	@ (80072ac <_printf_i+0x234>)
 8007164:	6033      	str	r3, [r6, #0]
 8007166:	bf14      	ite	ne
 8007168:	230a      	movne	r3, #10
 800716a:	2308      	moveq	r3, #8
 800716c:	2100      	movs	r1, #0
 800716e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007172:	6866      	ldr	r6, [r4, #4]
 8007174:	60a6      	str	r6, [r4, #8]
 8007176:	2e00      	cmp	r6, #0
 8007178:	db05      	blt.n	8007186 <_printf_i+0x10e>
 800717a:	6821      	ldr	r1, [r4, #0]
 800717c:	432e      	orrs	r6, r5
 800717e:	f021 0104 	bic.w	r1, r1, #4
 8007182:	6021      	str	r1, [r4, #0]
 8007184:	d04b      	beq.n	800721e <_printf_i+0x1a6>
 8007186:	4616      	mov	r6, r2
 8007188:	fbb5 f1f3 	udiv	r1, r5, r3
 800718c:	fb03 5711 	mls	r7, r3, r1, r5
 8007190:	5dc7      	ldrb	r7, [r0, r7]
 8007192:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007196:	462f      	mov	r7, r5
 8007198:	42bb      	cmp	r3, r7
 800719a:	460d      	mov	r5, r1
 800719c:	d9f4      	bls.n	8007188 <_printf_i+0x110>
 800719e:	2b08      	cmp	r3, #8
 80071a0:	d10b      	bne.n	80071ba <_printf_i+0x142>
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	07df      	lsls	r7, r3, #31
 80071a6:	d508      	bpl.n	80071ba <_printf_i+0x142>
 80071a8:	6923      	ldr	r3, [r4, #16]
 80071aa:	6861      	ldr	r1, [r4, #4]
 80071ac:	4299      	cmp	r1, r3
 80071ae:	bfde      	ittt	le
 80071b0:	2330      	movle	r3, #48	@ 0x30
 80071b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071ba:	1b92      	subs	r2, r2, r6
 80071bc:	6122      	str	r2, [r4, #16]
 80071be:	f8cd a000 	str.w	sl, [sp]
 80071c2:	464b      	mov	r3, r9
 80071c4:	aa03      	add	r2, sp, #12
 80071c6:	4621      	mov	r1, r4
 80071c8:	4640      	mov	r0, r8
 80071ca:	f7ff fee7 	bl	8006f9c <_printf_common>
 80071ce:	3001      	adds	r0, #1
 80071d0:	d14a      	bne.n	8007268 <_printf_i+0x1f0>
 80071d2:	f04f 30ff 	mov.w	r0, #4294967295
 80071d6:	b004      	add	sp, #16
 80071d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071dc:	6823      	ldr	r3, [r4, #0]
 80071de:	f043 0320 	orr.w	r3, r3, #32
 80071e2:	6023      	str	r3, [r4, #0]
 80071e4:	4832      	ldr	r0, [pc, #200]	@ (80072b0 <_printf_i+0x238>)
 80071e6:	2778      	movs	r7, #120	@ 0x78
 80071e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	6831      	ldr	r1, [r6, #0]
 80071f0:	061f      	lsls	r7, r3, #24
 80071f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80071f6:	d402      	bmi.n	80071fe <_printf_i+0x186>
 80071f8:	065f      	lsls	r7, r3, #25
 80071fa:	bf48      	it	mi
 80071fc:	b2ad      	uxthmi	r5, r5
 80071fe:	6031      	str	r1, [r6, #0]
 8007200:	07d9      	lsls	r1, r3, #31
 8007202:	bf44      	itt	mi
 8007204:	f043 0320 	orrmi.w	r3, r3, #32
 8007208:	6023      	strmi	r3, [r4, #0]
 800720a:	b11d      	cbz	r5, 8007214 <_printf_i+0x19c>
 800720c:	2310      	movs	r3, #16
 800720e:	e7ad      	b.n	800716c <_printf_i+0xf4>
 8007210:	4826      	ldr	r0, [pc, #152]	@ (80072ac <_printf_i+0x234>)
 8007212:	e7e9      	b.n	80071e8 <_printf_i+0x170>
 8007214:	6823      	ldr	r3, [r4, #0]
 8007216:	f023 0320 	bic.w	r3, r3, #32
 800721a:	6023      	str	r3, [r4, #0]
 800721c:	e7f6      	b.n	800720c <_printf_i+0x194>
 800721e:	4616      	mov	r6, r2
 8007220:	e7bd      	b.n	800719e <_printf_i+0x126>
 8007222:	6833      	ldr	r3, [r6, #0]
 8007224:	6825      	ldr	r5, [r4, #0]
 8007226:	6961      	ldr	r1, [r4, #20]
 8007228:	1d18      	adds	r0, r3, #4
 800722a:	6030      	str	r0, [r6, #0]
 800722c:	062e      	lsls	r6, r5, #24
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	d501      	bpl.n	8007236 <_printf_i+0x1be>
 8007232:	6019      	str	r1, [r3, #0]
 8007234:	e002      	b.n	800723c <_printf_i+0x1c4>
 8007236:	0668      	lsls	r0, r5, #25
 8007238:	d5fb      	bpl.n	8007232 <_printf_i+0x1ba>
 800723a:	8019      	strh	r1, [r3, #0]
 800723c:	2300      	movs	r3, #0
 800723e:	6123      	str	r3, [r4, #16]
 8007240:	4616      	mov	r6, r2
 8007242:	e7bc      	b.n	80071be <_printf_i+0x146>
 8007244:	6833      	ldr	r3, [r6, #0]
 8007246:	1d1a      	adds	r2, r3, #4
 8007248:	6032      	str	r2, [r6, #0]
 800724a:	681e      	ldr	r6, [r3, #0]
 800724c:	6862      	ldr	r2, [r4, #4]
 800724e:	2100      	movs	r1, #0
 8007250:	4630      	mov	r0, r6
 8007252:	f7f8 ffc5 	bl	80001e0 <memchr>
 8007256:	b108      	cbz	r0, 800725c <_printf_i+0x1e4>
 8007258:	1b80      	subs	r0, r0, r6
 800725a:	6060      	str	r0, [r4, #4]
 800725c:	6863      	ldr	r3, [r4, #4]
 800725e:	6123      	str	r3, [r4, #16]
 8007260:	2300      	movs	r3, #0
 8007262:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007266:	e7aa      	b.n	80071be <_printf_i+0x146>
 8007268:	6923      	ldr	r3, [r4, #16]
 800726a:	4632      	mov	r2, r6
 800726c:	4649      	mov	r1, r9
 800726e:	4640      	mov	r0, r8
 8007270:	47d0      	blx	sl
 8007272:	3001      	adds	r0, #1
 8007274:	d0ad      	beq.n	80071d2 <_printf_i+0x15a>
 8007276:	6823      	ldr	r3, [r4, #0]
 8007278:	079b      	lsls	r3, r3, #30
 800727a:	d413      	bmi.n	80072a4 <_printf_i+0x22c>
 800727c:	68e0      	ldr	r0, [r4, #12]
 800727e:	9b03      	ldr	r3, [sp, #12]
 8007280:	4298      	cmp	r0, r3
 8007282:	bfb8      	it	lt
 8007284:	4618      	movlt	r0, r3
 8007286:	e7a6      	b.n	80071d6 <_printf_i+0x15e>
 8007288:	2301      	movs	r3, #1
 800728a:	4632      	mov	r2, r6
 800728c:	4649      	mov	r1, r9
 800728e:	4640      	mov	r0, r8
 8007290:	47d0      	blx	sl
 8007292:	3001      	adds	r0, #1
 8007294:	d09d      	beq.n	80071d2 <_printf_i+0x15a>
 8007296:	3501      	adds	r5, #1
 8007298:	68e3      	ldr	r3, [r4, #12]
 800729a:	9903      	ldr	r1, [sp, #12]
 800729c:	1a5b      	subs	r3, r3, r1
 800729e:	42ab      	cmp	r3, r5
 80072a0:	dcf2      	bgt.n	8007288 <_printf_i+0x210>
 80072a2:	e7eb      	b.n	800727c <_printf_i+0x204>
 80072a4:	2500      	movs	r5, #0
 80072a6:	f104 0619 	add.w	r6, r4, #25
 80072aa:	e7f5      	b.n	8007298 <_printf_i+0x220>
 80072ac:	08009cec 	.word	0x08009cec
 80072b0:	08009cfd 	.word	0x08009cfd

080072b4 <std>:
 80072b4:	2300      	movs	r3, #0
 80072b6:	b510      	push	{r4, lr}
 80072b8:	4604      	mov	r4, r0
 80072ba:	e9c0 3300 	strd	r3, r3, [r0]
 80072be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072c2:	6083      	str	r3, [r0, #8]
 80072c4:	8181      	strh	r1, [r0, #12]
 80072c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80072c8:	81c2      	strh	r2, [r0, #14]
 80072ca:	6183      	str	r3, [r0, #24]
 80072cc:	4619      	mov	r1, r3
 80072ce:	2208      	movs	r2, #8
 80072d0:	305c      	adds	r0, #92	@ 0x5c
 80072d2:	f000 f906 	bl	80074e2 <memset>
 80072d6:	4b0d      	ldr	r3, [pc, #52]	@ (800730c <std+0x58>)
 80072d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80072da:	4b0d      	ldr	r3, [pc, #52]	@ (8007310 <std+0x5c>)
 80072dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072de:	4b0d      	ldr	r3, [pc, #52]	@ (8007314 <std+0x60>)
 80072e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007318 <std+0x64>)
 80072e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80072e6:	4b0d      	ldr	r3, [pc, #52]	@ (800731c <std+0x68>)
 80072e8:	6224      	str	r4, [r4, #32]
 80072ea:	429c      	cmp	r4, r3
 80072ec:	d006      	beq.n	80072fc <std+0x48>
 80072ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80072f2:	4294      	cmp	r4, r2
 80072f4:	d002      	beq.n	80072fc <std+0x48>
 80072f6:	33d0      	adds	r3, #208	@ 0xd0
 80072f8:	429c      	cmp	r4, r3
 80072fa:	d105      	bne.n	8007308 <std+0x54>
 80072fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007304:	f000 b99e 	b.w	8007644 <__retarget_lock_init_recursive>
 8007308:	bd10      	pop	{r4, pc}
 800730a:	bf00      	nop
 800730c:	0800745d 	.word	0x0800745d
 8007310:	0800747f 	.word	0x0800747f
 8007314:	080074b7 	.word	0x080074b7
 8007318:	080074db 	.word	0x080074db
 800731c:	200003bc 	.word	0x200003bc

08007320 <stdio_exit_handler>:
 8007320:	4a02      	ldr	r2, [pc, #8]	@ (800732c <stdio_exit_handler+0xc>)
 8007322:	4903      	ldr	r1, [pc, #12]	@ (8007330 <stdio_exit_handler+0x10>)
 8007324:	4803      	ldr	r0, [pc, #12]	@ (8007334 <stdio_exit_handler+0x14>)
 8007326:	f000 b869 	b.w	80073fc <_fwalk_sglue>
 800732a:	bf00      	nop
 800732c:	20000028 	.word	0x20000028
 8007330:	080098b9 	.word	0x080098b9
 8007334:	200001a4 	.word	0x200001a4

08007338 <cleanup_stdio>:
 8007338:	6841      	ldr	r1, [r0, #4]
 800733a:	4b0c      	ldr	r3, [pc, #48]	@ (800736c <cleanup_stdio+0x34>)
 800733c:	4299      	cmp	r1, r3
 800733e:	b510      	push	{r4, lr}
 8007340:	4604      	mov	r4, r0
 8007342:	d001      	beq.n	8007348 <cleanup_stdio+0x10>
 8007344:	f002 fab8 	bl	80098b8 <_fflush_r>
 8007348:	68a1      	ldr	r1, [r4, #8]
 800734a:	4b09      	ldr	r3, [pc, #36]	@ (8007370 <cleanup_stdio+0x38>)
 800734c:	4299      	cmp	r1, r3
 800734e:	d002      	beq.n	8007356 <cleanup_stdio+0x1e>
 8007350:	4620      	mov	r0, r4
 8007352:	f002 fab1 	bl	80098b8 <_fflush_r>
 8007356:	68e1      	ldr	r1, [r4, #12]
 8007358:	4b06      	ldr	r3, [pc, #24]	@ (8007374 <cleanup_stdio+0x3c>)
 800735a:	4299      	cmp	r1, r3
 800735c:	d004      	beq.n	8007368 <cleanup_stdio+0x30>
 800735e:	4620      	mov	r0, r4
 8007360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007364:	f002 baa8 	b.w	80098b8 <_fflush_r>
 8007368:	bd10      	pop	{r4, pc}
 800736a:	bf00      	nop
 800736c:	200003bc 	.word	0x200003bc
 8007370:	20000424 	.word	0x20000424
 8007374:	2000048c 	.word	0x2000048c

08007378 <global_stdio_init.part.0>:
 8007378:	b510      	push	{r4, lr}
 800737a:	4b0b      	ldr	r3, [pc, #44]	@ (80073a8 <global_stdio_init.part.0+0x30>)
 800737c:	4c0b      	ldr	r4, [pc, #44]	@ (80073ac <global_stdio_init.part.0+0x34>)
 800737e:	4a0c      	ldr	r2, [pc, #48]	@ (80073b0 <global_stdio_init.part.0+0x38>)
 8007380:	601a      	str	r2, [r3, #0]
 8007382:	4620      	mov	r0, r4
 8007384:	2200      	movs	r2, #0
 8007386:	2104      	movs	r1, #4
 8007388:	f7ff ff94 	bl	80072b4 <std>
 800738c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007390:	2201      	movs	r2, #1
 8007392:	2109      	movs	r1, #9
 8007394:	f7ff ff8e 	bl	80072b4 <std>
 8007398:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800739c:	2202      	movs	r2, #2
 800739e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073a2:	2112      	movs	r1, #18
 80073a4:	f7ff bf86 	b.w	80072b4 <std>
 80073a8:	200004f4 	.word	0x200004f4
 80073ac:	200003bc 	.word	0x200003bc
 80073b0:	08007321 	.word	0x08007321

080073b4 <__sfp_lock_acquire>:
 80073b4:	4801      	ldr	r0, [pc, #4]	@ (80073bc <__sfp_lock_acquire+0x8>)
 80073b6:	f000 b946 	b.w	8007646 <__retarget_lock_acquire_recursive>
 80073ba:	bf00      	nop
 80073bc:	200004fd 	.word	0x200004fd

080073c0 <__sfp_lock_release>:
 80073c0:	4801      	ldr	r0, [pc, #4]	@ (80073c8 <__sfp_lock_release+0x8>)
 80073c2:	f000 b941 	b.w	8007648 <__retarget_lock_release_recursive>
 80073c6:	bf00      	nop
 80073c8:	200004fd 	.word	0x200004fd

080073cc <__sinit>:
 80073cc:	b510      	push	{r4, lr}
 80073ce:	4604      	mov	r4, r0
 80073d0:	f7ff fff0 	bl	80073b4 <__sfp_lock_acquire>
 80073d4:	6a23      	ldr	r3, [r4, #32]
 80073d6:	b11b      	cbz	r3, 80073e0 <__sinit+0x14>
 80073d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073dc:	f7ff bff0 	b.w	80073c0 <__sfp_lock_release>
 80073e0:	4b04      	ldr	r3, [pc, #16]	@ (80073f4 <__sinit+0x28>)
 80073e2:	6223      	str	r3, [r4, #32]
 80073e4:	4b04      	ldr	r3, [pc, #16]	@ (80073f8 <__sinit+0x2c>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d1f5      	bne.n	80073d8 <__sinit+0xc>
 80073ec:	f7ff ffc4 	bl	8007378 <global_stdio_init.part.0>
 80073f0:	e7f2      	b.n	80073d8 <__sinit+0xc>
 80073f2:	bf00      	nop
 80073f4:	08007339 	.word	0x08007339
 80073f8:	200004f4 	.word	0x200004f4

080073fc <_fwalk_sglue>:
 80073fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007400:	4607      	mov	r7, r0
 8007402:	4688      	mov	r8, r1
 8007404:	4614      	mov	r4, r2
 8007406:	2600      	movs	r6, #0
 8007408:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800740c:	f1b9 0901 	subs.w	r9, r9, #1
 8007410:	d505      	bpl.n	800741e <_fwalk_sglue+0x22>
 8007412:	6824      	ldr	r4, [r4, #0]
 8007414:	2c00      	cmp	r4, #0
 8007416:	d1f7      	bne.n	8007408 <_fwalk_sglue+0xc>
 8007418:	4630      	mov	r0, r6
 800741a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800741e:	89ab      	ldrh	r3, [r5, #12]
 8007420:	2b01      	cmp	r3, #1
 8007422:	d907      	bls.n	8007434 <_fwalk_sglue+0x38>
 8007424:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007428:	3301      	adds	r3, #1
 800742a:	d003      	beq.n	8007434 <_fwalk_sglue+0x38>
 800742c:	4629      	mov	r1, r5
 800742e:	4638      	mov	r0, r7
 8007430:	47c0      	blx	r8
 8007432:	4306      	orrs	r6, r0
 8007434:	3568      	adds	r5, #104	@ 0x68
 8007436:	e7e9      	b.n	800740c <_fwalk_sglue+0x10>

08007438 <iprintf>:
 8007438:	b40f      	push	{r0, r1, r2, r3}
 800743a:	b507      	push	{r0, r1, r2, lr}
 800743c:	4906      	ldr	r1, [pc, #24]	@ (8007458 <iprintf+0x20>)
 800743e:	ab04      	add	r3, sp, #16
 8007440:	6808      	ldr	r0, [r1, #0]
 8007442:	f853 2b04 	ldr.w	r2, [r3], #4
 8007446:	6881      	ldr	r1, [r0, #8]
 8007448:	9301      	str	r3, [sp, #4]
 800744a:	f002 f899 	bl	8009580 <_vfiprintf_r>
 800744e:	b003      	add	sp, #12
 8007450:	f85d eb04 	ldr.w	lr, [sp], #4
 8007454:	b004      	add	sp, #16
 8007456:	4770      	bx	lr
 8007458:	200001a0 	.word	0x200001a0

0800745c <__sread>:
 800745c:	b510      	push	{r4, lr}
 800745e:	460c      	mov	r4, r1
 8007460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007464:	f000 f8a0 	bl	80075a8 <_read_r>
 8007468:	2800      	cmp	r0, #0
 800746a:	bfab      	itete	ge
 800746c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800746e:	89a3      	ldrhlt	r3, [r4, #12]
 8007470:	181b      	addge	r3, r3, r0
 8007472:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007476:	bfac      	ite	ge
 8007478:	6563      	strge	r3, [r4, #84]	@ 0x54
 800747a:	81a3      	strhlt	r3, [r4, #12]
 800747c:	bd10      	pop	{r4, pc}

0800747e <__swrite>:
 800747e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007482:	461f      	mov	r7, r3
 8007484:	898b      	ldrh	r3, [r1, #12]
 8007486:	05db      	lsls	r3, r3, #23
 8007488:	4605      	mov	r5, r0
 800748a:	460c      	mov	r4, r1
 800748c:	4616      	mov	r6, r2
 800748e:	d505      	bpl.n	800749c <__swrite+0x1e>
 8007490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007494:	2302      	movs	r3, #2
 8007496:	2200      	movs	r2, #0
 8007498:	f000 f874 	bl	8007584 <_lseek_r>
 800749c:	89a3      	ldrh	r3, [r4, #12]
 800749e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80074a6:	81a3      	strh	r3, [r4, #12]
 80074a8:	4632      	mov	r2, r6
 80074aa:	463b      	mov	r3, r7
 80074ac:	4628      	mov	r0, r5
 80074ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074b2:	f000 b88b 	b.w	80075cc <_write_r>

080074b6 <__sseek>:
 80074b6:	b510      	push	{r4, lr}
 80074b8:	460c      	mov	r4, r1
 80074ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074be:	f000 f861 	bl	8007584 <_lseek_r>
 80074c2:	1c43      	adds	r3, r0, #1
 80074c4:	89a3      	ldrh	r3, [r4, #12]
 80074c6:	bf15      	itete	ne
 80074c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80074ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80074ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80074d2:	81a3      	strheq	r3, [r4, #12]
 80074d4:	bf18      	it	ne
 80074d6:	81a3      	strhne	r3, [r4, #12]
 80074d8:	bd10      	pop	{r4, pc}

080074da <__sclose>:
 80074da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074de:	f000 b841 	b.w	8007564 <_close_r>

080074e2 <memset>:
 80074e2:	4402      	add	r2, r0
 80074e4:	4603      	mov	r3, r0
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d100      	bne.n	80074ec <memset+0xa>
 80074ea:	4770      	bx	lr
 80074ec:	f803 1b01 	strb.w	r1, [r3], #1
 80074f0:	e7f9      	b.n	80074e6 <memset+0x4>

080074f2 <strchr>:
 80074f2:	b2c9      	uxtb	r1, r1
 80074f4:	4603      	mov	r3, r0
 80074f6:	4618      	mov	r0, r3
 80074f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074fc:	b112      	cbz	r2, 8007504 <strchr+0x12>
 80074fe:	428a      	cmp	r2, r1
 8007500:	d1f9      	bne.n	80074f6 <strchr+0x4>
 8007502:	4770      	bx	lr
 8007504:	2900      	cmp	r1, #0
 8007506:	bf18      	it	ne
 8007508:	2000      	movne	r0, #0
 800750a:	4770      	bx	lr

0800750c <strncmp>:
 800750c:	b510      	push	{r4, lr}
 800750e:	b16a      	cbz	r2, 800752c <strncmp+0x20>
 8007510:	3901      	subs	r1, #1
 8007512:	1884      	adds	r4, r0, r2
 8007514:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007518:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800751c:	429a      	cmp	r2, r3
 800751e:	d103      	bne.n	8007528 <strncmp+0x1c>
 8007520:	42a0      	cmp	r0, r4
 8007522:	d001      	beq.n	8007528 <strncmp+0x1c>
 8007524:	2a00      	cmp	r2, #0
 8007526:	d1f5      	bne.n	8007514 <strncmp+0x8>
 8007528:	1ad0      	subs	r0, r2, r3
 800752a:	bd10      	pop	{r4, pc}
 800752c:	4610      	mov	r0, r2
 800752e:	e7fc      	b.n	800752a <strncmp+0x1e>

08007530 <strstr>:
 8007530:	780a      	ldrb	r2, [r1, #0]
 8007532:	b570      	push	{r4, r5, r6, lr}
 8007534:	b96a      	cbnz	r2, 8007552 <strstr+0x22>
 8007536:	bd70      	pop	{r4, r5, r6, pc}
 8007538:	429a      	cmp	r2, r3
 800753a:	d109      	bne.n	8007550 <strstr+0x20>
 800753c:	460c      	mov	r4, r1
 800753e:	4605      	mov	r5, r0
 8007540:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007544:	2b00      	cmp	r3, #0
 8007546:	d0f6      	beq.n	8007536 <strstr+0x6>
 8007548:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800754c:	429e      	cmp	r6, r3
 800754e:	d0f7      	beq.n	8007540 <strstr+0x10>
 8007550:	3001      	adds	r0, #1
 8007552:	7803      	ldrb	r3, [r0, #0]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1ef      	bne.n	8007538 <strstr+0x8>
 8007558:	4618      	mov	r0, r3
 800755a:	e7ec      	b.n	8007536 <strstr+0x6>

0800755c <_localeconv_r>:
 800755c:	4800      	ldr	r0, [pc, #0]	@ (8007560 <_localeconv_r+0x4>)
 800755e:	4770      	bx	lr
 8007560:	20000124 	.word	0x20000124

08007564 <_close_r>:
 8007564:	b538      	push	{r3, r4, r5, lr}
 8007566:	4d06      	ldr	r5, [pc, #24]	@ (8007580 <_close_r+0x1c>)
 8007568:	2300      	movs	r3, #0
 800756a:	4604      	mov	r4, r0
 800756c:	4608      	mov	r0, r1
 800756e:	602b      	str	r3, [r5, #0]
 8007570:	f7fb fa0c 	bl	800298c <_close>
 8007574:	1c43      	adds	r3, r0, #1
 8007576:	d102      	bne.n	800757e <_close_r+0x1a>
 8007578:	682b      	ldr	r3, [r5, #0]
 800757a:	b103      	cbz	r3, 800757e <_close_r+0x1a>
 800757c:	6023      	str	r3, [r4, #0]
 800757e:	bd38      	pop	{r3, r4, r5, pc}
 8007580:	200004f8 	.word	0x200004f8

08007584 <_lseek_r>:
 8007584:	b538      	push	{r3, r4, r5, lr}
 8007586:	4d07      	ldr	r5, [pc, #28]	@ (80075a4 <_lseek_r+0x20>)
 8007588:	4604      	mov	r4, r0
 800758a:	4608      	mov	r0, r1
 800758c:	4611      	mov	r1, r2
 800758e:	2200      	movs	r2, #0
 8007590:	602a      	str	r2, [r5, #0]
 8007592:	461a      	mov	r2, r3
 8007594:	f7fb fa21 	bl	80029da <_lseek>
 8007598:	1c43      	adds	r3, r0, #1
 800759a:	d102      	bne.n	80075a2 <_lseek_r+0x1e>
 800759c:	682b      	ldr	r3, [r5, #0]
 800759e:	b103      	cbz	r3, 80075a2 <_lseek_r+0x1e>
 80075a0:	6023      	str	r3, [r4, #0]
 80075a2:	bd38      	pop	{r3, r4, r5, pc}
 80075a4:	200004f8 	.word	0x200004f8

080075a8 <_read_r>:
 80075a8:	b538      	push	{r3, r4, r5, lr}
 80075aa:	4d07      	ldr	r5, [pc, #28]	@ (80075c8 <_read_r+0x20>)
 80075ac:	4604      	mov	r4, r0
 80075ae:	4608      	mov	r0, r1
 80075b0:	4611      	mov	r1, r2
 80075b2:	2200      	movs	r2, #0
 80075b4:	602a      	str	r2, [r5, #0]
 80075b6:	461a      	mov	r2, r3
 80075b8:	f7fb f9cb 	bl	8002952 <_read>
 80075bc:	1c43      	adds	r3, r0, #1
 80075be:	d102      	bne.n	80075c6 <_read_r+0x1e>
 80075c0:	682b      	ldr	r3, [r5, #0]
 80075c2:	b103      	cbz	r3, 80075c6 <_read_r+0x1e>
 80075c4:	6023      	str	r3, [r4, #0]
 80075c6:	bd38      	pop	{r3, r4, r5, pc}
 80075c8:	200004f8 	.word	0x200004f8

080075cc <_write_r>:
 80075cc:	b538      	push	{r3, r4, r5, lr}
 80075ce:	4d07      	ldr	r5, [pc, #28]	@ (80075ec <_write_r+0x20>)
 80075d0:	4604      	mov	r4, r0
 80075d2:	4608      	mov	r0, r1
 80075d4:	4611      	mov	r1, r2
 80075d6:	2200      	movs	r2, #0
 80075d8:	602a      	str	r2, [r5, #0]
 80075da:	461a      	mov	r2, r3
 80075dc:	f7fa fc18 	bl	8001e10 <_write>
 80075e0:	1c43      	adds	r3, r0, #1
 80075e2:	d102      	bne.n	80075ea <_write_r+0x1e>
 80075e4:	682b      	ldr	r3, [r5, #0]
 80075e6:	b103      	cbz	r3, 80075ea <_write_r+0x1e>
 80075e8:	6023      	str	r3, [r4, #0]
 80075ea:	bd38      	pop	{r3, r4, r5, pc}
 80075ec:	200004f8 	.word	0x200004f8

080075f0 <__errno>:
 80075f0:	4b01      	ldr	r3, [pc, #4]	@ (80075f8 <__errno+0x8>)
 80075f2:	6818      	ldr	r0, [r3, #0]
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	200001a0 	.word	0x200001a0

080075fc <__libc_init_array>:
 80075fc:	b570      	push	{r4, r5, r6, lr}
 80075fe:	4d0d      	ldr	r5, [pc, #52]	@ (8007634 <__libc_init_array+0x38>)
 8007600:	4c0d      	ldr	r4, [pc, #52]	@ (8007638 <__libc_init_array+0x3c>)
 8007602:	1b64      	subs	r4, r4, r5
 8007604:	10a4      	asrs	r4, r4, #2
 8007606:	2600      	movs	r6, #0
 8007608:	42a6      	cmp	r6, r4
 800760a:	d109      	bne.n	8007620 <__libc_init_array+0x24>
 800760c:	4d0b      	ldr	r5, [pc, #44]	@ (800763c <__libc_init_array+0x40>)
 800760e:	4c0c      	ldr	r4, [pc, #48]	@ (8007640 <__libc_init_array+0x44>)
 8007610:	f002 fb32 	bl	8009c78 <_init>
 8007614:	1b64      	subs	r4, r4, r5
 8007616:	10a4      	asrs	r4, r4, #2
 8007618:	2600      	movs	r6, #0
 800761a:	42a6      	cmp	r6, r4
 800761c:	d105      	bne.n	800762a <__libc_init_array+0x2e>
 800761e:	bd70      	pop	{r4, r5, r6, pc}
 8007620:	f855 3b04 	ldr.w	r3, [r5], #4
 8007624:	4798      	blx	r3
 8007626:	3601      	adds	r6, #1
 8007628:	e7ee      	b.n	8007608 <__libc_init_array+0xc>
 800762a:	f855 3b04 	ldr.w	r3, [r5], #4
 800762e:	4798      	blx	r3
 8007630:	3601      	adds	r6, #1
 8007632:	e7f2      	b.n	800761a <__libc_init_array+0x1e>
 8007634:	0800a108 	.word	0x0800a108
 8007638:	0800a108 	.word	0x0800a108
 800763c:	0800a108 	.word	0x0800a108
 8007640:	0800a10c 	.word	0x0800a10c

08007644 <__retarget_lock_init_recursive>:
 8007644:	4770      	bx	lr

08007646 <__retarget_lock_acquire_recursive>:
 8007646:	4770      	bx	lr

08007648 <__retarget_lock_release_recursive>:
 8007648:	4770      	bx	lr

0800764a <memcpy>:
 800764a:	440a      	add	r2, r1
 800764c:	4291      	cmp	r1, r2
 800764e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007652:	d100      	bne.n	8007656 <memcpy+0xc>
 8007654:	4770      	bx	lr
 8007656:	b510      	push	{r4, lr}
 8007658:	f811 4b01 	ldrb.w	r4, [r1], #1
 800765c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007660:	4291      	cmp	r1, r2
 8007662:	d1f9      	bne.n	8007658 <memcpy+0xe>
 8007664:	bd10      	pop	{r4, pc}
	...

08007668 <nan>:
 8007668:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007670 <nan+0x8>
 800766c:	4770      	bx	lr
 800766e:	bf00      	nop
 8007670:	00000000 	.word	0x00000000
 8007674:	7ff80000 	.word	0x7ff80000

08007678 <quorem>:
 8007678:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800767c:	6903      	ldr	r3, [r0, #16]
 800767e:	690c      	ldr	r4, [r1, #16]
 8007680:	42a3      	cmp	r3, r4
 8007682:	4607      	mov	r7, r0
 8007684:	db7e      	blt.n	8007784 <quorem+0x10c>
 8007686:	3c01      	subs	r4, #1
 8007688:	f101 0814 	add.w	r8, r1, #20
 800768c:	00a3      	lsls	r3, r4, #2
 800768e:	f100 0514 	add.w	r5, r0, #20
 8007692:	9300      	str	r3, [sp, #0]
 8007694:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007698:	9301      	str	r3, [sp, #4]
 800769a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800769e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076a2:	3301      	adds	r3, #1
 80076a4:	429a      	cmp	r2, r3
 80076a6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80076aa:	fbb2 f6f3 	udiv	r6, r2, r3
 80076ae:	d32e      	bcc.n	800770e <quorem+0x96>
 80076b0:	f04f 0a00 	mov.w	sl, #0
 80076b4:	46c4      	mov	ip, r8
 80076b6:	46ae      	mov	lr, r5
 80076b8:	46d3      	mov	fp, sl
 80076ba:	f85c 3b04 	ldr.w	r3, [ip], #4
 80076be:	b298      	uxth	r0, r3
 80076c0:	fb06 a000 	mla	r0, r6, r0, sl
 80076c4:	0c02      	lsrs	r2, r0, #16
 80076c6:	0c1b      	lsrs	r3, r3, #16
 80076c8:	fb06 2303 	mla	r3, r6, r3, r2
 80076cc:	f8de 2000 	ldr.w	r2, [lr]
 80076d0:	b280      	uxth	r0, r0
 80076d2:	b292      	uxth	r2, r2
 80076d4:	1a12      	subs	r2, r2, r0
 80076d6:	445a      	add	r2, fp
 80076d8:	f8de 0000 	ldr.w	r0, [lr]
 80076dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80076e6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80076ea:	b292      	uxth	r2, r2
 80076ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80076f0:	45e1      	cmp	r9, ip
 80076f2:	f84e 2b04 	str.w	r2, [lr], #4
 80076f6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80076fa:	d2de      	bcs.n	80076ba <quorem+0x42>
 80076fc:	9b00      	ldr	r3, [sp, #0]
 80076fe:	58eb      	ldr	r3, [r5, r3]
 8007700:	b92b      	cbnz	r3, 800770e <quorem+0x96>
 8007702:	9b01      	ldr	r3, [sp, #4]
 8007704:	3b04      	subs	r3, #4
 8007706:	429d      	cmp	r5, r3
 8007708:	461a      	mov	r2, r3
 800770a:	d32f      	bcc.n	800776c <quorem+0xf4>
 800770c:	613c      	str	r4, [r7, #16]
 800770e:	4638      	mov	r0, r7
 8007710:	f001 fd12 	bl	8009138 <__mcmp>
 8007714:	2800      	cmp	r0, #0
 8007716:	db25      	blt.n	8007764 <quorem+0xec>
 8007718:	4629      	mov	r1, r5
 800771a:	2000      	movs	r0, #0
 800771c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007720:	f8d1 c000 	ldr.w	ip, [r1]
 8007724:	fa1f fe82 	uxth.w	lr, r2
 8007728:	fa1f f38c 	uxth.w	r3, ip
 800772c:	eba3 030e 	sub.w	r3, r3, lr
 8007730:	4403      	add	r3, r0
 8007732:	0c12      	lsrs	r2, r2, #16
 8007734:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007738:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800773c:	b29b      	uxth	r3, r3
 800773e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007742:	45c1      	cmp	r9, r8
 8007744:	f841 3b04 	str.w	r3, [r1], #4
 8007748:	ea4f 4022 	mov.w	r0, r2, asr #16
 800774c:	d2e6      	bcs.n	800771c <quorem+0xa4>
 800774e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007752:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007756:	b922      	cbnz	r2, 8007762 <quorem+0xea>
 8007758:	3b04      	subs	r3, #4
 800775a:	429d      	cmp	r5, r3
 800775c:	461a      	mov	r2, r3
 800775e:	d30b      	bcc.n	8007778 <quorem+0x100>
 8007760:	613c      	str	r4, [r7, #16]
 8007762:	3601      	adds	r6, #1
 8007764:	4630      	mov	r0, r6
 8007766:	b003      	add	sp, #12
 8007768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800776c:	6812      	ldr	r2, [r2, #0]
 800776e:	3b04      	subs	r3, #4
 8007770:	2a00      	cmp	r2, #0
 8007772:	d1cb      	bne.n	800770c <quorem+0x94>
 8007774:	3c01      	subs	r4, #1
 8007776:	e7c6      	b.n	8007706 <quorem+0x8e>
 8007778:	6812      	ldr	r2, [r2, #0]
 800777a:	3b04      	subs	r3, #4
 800777c:	2a00      	cmp	r2, #0
 800777e:	d1ef      	bne.n	8007760 <quorem+0xe8>
 8007780:	3c01      	subs	r4, #1
 8007782:	e7ea      	b.n	800775a <quorem+0xe2>
 8007784:	2000      	movs	r0, #0
 8007786:	e7ee      	b.n	8007766 <quorem+0xee>

08007788 <_dtoa_r>:
 8007788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778c:	69c7      	ldr	r7, [r0, #28]
 800778e:	b097      	sub	sp, #92	@ 0x5c
 8007790:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007794:	ec55 4b10 	vmov	r4, r5, d0
 8007798:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800779a:	9107      	str	r1, [sp, #28]
 800779c:	4681      	mov	r9, r0
 800779e:	920c      	str	r2, [sp, #48]	@ 0x30
 80077a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80077a2:	b97f      	cbnz	r7, 80077c4 <_dtoa_r+0x3c>
 80077a4:	2010      	movs	r0, #16
 80077a6:	f001 f943 	bl	8008a30 <malloc>
 80077aa:	4602      	mov	r2, r0
 80077ac:	f8c9 001c 	str.w	r0, [r9, #28]
 80077b0:	b920      	cbnz	r0, 80077bc <_dtoa_r+0x34>
 80077b2:	4ba9      	ldr	r3, [pc, #676]	@ (8007a58 <_dtoa_r+0x2d0>)
 80077b4:	21ef      	movs	r1, #239	@ 0xef
 80077b6:	48a9      	ldr	r0, [pc, #676]	@ (8007a5c <_dtoa_r+0x2d4>)
 80077b8:	f002 f94a 	bl	8009a50 <__assert_func>
 80077bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80077c0:	6007      	str	r7, [r0, #0]
 80077c2:	60c7      	str	r7, [r0, #12]
 80077c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80077c8:	6819      	ldr	r1, [r3, #0]
 80077ca:	b159      	cbz	r1, 80077e4 <_dtoa_r+0x5c>
 80077cc:	685a      	ldr	r2, [r3, #4]
 80077ce:	604a      	str	r2, [r1, #4]
 80077d0:	2301      	movs	r3, #1
 80077d2:	4093      	lsls	r3, r2
 80077d4:	608b      	str	r3, [r1, #8]
 80077d6:	4648      	mov	r0, r9
 80077d8:	f001 fa32 	bl	8008c40 <_Bfree>
 80077dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80077e0:	2200      	movs	r2, #0
 80077e2:	601a      	str	r2, [r3, #0]
 80077e4:	1e2b      	subs	r3, r5, #0
 80077e6:	bfb9      	ittee	lt
 80077e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80077ec:	9305      	strlt	r3, [sp, #20]
 80077ee:	2300      	movge	r3, #0
 80077f0:	6033      	strge	r3, [r6, #0]
 80077f2:	9f05      	ldr	r7, [sp, #20]
 80077f4:	4b9a      	ldr	r3, [pc, #616]	@ (8007a60 <_dtoa_r+0x2d8>)
 80077f6:	bfbc      	itt	lt
 80077f8:	2201      	movlt	r2, #1
 80077fa:	6032      	strlt	r2, [r6, #0]
 80077fc:	43bb      	bics	r3, r7
 80077fe:	d112      	bne.n	8007826 <_dtoa_r+0x9e>
 8007800:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007802:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007806:	6013      	str	r3, [r2, #0]
 8007808:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800780c:	4323      	orrs	r3, r4
 800780e:	f000 855a 	beq.w	80082c6 <_dtoa_r+0xb3e>
 8007812:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007814:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007a74 <_dtoa_r+0x2ec>
 8007818:	2b00      	cmp	r3, #0
 800781a:	f000 855c 	beq.w	80082d6 <_dtoa_r+0xb4e>
 800781e:	f10a 0303 	add.w	r3, sl, #3
 8007822:	f000 bd56 	b.w	80082d2 <_dtoa_r+0xb4a>
 8007826:	ed9d 7b04 	vldr	d7, [sp, #16]
 800782a:	2200      	movs	r2, #0
 800782c:	ec51 0b17 	vmov	r0, r1, d7
 8007830:	2300      	movs	r3, #0
 8007832:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007836:	f7f9 f94f 	bl	8000ad8 <__aeabi_dcmpeq>
 800783a:	4680      	mov	r8, r0
 800783c:	b158      	cbz	r0, 8007856 <_dtoa_r+0xce>
 800783e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007840:	2301      	movs	r3, #1
 8007842:	6013      	str	r3, [r2, #0]
 8007844:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007846:	b113      	cbz	r3, 800784e <_dtoa_r+0xc6>
 8007848:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800784a:	4b86      	ldr	r3, [pc, #536]	@ (8007a64 <_dtoa_r+0x2dc>)
 800784c:	6013      	str	r3, [r2, #0]
 800784e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007a78 <_dtoa_r+0x2f0>
 8007852:	f000 bd40 	b.w	80082d6 <_dtoa_r+0xb4e>
 8007856:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800785a:	aa14      	add	r2, sp, #80	@ 0x50
 800785c:	a915      	add	r1, sp, #84	@ 0x54
 800785e:	4648      	mov	r0, r9
 8007860:	f001 fd8a 	bl	8009378 <__d2b>
 8007864:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007868:	9002      	str	r0, [sp, #8]
 800786a:	2e00      	cmp	r6, #0
 800786c:	d078      	beq.n	8007960 <_dtoa_r+0x1d8>
 800786e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007870:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007878:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800787c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007880:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007884:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007888:	4619      	mov	r1, r3
 800788a:	2200      	movs	r2, #0
 800788c:	4b76      	ldr	r3, [pc, #472]	@ (8007a68 <_dtoa_r+0x2e0>)
 800788e:	f7f8 fd03 	bl	8000298 <__aeabi_dsub>
 8007892:	a36b      	add	r3, pc, #428	@ (adr r3, 8007a40 <_dtoa_r+0x2b8>)
 8007894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007898:	f7f8 feb6 	bl	8000608 <__aeabi_dmul>
 800789c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007a48 <_dtoa_r+0x2c0>)
 800789e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a2:	f7f8 fcfb 	bl	800029c <__adddf3>
 80078a6:	4604      	mov	r4, r0
 80078a8:	4630      	mov	r0, r6
 80078aa:	460d      	mov	r5, r1
 80078ac:	f7f8 fe42 	bl	8000534 <__aeabi_i2d>
 80078b0:	a367      	add	r3, pc, #412	@ (adr r3, 8007a50 <_dtoa_r+0x2c8>)
 80078b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b6:	f7f8 fea7 	bl	8000608 <__aeabi_dmul>
 80078ba:	4602      	mov	r2, r0
 80078bc:	460b      	mov	r3, r1
 80078be:	4620      	mov	r0, r4
 80078c0:	4629      	mov	r1, r5
 80078c2:	f7f8 fceb 	bl	800029c <__adddf3>
 80078c6:	4604      	mov	r4, r0
 80078c8:	460d      	mov	r5, r1
 80078ca:	f7f9 f94d 	bl	8000b68 <__aeabi_d2iz>
 80078ce:	2200      	movs	r2, #0
 80078d0:	4607      	mov	r7, r0
 80078d2:	2300      	movs	r3, #0
 80078d4:	4620      	mov	r0, r4
 80078d6:	4629      	mov	r1, r5
 80078d8:	f7f9 f908 	bl	8000aec <__aeabi_dcmplt>
 80078dc:	b140      	cbz	r0, 80078f0 <_dtoa_r+0x168>
 80078de:	4638      	mov	r0, r7
 80078e0:	f7f8 fe28 	bl	8000534 <__aeabi_i2d>
 80078e4:	4622      	mov	r2, r4
 80078e6:	462b      	mov	r3, r5
 80078e8:	f7f9 f8f6 	bl	8000ad8 <__aeabi_dcmpeq>
 80078ec:	b900      	cbnz	r0, 80078f0 <_dtoa_r+0x168>
 80078ee:	3f01      	subs	r7, #1
 80078f0:	2f16      	cmp	r7, #22
 80078f2:	d852      	bhi.n	800799a <_dtoa_r+0x212>
 80078f4:	4b5d      	ldr	r3, [pc, #372]	@ (8007a6c <_dtoa_r+0x2e4>)
 80078f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80078fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007902:	f7f9 f8f3 	bl	8000aec <__aeabi_dcmplt>
 8007906:	2800      	cmp	r0, #0
 8007908:	d049      	beq.n	800799e <_dtoa_r+0x216>
 800790a:	3f01      	subs	r7, #1
 800790c:	2300      	movs	r3, #0
 800790e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007910:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007912:	1b9b      	subs	r3, r3, r6
 8007914:	1e5a      	subs	r2, r3, #1
 8007916:	bf45      	ittet	mi
 8007918:	f1c3 0301 	rsbmi	r3, r3, #1
 800791c:	9300      	strmi	r3, [sp, #0]
 800791e:	2300      	movpl	r3, #0
 8007920:	2300      	movmi	r3, #0
 8007922:	9206      	str	r2, [sp, #24]
 8007924:	bf54      	ite	pl
 8007926:	9300      	strpl	r3, [sp, #0]
 8007928:	9306      	strmi	r3, [sp, #24]
 800792a:	2f00      	cmp	r7, #0
 800792c:	db39      	blt.n	80079a2 <_dtoa_r+0x21a>
 800792e:	9b06      	ldr	r3, [sp, #24]
 8007930:	970d      	str	r7, [sp, #52]	@ 0x34
 8007932:	443b      	add	r3, r7
 8007934:	9306      	str	r3, [sp, #24]
 8007936:	2300      	movs	r3, #0
 8007938:	9308      	str	r3, [sp, #32]
 800793a:	9b07      	ldr	r3, [sp, #28]
 800793c:	2b09      	cmp	r3, #9
 800793e:	d863      	bhi.n	8007a08 <_dtoa_r+0x280>
 8007940:	2b05      	cmp	r3, #5
 8007942:	bfc4      	itt	gt
 8007944:	3b04      	subgt	r3, #4
 8007946:	9307      	strgt	r3, [sp, #28]
 8007948:	9b07      	ldr	r3, [sp, #28]
 800794a:	f1a3 0302 	sub.w	r3, r3, #2
 800794e:	bfcc      	ite	gt
 8007950:	2400      	movgt	r4, #0
 8007952:	2401      	movle	r4, #1
 8007954:	2b03      	cmp	r3, #3
 8007956:	d863      	bhi.n	8007a20 <_dtoa_r+0x298>
 8007958:	e8df f003 	tbb	[pc, r3]
 800795c:	2b375452 	.word	0x2b375452
 8007960:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007964:	441e      	add	r6, r3
 8007966:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800796a:	2b20      	cmp	r3, #32
 800796c:	bfc1      	itttt	gt
 800796e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007972:	409f      	lslgt	r7, r3
 8007974:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007978:	fa24 f303 	lsrgt.w	r3, r4, r3
 800797c:	bfd6      	itet	le
 800797e:	f1c3 0320 	rsble	r3, r3, #32
 8007982:	ea47 0003 	orrgt.w	r0, r7, r3
 8007986:	fa04 f003 	lslle.w	r0, r4, r3
 800798a:	f7f8 fdc3 	bl	8000514 <__aeabi_ui2d>
 800798e:	2201      	movs	r2, #1
 8007990:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007994:	3e01      	subs	r6, #1
 8007996:	9212      	str	r2, [sp, #72]	@ 0x48
 8007998:	e776      	b.n	8007888 <_dtoa_r+0x100>
 800799a:	2301      	movs	r3, #1
 800799c:	e7b7      	b.n	800790e <_dtoa_r+0x186>
 800799e:	9010      	str	r0, [sp, #64]	@ 0x40
 80079a0:	e7b6      	b.n	8007910 <_dtoa_r+0x188>
 80079a2:	9b00      	ldr	r3, [sp, #0]
 80079a4:	1bdb      	subs	r3, r3, r7
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	427b      	negs	r3, r7
 80079aa:	9308      	str	r3, [sp, #32]
 80079ac:	2300      	movs	r3, #0
 80079ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80079b0:	e7c3      	b.n	800793a <_dtoa_r+0x1b2>
 80079b2:	2301      	movs	r3, #1
 80079b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079b8:	eb07 0b03 	add.w	fp, r7, r3
 80079bc:	f10b 0301 	add.w	r3, fp, #1
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	9303      	str	r3, [sp, #12]
 80079c4:	bfb8      	it	lt
 80079c6:	2301      	movlt	r3, #1
 80079c8:	e006      	b.n	80079d8 <_dtoa_r+0x250>
 80079ca:	2301      	movs	r3, #1
 80079cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80079ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	dd28      	ble.n	8007a26 <_dtoa_r+0x29e>
 80079d4:	469b      	mov	fp, r3
 80079d6:	9303      	str	r3, [sp, #12]
 80079d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80079dc:	2100      	movs	r1, #0
 80079de:	2204      	movs	r2, #4
 80079e0:	f102 0514 	add.w	r5, r2, #20
 80079e4:	429d      	cmp	r5, r3
 80079e6:	d926      	bls.n	8007a36 <_dtoa_r+0x2ae>
 80079e8:	6041      	str	r1, [r0, #4]
 80079ea:	4648      	mov	r0, r9
 80079ec:	f001 f8e8 	bl	8008bc0 <_Balloc>
 80079f0:	4682      	mov	sl, r0
 80079f2:	2800      	cmp	r0, #0
 80079f4:	d142      	bne.n	8007a7c <_dtoa_r+0x2f4>
 80079f6:	4b1e      	ldr	r3, [pc, #120]	@ (8007a70 <_dtoa_r+0x2e8>)
 80079f8:	4602      	mov	r2, r0
 80079fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80079fe:	e6da      	b.n	80077b6 <_dtoa_r+0x2e>
 8007a00:	2300      	movs	r3, #0
 8007a02:	e7e3      	b.n	80079cc <_dtoa_r+0x244>
 8007a04:	2300      	movs	r3, #0
 8007a06:	e7d5      	b.n	80079b4 <_dtoa_r+0x22c>
 8007a08:	2401      	movs	r4, #1
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	9307      	str	r3, [sp, #28]
 8007a0e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007a10:	f04f 3bff 	mov.w	fp, #4294967295
 8007a14:	2200      	movs	r2, #0
 8007a16:	f8cd b00c 	str.w	fp, [sp, #12]
 8007a1a:	2312      	movs	r3, #18
 8007a1c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007a1e:	e7db      	b.n	80079d8 <_dtoa_r+0x250>
 8007a20:	2301      	movs	r3, #1
 8007a22:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a24:	e7f4      	b.n	8007a10 <_dtoa_r+0x288>
 8007a26:	f04f 0b01 	mov.w	fp, #1
 8007a2a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007a2e:	465b      	mov	r3, fp
 8007a30:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007a34:	e7d0      	b.n	80079d8 <_dtoa_r+0x250>
 8007a36:	3101      	adds	r1, #1
 8007a38:	0052      	lsls	r2, r2, #1
 8007a3a:	e7d1      	b.n	80079e0 <_dtoa_r+0x258>
 8007a3c:	f3af 8000 	nop.w
 8007a40:	636f4361 	.word	0x636f4361
 8007a44:	3fd287a7 	.word	0x3fd287a7
 8007a48:	8b60c8b3 	.word	0x8b60c8b3
 8007a4c:	3fc68a28 	.word	0x3fc68a28
 8007a50:	509f79fb 	.word	0x509f79fb
 8007a54:	3fd34413 	.word	0x3fd34413
 8007a58:	08009d23 	.word	0x08009d23
 8007a5c:	08009d3a 	.word	0x08009d3a
 8007a60:	7ff00000 	.word	0x7ff00000
 8007a64:	08009ceb 	.word	0x08009ceb
 8007a68:	3ff80000 	.word	0x3ff80000
 8007a6c:	0800a038 	.word	0x0800a038
 8007a70:	08009d92 	.word	0x08009d92
 8007a74:	08009d1f 	.word	0x08009d1f
 8007a78:	08009cea 	.word	0x08009cea
 8007a7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007a80:	6018      	str	r0, [r3, #0]
 8007a82:	9b03      	ldr	r3, [sp, #12]
 8007a84:	2b0e      	cmp	r3, #14
 8007a86:	f200 80a1 	bhi.w	8007bcc <_dtoa_r+0x444>
 8007a8a:	2c00      	cmp	r4, #0
 8007a8c:	f000 809e 	beq.w	8007bcc <_dtoa_r+0x444>
 8007a90:	2f00      	cmp	r7, #0
 8007a92:	dd33      	ble.n	8007afc <_dtoa_r+0x374>
 8007a94:	4b9c      	ldr	r3, [pc, #624]	@ (8007d08 <_dtoa_r+0x580>)
 8007a96:	f007 020f 	and.w	r2, r7, #15
 8007a9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a9e:	ed93 7b00 	vldr	d7, [r3]
 8007aa2:	05f8      	lsls	r0, r7, #23
 8007aa4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007aa8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007aac:	d516      	bpl.n	8007adc <_dtoa_r+0x354>
 8007aae:	4b97      	ldr	r3, [pc, #604]	@ (8007d0c <_dtoa_r+0x584>)
 8007ab0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007ab4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ab8:	f7f8 fed0 	bl	800085c <__aeabi_ddiv>
 8007abc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ac0:	f004 040f 	and.w	r4, r4, #15
 8007ac4:	2603      	movs	r6, #3
 8007ac6:	4d91      	ldr	r5, [pc, #580]	@ (8007d0c <_dtoa_r+0x584>)
 8007ac8:	b954      	cbnz	r4, 8007ae0 <_dtoa_r+0x358>
 8007aca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007ace:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ad2:	f7f8 fec3 	bl	800085c <__aeabi_ddiv>
 8007ad6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ada:	e028      	b.n	8007b2e <_dtoa_r+0x3a6>
 8007adc:	2602      	movs	r6, #2
 8007ade:	e7f2      	b.n	8007ac6 <_dtoa_r+0x33e>
 8007ae0:	07e1      	lsls	r1, r4, #31
 8007ae2:	d508      	bpl.n	8007af6 <_dtoa_r+0x36e>
 8007ae4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007ae8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007aec:	f7f8 fd8c 	bl	8000608 <__aeabi_dmul>
 8007af0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007af4:	3601      	adds	r6, #1
 8007af6:	1064      	asrs	r4, r4, #1
 8007af8:	3508      	adds	r5, #8
 8007afa:	e7e5      	b.n	8007ac8 <_dtoa_r+0x340>
 8007afc:	f000 80af 	beq.w	8007c5e <_dtoa_r+0x4d6>
 8007b00:	427c      	negs	r4, r7
 8007b02:	4b81      	ldr	r3, [pc, #516]	@ (8007d08 <_dtoa_r+0x580>)
 8007b04:	4d81      	ldr	r5, [pc, #516]	@ (8007d0c <_dtoa_r+0x584>)
 8007b06:	f004 020f 	and.w	r2, r4, #15
 8007b0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b16:	f7f8 fd77 	bl	8000608 <__aeabi_dmul>
 8007b1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b1e:	1124      	asrs	r4, r4, #4
 8007b20:	2300      	movs	r3, #0
 8007b22:	2602      	movs	r6, #2
 8007b24:	2c00      	cmp	r4, #0
 8007b26:	f040 808f 	bne.w	8007c48 <_dtoa_r+0x4c0>
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d1d3      	bne.n	8007ad6 <_dtoa_r+0x34e>
 8007b2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007b30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f000 8094 	beq.w	8007c62 <_dtoa_r+0x4da>
 8007b3a:	4b75      	ldr	r3, [pc, #468]	@ (8007d10 <_dtoa_r+0x588>)
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	4620      	mov	r0, r4
 8007b40:	4629      	mov	r1, r5
 8007b42:	f7f8 ffd3 	bl	8000aec <__aeabi_dcmplt>
 8007b46:	2800      	cmp	r0, #0
 8007b48:	f000 808b 	beq.w	8007c62 <_dtoa_r+0x4da>
 8007b4c:	9b03      	ldr	r3, [sp, #12]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f000 8087 	beq.w	8007c62 <_dtoa_r+0x4da>
 8007b54:	f1bb 0f00 	cmp.w	fp, #0
 8007b58:	dd34      	ble.n	8007bc4 <_dtoa_r+0x43c>
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	4b6d      	ldr	r3, [pc, #436]	@ (8007d14 <_dtoa_r+0x58c>)
 8007b5e:	2200      	movs	r2, #0
 8007b60:	4629      	mov	r1, r5
 8007b62:	f7f8 fd51 	bl	8000608 <__aeabi_dmul>
 8007b66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b6a:	f107 38ff 	add.w	r8, r7, #4294967295
 8007b6e:	3601      	adds	r6, #1
 8007b70:	465c      	mov	r4, fp
 8007b72:	4630      	mov	r0, r6
 8007b74:	f7f8 fcde 	bl	8000534 <__aeabi_i2d>
 8007b78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b7c:	f7f8 fd44 	bl	8000608 <__aeabi_dmul>
 8007b80:	4b65      	ldr	r3, [pc, #404]	@ (8007d18 <_dtoa_r+0x590>)
 8007b82:	2200      	movs	r2, #0
 8007b84:	f7f8 fb8a 	bl	800029c <__adddf3>
 8007b88:	4605      	mov	r5, r0
 8007b8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007b8e:	2c00      	cmp	r4, #0
 8007b90:	d16a      	bne.n	8007c68 <_dtoa_r+0x4e0>
 8007b92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b96:	4b61      	ldr	r3, [pc, #388]	@ (8007d1c <_dtoa_r+0x594>)
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f7f8 fb7d 	bl	8000298 <__aeabi_dsub>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007ba6:	462a      	mov	r2, r5
 8007ba8:	4633      	mov	r3, r6
 8007baa:	f7f8 ffbd 	bl	8000b28 <__aeabi_dcmpgt>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	f040 8298 	bne.w	80080e4 <_dtoa_r+0x95c>
 8007bb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bb8:	462a      	mov	r2, r5
 8007bba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007bbe:	f7f8 ff95 	bl	8000aec <__aeabi_dcmplt>
 8007bc2:	bb38      	cbnz	r0, 8007c14 <_dtoa_r+0x48c>
 8007bc4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007bc8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007bcc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f2c0 8157 	blt.w	8007e82 <_dtoa_r+0x6fa>
 8007bd4:	2f0e      	cmp	r7, #14
 8007bd6:	f300 8154 	bgt.w	8007e82 <_dtoa_r+0x6fa>
 8007bda:	4b4b      	ldr	r3, [pc, #300]	@ (8007d08 <_dtoa_r+0x580>)
 8007bdc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007be0:	ed93 7b00 	vldr	d7, [r3]
 8007be4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	ed8d 7b00 	vstr	d7, [sp]
 8007bec:	f280 80e5 	bge.w	8007dba <_dtoa_r+0x632>
 8007bf0:	9b03      	ldr	r3, [sp, #12]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f300 80e1 	bgt.w	8007dba <_dtoa_r+0x632>
 8007bf8:	d10c      	bne.n	8007c14 <_dtoa_r+0x48c>
 8007bfa:	4b48      	ldr	r3, [pc, #288]	@ (8007d1c <_dtoa_r+0x594>)
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	ec51 0b17 	vmov	r0, r1, d7
 8007c02:	f7f8 fd01 	bl	8000608 <__aeabi_dmul>
 8007c06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c0a:	f7f8 ff83 	bl	8000b14 <__aeabi_dcmpge>
 8007c0e:	2800      	cmp	r0, #0
 8007c10:	f000 8266 	beq.w	80080e0 <_dtoa_r+0x958>
 8007c14:	2400      	movs	r4, #0
 8007c16:	4625      	mov	r5, r4
 8007c18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c1a:	4656      	mov	r6, sl
 8007c1c:	ea6f 0803 	mvn.w	r8, r3
 8007c20:	2700      	movs	r7, #0
 8007c22:	4621      	mov	r1, r4
 8007c24:	4648      	mov	r0, r9
 8007c26:	f001 f80b 	bl	8008c40 <_Bfree>
 8007c2a:	2d00      	cmp	r5, #0
 8007c2c:	f000 80bd 	beq.w	8007daa <_dtoa_r+0x622>
 8007c30:	b12f      	cbz	r7, 8007c3e <_dtoa_r+0x4b6>
 8007c32:	42af      	cmp	r7, r5
 8007c34:	d003      	beq.n	8007c3e <_dtoa_r+0x4b6>
 8007c36:	4639      	mov	r1, r7
 8007c38:	4648      	mov	r0, r9
 8007c3a:	f001 f801 	bl	8008c40 <_Bfree>
 8007c3e:	4629      	mov	r1, r5
 8007c40:	4648      	mov	r0, r9
 8007c42:	f000 fffd 	bl	8008c40 <_Bfree>
 8007c46:	e0b0      	b.n	8007daa <_dtoa_r+0x622>
 8007c48:	07e2      	lsls	r2, r4, #31
 8007c4a:	d505      	bpl.n	8007c58 <_dtoa_r+0x4d0>
 8007c4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007c50:	f7f8 fcda 	bl	8000608 <__aeabi_dmul>
 8007c54:	3601      	adds	r6, #1
 8007c56:	2301      	movs	r3, #1
 8007c58:	1064      	asrs	r4, r4, #1
 8007c5a:	3508      	adds	r5, #8
 8007c5c:	e762      	b.n	8007b24 <_dtoa_r+0x39c>
 8007c5e:	2602      	movs	r6, #2
 8007c60:	e765      	b.n	8007b2e <_dtoa_r+0x3a6>
 8007c62:	9c03      	ldr	r4, [sp, #12]
 8007c64:	46b8      	mov	r8, r7
 8007c66:	e784      	b.n	8007b72 <_dtoa_r+0x3ea>
 8007c68:	4b27      	ldr	r3, [pc, #156]	@ (8007d08 <_dtoa_r+0x580>)
 8007c6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007c70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c74:	4454      	add	r4, sl
 8007c76:	2900      	cmp	r1, #0
 8007c78:	d054      	beq.n	8007d24 <_dtoa_r+0x59c>
 8007c7a:	4929      	ldr	r1, [pc, #164]	@ (8007d20 <_dtoa_r+0x598>)
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	f7f8 fded 	bl	800085c <__aeabi_ddiv>
 8007c82:	4633      	mov	r3, r6
 8007c84:	462a      	mov	r2, r5
 8007c86:	f7f8 fb07 	bl	8000298 <__aeabi_dsub>
 8007c8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007c8e:	4656      	mov	r6, sl
 8007c90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c94:	f7f8 ff68 	bl	8000b68 <__aeabi_d2iz>
 8007c98:	4605      	mov	r5, r0
 8007c9a:	f7f8 fc4b 	bl	8000534 <__aeabi_i2d>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ca6:	f7f8 faf7 	bl	8000298 <__aeabi_dsub>
 8007caa:	3530      	adds	r5, #48	@ 0x30
 8007cac:	4602      	mov	r2, r0
 8007cae:	460b      	mov	r3, r1
 8007cb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007cb4:	f806 5b01 	strb.w	r5, [r6], #1
 8007cb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007cbc:	f7f8 ff16 	bl	8000aec <__aeabi_dcmplt>
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	d172      	bne.n	8007daa <_dtoa_r+0x622>
 8007cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cc8:	4911      	ldr	r1, [pc, #68]	@ (8007d10 <_dtoa_r+0x588>)
 8007cca:	2000      	movs	r0, #0
 8007ccc:	f7f8 fae4 	bl	8000298 <__aeabi_dsub>
 8007cd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007cd4:	f7f8 ff0a 	bl	8000aec <__aeabi_dcmplt>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	f040 80b4 	bne.w	8007e46 <_dtoa_r+0x6be>
 8007cde:	42a6      	cmp	r6, r4
 8007ce0:	f43f af70 	beq.w	8007bc4 <_dtoa_r+0x43c>
 8007ce4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8007d14 <_dtoa_r+0x58c>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	f7f8 fc8c 	bl	8000608 <__aeabi_dmul>
 8007cf0:	4b08      	ldr	r3, [pc, #32]	@ (8007d14 <_dtoa_r+0x58c>)
 8007cf2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cfc:	f7f8 fc84 	bl	8000608 <__aeabi_dmul>
 8007d00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d04:	e7c4      	b.n	8007c90 <_dtoa_r+0x508>
 8007d06:	bf00      	nop
 8007d08:	0800a038 	.word	0x0800a038
 8007d0c:	0800a010 	.word	0x0800a010
 8007d10:	3ff00000 	.word	0x3ff00000
 8007d14:	40240000 	.word	0x40240000
 8007d18:	401c0000 	.word	0x401c0000
 8007d1c:	40140000 	.word	0x40140000
 8007d20:	3fe00000 	.word	0x3fe00000
 8007d24:	4631      	mov	r1, r6
 8007d26:	4628      	mov	r0, r5
 8007d28:	f7f8 fc6e 	bl	8000608 <__aeabi_dmul>
 8007d2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007d30:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007d32:	4656      	mov	r6, sl
 8007d34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d38:	f7f8 ff16 	bl	8000b68 <__aeabi_d2iz>
 8007d3c:	4605      	mov	r5, r0
 8007d3e:	f7f8 fbf9 	bl	8000534 <__aeabi_i2d>
 8007d42:	4602      	mov	r2, r0
 8007d44:	460b      	mov	r3, r1
 8007d46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d4a:	f7f8 faa5 	bl	8000298 <__aeabi_dsub>
 8007d4e:	3530      	adds	r5, #48	@ 0x30
 8007d50:	f806 5b01 	strb.w	r5, [r6], #1
 8007d54:	4602      	mov	r2, r0
 8007d56:	460b      	mov	r3, r1
 8007d58:	42a6      	cmp	r6, r4
 8007d5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d5e:	f04f 0200 	mov.w	r2, #0
 8007d62:	d124      	bne.n	8007dae <_dtoa_r+0x626>
 8007d64:	4baf      	ldr	r3, [pc, #700]	@ (8008024 <_dtoa_r+0x89c>)
 8007d66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007d6a:	f7f8 fa97 	bl	800029c <__adddf3>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	460b      	mov	r3, r1
 8007d72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d76:	f7f8 fed7 	bl	8000b28 <__aeabi_dcmpgt>
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	d163      	bne.n	8007e46 <_dtoa_r+0x6be>
 8007d7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d82:	49a8      	ldr	r1, [pc, #672]	@ (8008024 <_dtoa_r+0x89c>)
 8007d84:	2000      	movs	r0, #0
 8007d86:	f7f8 fa87 	bl	8000298 <__aeabi_dsub>
 8007d8a:	4602      	mov	r2, r0
 8007d8c:	460b      	mov	r3, r1
 8007d8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d92:	f7f8 feab 	bl	8000aec <__aeabi_dcmplt>
 8007d96:	2800      	cmp	r0, #0
 8007d98:	f43f af14 	beq.w	8007bc4 <_dtoa_r+0x43c>
 8007d9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007d9e:	1e73      	subs	r3, r6, #1
 8007da0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007da2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007da6:	2b30      	cmp	r3, #48	@ 0x30
 8007da8:	d0f8      	beq.n	8007d9c <_dtoa_r+0x614>
 8007daa:	4647      	mov	r7, r8
 8007dac:	e03b      	b.n	8007e26 <_dtoa_r+0x69e>
 8007dae:	4b9e      	ldr	r3, [pc, #632]	@ (8008028 <_dtoa_r+0x8a0>)
 8007db0:	f7f8 fc2a 	bl	8000608 <__aeabi_dmul>
 8007db4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007db8:	e7bc      	b.n	8007d34 <_dtoa_r+0x5ac>
 8007dba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007dbe:	4656      	mov	r6, sl
 8007dc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	4629      	mov	r1, r5
 8007dc8:	f7f8 fd48 	bl	800085c <__aeabi_ddiv>
 8007dcc:	f7f8 fecc 	bl	8000b68 <__aeabi_d2iz>
 8007dd0:	4680      	mov	r8, r0
 8007dd2:	f7f8 fbaf 	bl	8000534 <__aeabi_i2d>
 8007dd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007dda:	f7f8 fc15 	bl	8000608 <__aeabi_dmul>
 8007dde:	4602      	mov	r2, r0
 8007de0:	460b      	mov	r3, r1
 8007de2:	4620      	mov	r0, r4
 8007de4:	4629      	mov	r1, r5
 8007de6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007dea:	f7f8 fa55 	bl	8000298 <__aeabi_dsub>
 8007dee:	f806 4b01 	strb.w	r4, [r6], #1
 8007df2:	9d03      	ldr	r5, [sp, #12]
 8007df4:	eba6 040a 	sub.w	r4, r6, sl
 8007df8:	42a5      	cmp	r5, r4
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	d133      	bne.n	8007e68 <_dtoa_r+0x6e0>
 8007e00:	f7f8 fa4c 	bl	800029c <__adddf3>
 8007e04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e08:	4604      	mov	r4, r0
 8007e0a:	460d      	mov	r5, r1
 8007e0c:	f7f8 fe8c 	bl	8000b28 <__aeabi_dcmpgt>
 8007e10:	b9c0      	cbnz	r0, 8007e44 <_dtoa_r+0x6bc>
 8007e12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e16:	4620      	mov	r0, r4
 8007e18:	4629      	mov	r1, r5
 8007e1a:	f7f8 fe5d 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e1e:	b110      	cbz	r0, 8007e26 <_dtoa_r+0x69e>
 8007e20:	f018 0f01 	tst.w	r8, #1
 8007e24:	d10e      	bne.n	8007e44 <_dtoa_r+0x6bc>
 8007e26:	9902      	ldr	r1, [sp, #8]
 8007e28:	4648      	mov	r0, r9
 8007e2a:	f000 ff09 	bl	8008c40 <_Bfree>
 8007e2e:	2300      	movs	r3, #0
 8007e30:	7033      	strb	r3, [r6, #0]
 8007e32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007e34:	3701      	adds	r7, #1
 8007e36:	601f      	str	r7, [r3, #0]
 8007e38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	f000 824b 	beq.w	80082d6 <_dtoa_r+0xb4e>
 8007e40:	601e      	str	r6, [r3, #0]
 8007e42:	e248      	b.n	80082d6 <_dtoa_r+0xb4e>
 8007e44:	46b8      	mov	r8, r7
 8007e46:	4633      	mov	r3, r6
 8007e48:	461e      	mov	r6, r3
 8007e4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e4e:	2a39      	cmp	r2, #57	@ 0x39
 8007e50:	d106      	bne.n	8007e60 <_dtoa_r+0x6d8>
 8007e52:	459a      	cmp	sl, r3
 8007e54:	d1f8      	bne.n	8007e48 <_dtoa_r+0x6c0>
 8007e56:	2230      	movs	r2, #48	@ 0x30
 8007e58:	f108 0801 	add.w	r8, r8, #1
 8007e5c:	f88a 2000 	strb.w	r2, [sl]
 8007e60:	781a      	ldrb	r2, [r3, #0]
 8007e62:	3201      	adds	r2, #1
 8007e64:	701a      	strb	r2, [r3, #0]
 8007e66:	e7a0      	b.n	8007daa <_dtoa_r+0x622>
 8007e68:	4b6f      	ldr	r3, [pc, #444]	@ (8008028 <_dtoa_r+0x8a0>)
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f7f8 fbcc 	bl	8000608 <__aeabi_dmul>
 8007e70:	2200      	movs	r2, #0
 8007e72:	2300      	movs	r3, #0
 8007e74:	4604      	mov	r4, r0
 8007e76:	460d      	mov	r5, r1
 8007e78:	f7f8 fe2e 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	d09f      	beq.n	8007dc0 <_dtoa_r+0x638>
 8007e80:	e7d1      	b.n	8007e26 <_dtoa_r+0x69e>
 8007e82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e84:	2a00      	cmp	r2, #0
 8007e86:	f000 80ea 	beq.w	800805e <_dtoa_r+0x8d6>
 8007e8a:	9a07      	ldr	r2, [sp, #28]
 8007e8c:	2a01      	cmp	r2, #1
 8007e8e:	f300 80cd 	bgt.w	800802c <_dtoa_r+0x8a4>
 8007e92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007e94:	2a00      	cmp	r2, #0
 8007e96:	f000 80c1 	beq.w	800801c <_dtoa_r+0x894>
 8007e9a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007e9e:	9c08      	ldr	r4, [sp, #32]
 8007ea0:	9e00      	ldr	r6, [sp, #0]
 8007ea2:	9a00      	ldr	r2, [sp, #0]
 8007ea4:	441a      	add	r2, r3
 8007ea6:	9200      	str	r2, [sp, #0]
 8007ea8:	9a06      	ldr	r2, [sp, #24]
 8007eaa:	2101      	movs	r1, #1
 8007eac:	441a      	add	r2, r3
 8007eae:	4648      	mov	r0, r9
 8007eb0:	9206      	str	r2, [sp, #24]
 8007eb2:	f000 ffc3 	bl	8008e3c <__i2b>
 8007eb6:	4605      	mov	r5, r0
 8007eb8:	b166      	cbz	r6, 8007ed4 <_dtoa_r+0x74c>
 8007eba:	9b06      	ldr	r3, [sp, #24]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	dd09      	ble.n	8007ed4 <_dtoa_r+0x74c>
 8007ec0:	42b3      	cmp	r3, r6
 8007ec2:	9a00      	ldr	r2, [sp, #0]
 8007ec4:	bfa8      	it	ge
 8007ec6:	4633      	movge	r3, r6
 8007ec8:	1ad2      	subs	r2, r2, r3
 8007eca:	9200      	str	r2, [sp, #0]
 8007ecc:	9a06      	ldr	r2, [sp, #24]
 8007ece:	1af6      	subs	r6, r6, r3
 8007ed0:	1ad3      	subs	r3, r2, r3
 8007ed2:	9306      	str	r3, [sp, #24]
 8007ed4:	9b08      	ldr	r3, [sp, #32]
 8007ed6:	b30b      	cbz	r3, 8007f1c <_dtoa_r+0x794>
 8007ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	f000 80c6 	beq.w	800806c <_dtoa_r+0x8e4>
 8007ee0:	2c00      	cmp	r4, #0
 8007ee2:	f000 80c0 	beq.w	8008066 <_dtoa_r+0x8de>
 8007ee6:	4629      	mov	r1, r5
 8007ee8:	4622      	mov	r2, r4
 8007eea:	4648      	mov	r0, r9
 8007eec:	f001 f85e 	bl	8008fac <__pow5mult>
 8007ef0:	9a02      	ldr	r2, [sp, #8]
 8007ef2:	4601      	mov	r1, r0
 8007ef4:	4605      	mov	r5, r0
 8007ef6:	4648      	mov	r0, r9
 8007ef8:	f000 ffb6 	bl	8008e68 <__multiply>
 8007efc:	9902      	ldr	r1, [sp, #8]
 8007efe:	4680      	mov	r8, r0
 8007f00:	4648      	mov	r0, r9
 8007f02:	f000 fe9d 	bl	8008c40 <_Bfree>
 8007f06:	9b08      	ldr	r3, [sp, #32]
 8007f08:	1b1b      	subs	r3, r3, r4
 8007f0a:	9308      	str	r3, [sp, #32]
 8007f0c:	f000 80b1 	beq.w	8008072 <_dtoa_r+0x8ea>
 8007f10:	9a08      	ldr	r2, [sp, #32]
 8007f12:	4641      	mov	r1, r8
 8007f14:	4648      	mov	r0, r9
 8007f16:	f001 f849 	bl	8008fac <__pow5mult>
 8007f1a:	9002      	str	r0, [sp, #8]
 8007f1c:	2101      	movs	r1, #1
 8007f1e:	4648      	mov	r0, r9
 8007f20:	f000 ff8c 	bl	8008e3c <__i2b>
 8007f24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f26:	4604      	mov	r4, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	f000 81d8 	beq.w	80082de <_dtoa_r+0xb56>
 8007f2e:	461a      	mov	r2, r3
 8007f30:	4601      	mov	r1, r0
 8007f32:	4648      	mov	r0, r9
 8007f34:	f001 f83a 	bl	8008fac <__pow5mult>
 8007f38:	9b07      	ldr	r3, [sp, #28]
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	f300 809f 	bgt.w	8008080 <_dtoa_r+0x8f8>
 8007f42:	9b04      	ldr	r3, [sp, #16]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f040 8097 	bne.w	8008078 <_dtoa_r+0x8f0>
 8007f4a:	9b05      	ldr	r3, [sp, #20]
 8007f4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f040 8093 	bne.w	800807c <_dtoa_r+0x8f4>
 8007f56:	9b05      	ldr	r3, [sp, #20]
 8007f58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f5c:	0d1b      	lsrs	r3, r3, #20
 8007f5e:	051b      	lsls	r3, r3, #20
 8007f60:	b133      	cbz	r3, 8007f70 <_dtoa_r+0x7e8>
 8007f62:	9b00      	ldr	r3, [sp, #0]
 8007f64:	3301      	adds	r3, #1
 8007f66:	9300      	str	r3, [sp, #0]
 8007f68:	9b06      	ldr	r3, [sp, #24]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	9306      	str	r3, [sp, #24]
 8007f6e:	2301      	movs	r3, #1
 8007f70:	9308      	str	r3, [sp, #32]
 8007f72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f000 81b8 	beq.w	80082ea <_dtoa_r+0xb62>
 8007f7a:	6923      	ldr	r3, [r4, #16]
 8007f7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f80:	6918      	ldr	r0, [r3, #16]
 8007f82:	f000 ff0f 	bl	8008da4 <__hi0bits>
 8007f86:	f1c0 0020 	rsb	r0, r0, #32
 8007f8a:	9b06      	ldr	r3, [sp, #24]
 8007f8c:	4418      	add	r0, r3
 8007f8e:	f010 001f 	ands.w	r0, r0, #31
 8007f92:	f000 8082 	beq.w	800809a <_dtoa_r+0x912>
 8007f96:	f1c0 0320 	rsb	r3, r0, #32
 8007f9a:	2b04      	cmp	r3, #4
 8007f9c:	dd73      	ble.n	8008086 <_dtoa_r+0x8fe>
 8007f9e:	9b00      	ldr	r3, [sp, #0]
 8007fa0:	f1c0 001c 	rsb	r0, r0, #28
 8007fa4:	4403      	add	r3, r0
 8007fa6:	9300      	str	r3, [sp, #0]
 8007fa8:	9b06      	ldr	r3, [sp, #24]
 8007faa:	4403      	add	r3, r0
 8007fac:	4406      	add	r6, r0
 8007fae:	9306      	str	r3, [sp, #24]
 8007fb0:	9b00      	ldr	r3, [sp, #0]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	dd05      	ble.n	8007fc2 <_dtoa_r+0x83a>
 8007fb6:	9902      	ldr	r1, [sp, #8]
 8007fb8:	461a      	mov	r2, r3
 8007fba:	4648      	mov	r0, r9
 8007fbc:	f001 f850 	bl	8009060 <__lshift>
 8007fc0:	9002      	str	r0, [sp, #8]
 8007fc2:	9b06      	ldr	r3, [sp, #24]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	dd05      	ble.n	8007fd4 <_dtoa_r+0x84c>
 8007fc8:	4621      	mov	r1, r4
 8007fca:	461a      	mov	r2, r3
 8007fcc:	4648      	mov	r0, r9
 8007fce:	f001 f847 	bl	8009060 <__lshift>
 8007fd2:	4604      	mov	r4, r0
 8007fd4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d061      	beq.n	800809e <_dtoa_r+0x916>
 8007fda:	9802      	ldr	r0, [sp, #8]
 8007fdc:	4621      	mov	r1, r4
 8007fde:	f001 f8ab 	bl	8009138 <__mcmp>
 8007fe2:	2800      	cmp	r0, #0
 8007fe4:	da5b      	bge.n	800809e <_dtoa_r+0x916>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	9902      	ldr	r1, [sp, #8]
 8007fea:	220a      	movs	r2, #10
 8007fec:	4648      	mov	r0, r9
 8007fee:	f000 fe49 	bl	8008c84 <__multadd>
 8007ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ff4:	9002      	str	r0, [sp, #8]
 8007ff6:	f107 38ff 	add.w	r8, r7, #4294967295
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f000 8177 	beq.w	80082ee <_dtoa_r+0xb66>
 8008000:	4629      	mov	r1, r5
 8008002:	2300      	movs	r3, #0
 8008004:	220a      	movs	r2, #10
 8008006:	4648      	mov	r0, r9
 8008008:	f000 fe3c 	bl	8008c84 <__multadd>
 800800c:	f1bb 0f00 	cmp.w	fp, #0
 8008010:	4605      	mov	r5, r0
 8008012:	dc6f      	bgt.n	80080f4 <_dtoa_r+0x96c>
 8008014:	9b07      	ldr	r3, [sp, #28]
 8008016:	2b02      	cmp	r3, #2
 8008018:	dc49      	bgt.n	80080ae <_dtoa_r+0x926>
 800801a:	e06b      	b.n	80080f4 <_dtoa_r+0x96c>
 800801c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800801e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008022:	e73c      	b.n	8007e9e <_dtoa_r+0x716>
 8008024:	3fe00000 	.word	0x3fe00000
 8008028:	40240000 	.word	0x40240000
 800802c:	9b03      	ldr	r3, [sp, #12]
 800802e:	1e5c      	subs	r4, r3, #1
 8008030:	9b08      	ldr	r3, [sp, #32]
 8008032:	42a3      	cmp	r3, r4
 8008034:	db09      	blt.n	800804a <_dtoa_r+0x8c2>
 8008036:	1b1c      	subs	r4, r3, r4
 8008038:	9b03      	ldr	r3, [sp, #12]
 800803a:	2b00      	cmp	r3, #0
 800803c:	f6bf af30 	bge.w	8007ea0 <_dtoa_r+0x718>
 8008040:	9b00      	ldr	r3, [sp, #0]
 8008042:	9a03      	ldr	r2, [sp, #12]
 8008044:	1a9e      	subs	r6, r3, r2
 8008046:	2300      	movs	r3, #0
 8008048:	e72b      	b.n	8007ea2 <_dtoa_r+0x71a>
 800804a:	9b08      	ldr	r3, [sp, #32]
 800804c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800804e:	9408      	str	r4, [sp, #32]
 8008050:	1ae3      	subs	r3, r4, r3
 8008052:	441a      	add	r2, r3
 8008054:	9e00      	ldr	r6, [sp, #0]
 8008056:	9b03      	ldr	r3, [sp, #12]
 8008058:	920d      	str	r2, [sp, #52]	@ 0x34
 800805a:	2400      	movs	r4, #0
 800805c:	e721      	b.n	8007ea2 <_dtoa_r+0x71a>
 800805e:	9c08      	ldr	r4, [sp, #32]
 8008060:	9e00      	ldr	r6, [sp, #0]
 8008062:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008064:	e728      	b.n	8007eb8 <_dtoa_r+0x730>
 8008066:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800806a:	e751      	b.n	8007f10 <_dtoa_r+0x788>
 800806c:	9a08      	ldr	r2, [sp, #32]
 800806e:	9902      	ldr	r1, [sp, #8]
 8008070:	e750      	b.n	8007f14 <_dtoa_r+0x78c>
 8008072:	f8cd 8008 	str.w	r8, [sp, #8]
 8008076:	e751      	b.n	8007f1c <_dtoa_r+0x794>
 8008078:	2300      	movs	r3, #0
 800807a:	e779      	b.n	8007f70 <_dtoa_r+0x7e8>
 800807c:	9b04      	ldr	r3, [sp, #16]
 800807e:	e777      	b.n	8007f70 <_dtoa_r+0x7e8>
 8008080:	2300      	movs	r3, #0
 8008082:	9308      	str	r3, [sp, #32]
 8008084:	e779      	b.n	8007f7a <_dtoa_r+0x7f2>
 8008086:	d093      	beq.n	8007fb0 <_dtoa_r+0x828>
 8008088:	9a00      	ldr	r2, [sp, #0]
 800808a:	331c      	adds	r3, #28
 800808c:	441a      	add	r2, r3
 800808e:	9200      	str	r2, [sp, #0]
 8008090:	9a06      	ldr	r2, [sp, #24]
 8008092:	441a      	add	r2, r3
 8008094:	441e      	add	r6, r3
 8008096:	9206      	str	r2, [sp, #24]
 8008098:	e78a      	b.n	8007fb0 <_dtoa_r+0x828>
 800809a:	4603      	mov	r3, r0
 800809c:	e7f4      	b.n	8008088 <_dtoa_r+0x900>
 800809e:	9b03      	ldr	r3, [sp, #12]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	46b8      	mov	r8, r7
 80080a4:	dc20      	bgt.n	80080e8 <_dtoa_r+0x960>
 80080a6:	469b      	mov	fp, r3
 80080a8:	9b07      	ldr	r3, [sp, #28]
 80080aa:	2b02      	cmp	r3, #2
 80080ac:	dd1e      	ble.n	80080ec <_dtoa_r+0x964>
 80080ae:	f1bb 0f00 	cmp.w	fp, #0
 80080b2:	f47f adb1 	bne.w	8007c18 <_dtoa_r+0x490>
 80080b6:	4621      	mov	r1, r4
 80080b8:	465b      	mov	r3, fp
 80080ba:	2205      	movs	r2, #5
 80080bc:	4648      	mov	r0, r9
 80080be:	f000 fde1 	bl	8008c84 <__multadd>
 80080c2:	4601      	mov	r1, r0
 80080c4:	4604      	mov	r4, r0
 80080c6:	9802      	ldr	r0, [sp, #8]
 80080c8:	f001 f836 	bl	8009138 <__mcmp>
 80080cc:	2800      	cmp	r0, #0
 80080ce:	f77f ada3 	ble.w	8007c18 <_dtoa_r+0x490>
 80080d2:	4656      	mov	r6, sl
 80080d4:	2331      	movs	r3, #49	@ 0x31
 80080d6:	f806 3b01 	strb.w	r3, [r6], #1
 80080da:	f108 0801 	add.w	r8, r8, #1
 80080de:	e59f      	b.n	8007c20 <_dtoa_r+0x498>
 80080e0:	9c03      	ldr	r4, [sp, #12]
 80080e2:	46b8      	mov	r8, r7
 80080e4:	4625      	mov	r5, r4
 80080e6:	e7f4      	b.n	80080d2 <_dtoa_r+0x94a>
 80080e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80080ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	f000 8101 	beq.w	80082f6 <_dtoa_r+0xb6e>
 80080f4:	2e00      	cmp	r6, #0
 80080f6:	dd05      	ble.n	8008104 <_dtoa_r+0x97c>
 80080f8:	4629      	mov	r1, r5
 80080fa:	4632      	mov	r2, r6
 80080fc:	4648      	mov	r0, r9
 80080fe:	f000 ffaf 	bl	8009060 <__lshift>
 8008102:	4605      	mov	r5, r0
 8008104:	9b08      	ldr	r3, [sp, #32]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d05c      	beq.n	80081c4 <_dtoa_r+0xa3c>
 800810a:	6869      	ldr	r1, [r5, #4]
 800810c:	4648      	mov	r0, r9
 800810e:	f000 fd57 	bl	8008bc0 <_Balloc>
 8008112:	4606      	mov	r6, r0
 8008114:	b928      	cbnz	r0, 8008122 <_dtoa_r+0x99a>
 8008116:	4b82      	ldr	r3, [pc, #520]	@ (8008320 <_dtoa_r+0xb98>)
 8008118:	4602      	mov	r2, r0
 800811a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800811e:	f7ff bb4a 	b.w	80077b6 <_dtoa_r+0x2e>
 8008122:	692a      	ldr	r2, [r5, #16]
 8008124:	3202      	adds	r2, #2
 8008126:	0092      	lsls	r2, r2, #2
 8008128:	f105 010c 	add.w	r1, r5, #12
 800812c:	300c      	adds	r0, #12
 800812e:	f7ff fa8c 	bl	800764a <memcpy>
 8008132:	2201      	movs	r2, #1
 8008134:	4631      	mov	r1, r6
 8008136:	4648      	mov	r0, r9
 8008138:	f000 ff92 	bl	8009060 <__lshift>
 800813c:	f10a 0301 	add.w	r3, sl, #1
 8008140:	9300      	str	r3, [sp, #0]
 8008142:	eb0a 030b 	add.w	r3, sl, fp
 8008146:	9308      	str	r3, [sp, #32]
 8008148:	9b04      	ldr	r3, [sp, #16]
 800814a:	f003 0301 	and.w	r3, r3, #1
 800814e:	462f      	mov	r7, r5
 8008150:	9306      	str	r3, [sp, #24]
 8008152:	4605      	mov	r5, r0
 8008154:	9b00      	ldr	r3, [sp, #0]
 8008156:	9802      	ldr	r0, [sp, #8]
 8008158:	4621      	mov	r1, r4
 800815a:	f103 3bff 	add.w	fp, r3, #4294967295
 800815e:	f7ff fa8b 	bl	8007678 <quorem>
 8008162:	4603      	mov	r3, r0
 8008164:	3330      	adds	r3, #48	@ 0x30
 8008166:	9003      	str	r0, [sp, #12]
 8008168:	4639      	mov	r1, r7
 800816a:	9802      	ldr	r0, [sp, #8]
 800816c:	9309      	str	r3, [sp, #36]	@ 0x24
 800816e:	f000 ffe3 	bl	8009138 <__mcmp>
 8008172:	462a      	mov	r2, r5
 8008174:	9004      	str	r0, [sp, #16]
 8008176:	4621      	mov	r1, r4
 8008178:	4648      	mov	r0, r9
 800817a:	f000 fff9 	bl	8009170 <__mdiff>
 800817e:	68c2      	ldr	r2, [r0, #12]
 8008180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008182:	4606      	mov	r6, r0
 8008184:	bb02      	cbnz	r2, 80081c8 <_dtoa_r+0xa40>
 8008186:	4601      	mov	r1, r0
 8008188:	9802      	ldr	r0, [sp, #8]
 800818a:	f000 ffd5 	bl	8009138 <__mcmp>
 800818e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008190:	4602      	mov	r2, r0
 8008192:	4631      	mov	r1, r6
 8008194:	4648      	mov	r0, r9
 8008196:	920c      	str	r2, [sp, #48]	@ 0x30
 8008198:	9309      	str	r3, [sp, #36]	@ 0x24
 800819a:	f000 fd51 	bl	8008c40 <_Bfree>
 800819e:	9b07      	ldr	r3, [sp, #28]
 80081a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80081a2:	9e00      	ldr	r6, [sp, #0]
 80081a4:	ea42 0103 	orr.w	r1, r2, r3
 80081a8:	9b06      	ldr	r3, [sp, #24]
 80081aa:	4319      	orrs	r1, r3
 80081ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081ae:	d10d      	bne.n	80081cc <_dtoa_r+0xa44>
 80081b0:	2b39      	cmp	r3, #57	@ 0x39
 80081b2:	d027      	beq.n	8008204 <_dtoa_r+0xa7c>
 80081b4:	9a04      	ldr	r2, [sp, #16]
 80081b6:	2a00      	cmp	r2, #0
 80081b8:	dd01      	ble.n	80081be <_dtoa_r+0xa36>
 80081ba:	9b03      	ldr	r3, [sp, #12]
 80081bc:	3331      	adds	r3, #49	@ 0x31
 80081be:	f88b 3000 	strb.w	r3, [fp]
 80081c2:	e52e      	b.n	8007c22 <_dtoa_r+0x49a>
 80081c4:	4628      	mov	r0, r5
 80081c6:	e7b9      	b.n	800813c <_dtoa_r+0x9b4>
 80081c8:	2201      	movs	r2, #1
 80081ca:	e7e2      	b.n	8008192 <_dtoa_r+0xa0a>
 80081cc:	9904      	ldr	r1, [sp, #16]
 80081ce:	2900      	cmp	r1, #0
 80081d0:	db04      	blt.n	80081dc <_dtoa_r+0xa54>
 80081d2:	9807      	ldr	r0, [sp, #28]
 80081d4:	4301      	orrs	r1, r0
 80081d6:	9806      	ldr	r0, [sp, #24]
 80081d8:	4301      	orrs	r1, r0
 80081da:	d120      	bne.n	800821e <_dtoa_r+0xa96>
 80081dc:	2a00      	cmp	r2, #0
 80081de:	ddee      	ble.n	80081be <_dtoa_r+0xa36>
 80081e0:	9902      	ldr	r1, [sp, #8]
 80081e2:	9300      	str	r3, [sp, #0]
 80081e4:	2201      	movs	r2, #1
 80081e6:	4648      	mov	r0, r9
 80081e8:	f000 ff3a 	bl	8009060 <__lshift>
 80081ec:	4621      	mov	r1, r4
 80081ee:	9002      	str	r0, [sp, #8]
 80081f0:	f000 ffa2 	bl	8009138 <__mcmp>
 80081f4:	2800      	cmp	r0, #0
 80081f6:	9b00      	ldr	r3, [sp, #0]
 80081f8:	dc02      	bgt.n	8008200 <_dtoa_r+0xa78>
 80081fa:	d1e0      	bne.n	80081be <_dtoa_r+0xa36>
 80081fc:	07da      	lsls	r2, r3, #31
 80081fe:	d5de      	bpl.n	80081be <_dtoa_r+0xa36>
 8008200:	2b39      	cmp	r3, #57	@ 0x39
 8008202:	d1da      	bne.n	80081ba <_dtoa_r+0xa32>
 8008204:	2339      	movs	r3, #57	@ 0x39
 8008206:	f88b 3000 	strb.w	r3, [fp]
 800820a:	4633      	mov	r3, r6
 800820c:	461e      	mov	r6, r3
 800820e:	3b01      	subs	r3, #1
 8008210:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008214:	2a39      	cmp	r2, #57	@ 0x39
 8008216:	d04e      	beq.n	80082b6 <_dtoa_r+0xb2e>
 8008218:	3201      	adds	r2, #1
 800821a:	701a      	strb	r2, [r3, #0]
 800821c:	e501      	b.n	8007c22 <_dtoa_r+0x49a>
 800821e:	2a00      	cmp	r2, #0
 8008220:	dd03      	ble.n	800822a <_dtoa_r+0xaa2>
 8008222:	2b39      	cmp	r3, #57	@ 0x39
 8008224:	d0ee      	beq.n	8008204 <_dtoa_r+0xa7c>
 8008226:	3301      	adds	r3, #1
 8008228:	e7c9      	b.n	80081be <_dtoa_r+0xa36>
 800822a:	9a00      	ldr	r2, [sp, #0]
 800822c:	9908      	ldr	r1, [sp, #32]
 800822e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008232:	428a      	cmp	r2, r1
 8008234:	d028      	beq.n	8008288 <_dtoa_r+0xb00>
 8008236:	9902      	ldr	r1, [sp, #8]
 8008238:	2300      	movs	r3, #0
 800823a:	220a      	movs	r2, #10
 800823c:	4648      	mov	r0, r9
 800823e:	f000 fd21 	bl	8008c84 <__multadd>
 8008242:	42af      	cmp	r7, r5
 8008244:	9002      	str	r0, [sp, #8]
 8008246:	f04f 0300 	mov.w	r3, #0
 800824a:	f04f 020a 	mov.w	r2, #10
 800824e:	4639      	mov	r1, r7
 8008250:	4648      	mov	r0, r9
 8008252:	d107      	bne.n	8008264 <_dtoa_r+0xadc>
 8008254:	f000 fd16 	bl	8008c84 <__multadd>
 8008258:	4607      	mov	r7, r0
 800825a:	4605      	mov	r5, r0
 800825c:	9b00      	ldr	r3, [sp, #0]
 800825e:	3301      	adds	r3, #1
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	e777      	b.n	8008154 <_dtoa_r+0x9cc>
 8008264:	f000 fd0e 	bl	8008c84 <__multadd>
 8008268:	4629      	mov	r1, r5
 800826a:	4607      	mov	r7, r0
 800826c:	2300      	movs	r3, #0
 800826e:	220a      	movs	r2, #10
 8008270:	4648      	mov	r0, r9
 8008272:	f000 fd07 	bl	8008c84 <__multadd>
 8008276:	4605      	mov	r5, r0
 8008278:	e7f0      	b.n	800825c <_dtoa_r+0xad4>
 800827a:	f1bb 0f00 	cmp.w	fp, #0
 800827e:	bfcc      	ite	gt
 8008280:	465e      	movgt	r6, fp
 8008282:	2601      	movle	r6, #1
 8008284:	4456      	add	r6, sl
 8008286:	2700      	movs	r7, #0
 8008288:	9902      	ldr	r1, [sp, #8]
 800828a:	9300      	str	r3, [sp, #0]
 800828c:	2201      	movs	r2, #1
 800828e:	4648      	mov	r0, r9
 8008290:	f000 fee6 	bl	8009060 <__lshift>
 8008294:	4621      	mov	r1, r4
 8008296:	9002      	str	r0, [sp, #8]
 8008298:	f000 ff4e 	bl	8009138 <__mcmp>
 800829c:	2800      	cmp	r0, #0
 800829e:	dcb4      	bgt.n	800820a <_dtoa_r+0xa82>
 80082a0:	d102      	bne.n	80082a8 <_dtoa_r+0xb20>
 80082a2:	9b00      	ldr	r3, [sp, #0]
 80082a4:	07db      	lsls	r3, r3, #31
 80082a6:	d4b0      	bmi.n	800820a <_dtoa_r+0xa82>
 80082a8:	4633      	mov	r3, r6
 80082aa:	461e      	mov	r6, r3
 80082ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082b0:	2a30      	cmp	r2, #48	@ 0x30
 80082b2:	d0fa      	beq.n	80082aa <_dtoa_r+0xb22>
 80082b4:	e4b5      	b.n	8007c22 <_dtoa_r+0x49a>
 80082b6:	459a      	cmp	sl, r3
 80082b8:	d1a8      	bne.n	800820c <_dtoa_r+0xa84>
 80082ba:	2331      	movs	r3, #49	@ 0x31
 80082bc:	f108 0801 	add.w	r8, r8, #1
 80082c0:	f88a 3000 	strb.w	r3, [sl]
 80082c4:	e4ad      	b.n	8007c22 <_dtoa_r+0x49a>
 80082c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008324 <_dtoa_r+0xb9c>
 80082cc:	b11b      	cbz	r3, 80082d6 <_dtoa_r+0xb4e>
 80082ce:	f10a 0308 	add.w	r3, sl, #8
 80082d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80082d4:	6013      	str	r3, [r2, #0]
 80082d6:	4650      	mov	r0, sl
 80082d8:	b017      	add	sp, #92	@ 0x5c
 80082da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082de:	9b07      	ldr	r3, [sp, #28]
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	f77f ae2e 	ble.w	8007f42 <_dtoa_r+0x7ba>
 80082e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082e8:	9308      	str	r3, [sp, #32]
 80082ea:	2001      	movs	r0, #1
 80082ec:	e64d      	b.n	8007f8a <_dtoa_r+0x802>
 80082ee:	f1bb 0f00 	cmp.w	fp, #0
 80082f2:	f77f aed9 	ble.w	80080a8 <_dtoa_r+0x920>
 80082f6:	4656      	mov	r6, sl
 80082f8:	9802      	ldr	r0, [sp, #8]
 80082fa:	4621      	mov	r1, r4
 80082fc:	f7ff f9bc 	bl	8007678 <quorem>
 8008300:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008304:	f806 3b01 	strb.w	r3, [r6], #1
 8008308:	eba6 020a 	sub.w	r2, r6, sl
 800830c:	4593      	cmp	fp, r2
 800830e:	ddb4      	ble.n	800827a <_dtoa_r+0xaf2>
 8008310:	9902      	ldr	r1, [sp, #8]
 8008312:	2300      	movs	r3, #0
 8008314:	220a      	movs	r2, #10
 8008316:	4648      	mov	r0, r9
 8008318:	f000 fcb4 	bl	8008c84 <__multadd>
 800831c:	9002      	str	r0, [sp, #8]
 800831e:	e7eb      	b.n	80082f8 <_dtoa_r+0xb70>
 8008320:	08009d92 	.word	0x08009d92
 8008324:	08009d16 	.word	0x08009d16

08008328 <_free_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	4605      	mov	r5, r0
 800832c:	2900      	cmp	r1, #0
 800832e:	d041      	beq.n	80083b4 <_free_r+0x8c>
 8008330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008334:	1f0c      	subs	r4, r1, #4
 8008336:	2b00      	cmp	r3, #0
 8008338:	bfb8      	it	lt
 800833a:	18e4      	addlt	r4, r4, r3
 800833c:	f000 fc34 	bl	8008ba8 <__malloc_lock>
 8008340:	4a1d      	ldr	r2, [pc, #116]	@ (80083b8 <_free_r+0x90>)
 8008342:	6813      	ldr	r3, [r2, #0]
 8008344:	b933      	cbnz	r3, 8008354 <_free_r+0x2c>
 8008346:	6063      	str	r3, [r4, #4]
 8008348:	6014      	str	r4, [r2, #0]
 800834a:	4628      	mov	r0, r5
 800834c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008350:	f000 bc30 	b.w	8008bb4 <__malloc_unlock>
 8008354:	42a3      	cmp	r3, r4
 8008356:	d908      	bls.n	800836a <_free_r+0x42>
 8008358:	6820      	ldr	r0, [r4, #0]
 800835a:	1821      	adds	r1, r4, r0
 800835c:	428b      	cmp	r3, r1
 800835e:	bf01      	itttt	eq
 8008360:	6819      	ldreq	r1, [r3, #0]
 8008362:	685b      	ldreq	r3, [r3, #4]
 8008364:	1809      	addeq	r1, r1, r0
 8008366:	6021      	streq	r1, [r4, #0]
 8008368:	e7ed      	b.n	8008346 <_free_r+0x1e>
 800836a:	461a      	mov	r2, r3
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	b10b      	cbz	r3, 8008374 <_free_r+0x4c>
 8008370:	42a3      	cmp	r3, r4
 8008372:	d9fa      	bls.n	800836a <_free_r+0x42>
 8008374:	6811      	ldr	r1, [r2, #0]
 8008376:	1850      	adds	r0, r2, r1
 8008378:	42a0      	cmp	r0, r4
 800837a:	d10b      	bne.n	8008394 <_free_r+0x6c>
 800837c:	6820      	ldr	r0, [r4, #0]
 800837e:	4401      	add	r1, r0
 8008380:	1850      	adds	r0, r2, r1
 8008382:	4283      	cmp	r3, r0
 8008384:	6011      	str	r1, [r2, #0]
 8008386:	d1e0      	bne.n	800834a <_free_r+0x22>
 8008388:	6818      	ldr	r0, [r3, #0]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	6053      	str	r3, [r2, #4]
 800838e:	4408      	add	r0, r1
 8008390:	6010      	str	r0, [r2, #0]
 8008392:	e7da      	b.n	800834a <_free_r+0x22>
 8008394:	d902      	bls.n	800839c <_free_r+0x74>
 8008396:	230c      	movs	r3, #12
 8008398:	602b      	str	r3, [r5, #0]
 800839a:	e7d6      	b.n	800834a <_free_r+0x22>
 800839c:	6820      	ldr	r0, [r4, #0]
 800839e:	1821      	adds	r1, r4, r0
 80083a0:	428b      	cmp	r3, r1
 80083a2:	bf04      	itt	eq
 80083a4:	6819      	ldreq	r1, [r3, #0]
 80083a6:	685b      	ldreq	r3, [r3, #4]
 80083a8:	6063      	str	r3, [r4, #4]
 80083aa:	bf04      	itt	eq
 80083ac:	1809      	addeq	r1, r1, r0
 80083ae:	6021      	streq	r1, [r4, #0]
 80083b0:	6054      	str	r4, [r2, #4]
 80083b2:	e7ca      	b.n	800834a <_free_r+0x22>
 80083b4:	bd38      	pop	{r3, r4, r5, pc}
 80083b6:	bf00      	nop
 80083b8:	20000504 	.word	0x20000504

080083bc <rshift>:
 80083bc:	6903      	ldr	r3, [r0, #16]
 80083be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80083c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80083c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80083ca:	f100 0414 	add.w	r4, r0, #20
 80083ce:	dd45      	ble.n	800845c <rshift+0xa0>
 80083d0:	f011 011f 	ands.w	r1, r1, #31
 80083d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80083d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80083dc:	d10c      	bne.n	80083f8 <rshift+0x3c>
 80083de:	f100 0710 	add.w	r7, r0, #16
 80083e2:	4629      	mov	r1, r5
 80083e4:	42b1      	cmp	r1, r6
 80083e6:	d334      	bcc.n	8008452 <rshift+0x96>
 80083e8:	1a9b      	subs	r3, r3, r2
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	1eea      	subs	r2, r5, #3
 80083ee:	4296      	cmp	r6, r2
 80083f0:	bf38      	it	cc
 80083f2:	2300      	movcc	r3, #0
 80083f4:	4423      	add	r3, r4
 80083f6:	e015      	b.n	8008424 <rshift+0x68>
 80083f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80083fc:	f1c1 0820 	rsb	r8, r1, #32
 8008400:	40cf      	lsrs	r7, r1
 8008402:	f105 0e04 	add.w	lr, r5, #4
 8008406:	46a1      	mov	r9, r4
 8008408:	4576      	cmp	r6, lr
 800840a:	46f4      	mov	ip, lr
 800840c:	d815      	bhi.n	800843a <rshift+0x7e>
 800840e:	1a9a      	subs	r2, r3, r2
 8008410:	0092      	lsls	r2, r2, #2
 8008412:	3a04      	subs	r2, #4
 8008414:	3501      	adds	r5, #1
 8008416:	42ae      	cmp	r6, r5
 8008418:	bf38      	it	cc
 800841a:	2200      	movcc	r2, #0
 800841c:	18a3      	adds	r3, r4, r2
 800841e:	50a7      	str	r7, [r4, r2]
 8008420:	b107      	cbz	r7, 8008424 <rshift+0x68>
 8008422:	3304      	adds	r3, #4
 8008424:	1b1a      	subs	r2, r3, r4
 8008426:	42a3      	cmp	r3, r4
 8008428:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800842c:	bf08      	it	eq
 800842e:	2300      	moveq	r3, #0
 8008430:	6102      	str	r2, [r0, #16]
 8008432:	bf08      	it	eq
 8008434:	6143      	streq	r3, [r0, #20]
 8008436:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800843a:	f8dc c000 	ldr.w	ip, [ip]
 800843e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008442:	ea4c 0707 	orr.w	r7, ip, r7
 8008446:	f849 7b04 	str.w	r7, [r9], #4
 800844a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800844e:	40cf      	lsrs	r7, r1
 8008450:	e7da      	b.n	8008408 <rshift+0x4c>
 8008452:	f851 cb04 	ldr.w	ip, [r1], #4
 8008456:	f847 cf04 	str.w	ip, [r7, #4]!
 800845a:	e7c3      	b.n	80083e4 <rshift+0x28>
 800845c:	4623      	mov	r3, r4
 800845e:	e7e1      	b.n	8008424 <rshift+0x68>

08008460 <__hexdig_fun>:
 8008460:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008464:	2b09      	cmp	r3, #9
 8008466:	d802      	bhi.n	800846e <__hexdig_fun+0xe>
 8008468:	3820      	subs	r0, #32
 800846a:	b2c0      	uxtb	r0, r0
 800846c:	4770      	bx	lr
 800846e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008472:	2b05      	cmp	r3, #5
 8008474:	d801      	bhi.n	800847a <__hexdig_fun+0x1a>
 8008476:	3847      	subs	r0, #71	@ 0x47
 8008478:	e7f7      	b.n	800846a <__hexdig_fun+0xa>
 800847a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800847e:	2b05      	cmp	r3, #5
 8008480:	d801      	bhi.n	8008486 <__hexdig_fun+0x26>
 8008482:	3827      	subs	r0, #39	@ 0x27
 8008484:	e7f1      	b.n	800846a <__hexdig_fun+0xa>
 8008486:	2000      	movs	r0, #0
 8008488:	4770      	bx	lr
	...

0800848c <__gethex>:
 800848c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008490:	b085      	sub	sp, #20
 8008492:	468a      	mov	sl, r1
 8008494:	9302      	str	r3, [sp, #8]
 8008496:	680b      	ldr	r3, [r1, #0]
 8008498:	9001      	str	r0, [sp, #4]
 800849a:	4690      	mov	r8, r2
 800849c:	1c9c      	adds	r4, r3, #2
 800849e:	46a1      	mov	r9, r4
 80084a0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80084a4:	2830      	cmp	r0, #48	@ 0x30
 80084a6:	d0fa      	beq.n	800849e <__gethex+0x12>
 80084a8:	eba9 0303 	sub.w	r3, r9, r3
 80084ac:	f1a3 0b02 	sub.w	fp, r3, #2
 80084b0:	f7ff ffd6 	bl	8008460 <__hexdig_fun>
 80084b4:	4605      	mov	r5, r0
 80084b6:	2800      	cmp	r0, #0
 80084b8:	d168      	bne.n	800858c <__gethex+0x100>
 80084ba:	49a0      	ldr	r1, [pc, #640]	@ (800873c <__gethex+0x2b0>)
 80084bc:	2201      	movs	r2, #1
 80084be:	4648      	mov	r0, r9
 80084c0:	f7ff f824 	bl	800750c <strncmp>
 80084c4:	4607      	mov	r7, r0
 80084c6:	2800      	cmp	r0, #0
 80084c8:	d167      	bne.n	800859a <__gethex+0x10e>
 80084ca:	f899 0001 	ldrb.w	r0, [r9, #1]
 80084ce:	4626      	mov	r6, r4
 80084d0:	f7ff ffc6 	bl	8008460 <__hexdig_fun>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	d062      	beq.n	800859e <__gethex+0x112>
 80084d8:	4623      	mov	r3, r4
 80084da:	7818      	ldrb	r0, [r3, #0]
 80084dc:	2830      	cmp	r0, #48	@ 0x30
 80084de:	4699      	mov	r9, r3
 80084e0:	f103 0301 	add.w	r3, r3, #1
 80084e4:	d0f9      	beq.n	80084da <__gethex+0x4e>
 80084e6:	f7ff ffbb 	bl	8008460 <__hexdig_fun>
 80084ea:	fab0 f580 	clz	r5, r0
 80084ee:	096d      	lsrs	r5, r5, #5
 80084f0:	f04f 0b01 	mov.w	fp, #1
 80084f4:	464a      	mov	r2, r9
 80084f6:	4616      	mov	r6, r2
 80084f8:	3201      	adds	r2, #1
 80084fa:	7830      	ldrb	r0, [r6, #0]
 80084fc:	f7ff ffb0 	bl	8008460 <__hexdig_fun>
 8008500:	2800      	cmp	r0, #0
 8008502:	d1f8      	bne.n	80084f6 <__gethex+0x6a>
 8008504:	498d      	ldr	r1, [pc, #564]	@ (800873c <__gethex+0x2b0>)
 8008506:	2201      	movs	r2, #1
 8008508:	4630      	mov	r0, r6
 800850a:	f7fe ffff 	bl	800750c <strncmp>
 800850e:	2800      	cmp	r0, #0
 8008510:	d13f      	bne.n	8008592 <__gethex+0x106>
 8008512:	b944      	cbnz	r4, 8008526 <__gethex+0x9a>
 8008514:	1c74      	adds	r4, r6, #1
 8008516:	4622      	mov	r2, r4
 8008518:	4616      	mov	r6, r2
 800851a:	3201      	adds	r2, #1
 800851c:	7830      	ldrb	r0, [r6, #0]
 800851e:	f7ff ff9f 	bl	8008460 <__hexdig_fun>
 8008522:	2800      	cmp	r0, #0
 8008524:	d1f8      	bne.n	8008518 <__gethex+0x8c>
 8008526:	1ba4      	subs	r4, r4, r6
 8008528:	00a7      	lsls	r7, r4, #2
 800852a:	7833      	ldrb	r3, [r6, #0]
 800852c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008530:	2b50      	cmp	r3, #80	@ 0x50
 8008532:	d13e      	bne.n	80085b2 <__gethex+0x126>
 8008534:	7873      	ldrb	r3, [r6, #1]
 8008536:	2b2b      	cmp	r3, #43	@ 0x2b
 8008538:	d033      	beq.n	80085a2 <__gethex+0x116>
 800853a:	2b2d      	cmp	r3, #45	@ 0x2d
 800853c:	d034      	beq.n	80085a8 <__gethex+0x11c>
 800853e:	1c71      	adds	r1, r6, #1
 8008540:	2400      	movs	r4, #0
 8008542:	7808      	ldrb	r0, [r1, #0]
 8008544:	f7ff ff8c 	bl	8008460 <__hexdig_fun>
 8008548:	1e43      	subs	r3, r0, #1
 800854a:	b2db      	uxtb	r3, r3
 800854c:	2b18      	cmp	r3, #24
 800854e:	d830      	bhi.n	80085b2 <__gethex+0x126>
 8008550:	f1a0 0210 	sub.w	r2, r0, #16
 8008554:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008558:	f7ff ff82 	bl	8008460 <__hexdig_fun>
 800855c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008560:	fa5f fc8c 	uxtb.w	ip, ip
 8008564:	f1bc 0f18 	cmp.w	ip, #24
 8008568:	f04f 030a 	mov.w	r3, #10
 800856c:	d91e      	bls.n	80085ac <__gethex+0x120>
 800856e:	b104      	cbz	r4, 8008572 <__gethex+0xe6>
 8008570:	4252      	negs	r2, r2
 8008572:	4417      	add	r7, r2
 8008574:	f8ca 1000 	str.w	r1, [sl]
 8008578:	b1ed      	cbz	r5, 80085b6 <__gethex+0x12a>
 800857a:	f1bb 0f00 	cmp.w	fp, #0
 800857e:	bf0c      	ite	eq
 8008580:	2506      	moveq	r5, #6
 8008582:	2500      	movne	r5, #0
 8008584:	4628      	mov	r0, r5
 8008586:	b005      	add	sp, #20
 8008588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800858c:	2500      	movs	r5, #0
 800858e:	462c      	mov	r4, r5
 8008590:	e7b0      	b.n	80084f4 <__gethex+0x68>
 8008592:	2c00      	cmp	r4, #0
 8008594:	d1c7      	bne.n	8008526 <__gethex+0x9a>
 8008596:	4627      	mov	r7, r4
 8008598:	e7c7      	b.n	800852a <__gethex+0x9e>
 800859a:	464e      	mov	r6, r9
 800859c:	462f      	mov	r7, r5
 800859e:	2501      	movs	r5, #1
 80085a0:	e7c3      	b.n	800852a <__gethex+0x9e>
 80085a2:	2400      	movs	r4, #0
 80085a4:	1cb1      	adds	r1, r6, #2
 80085a6:	e7cc      	b.n	8008542 <__gethex+0xb6>
 80085a8:	2401      	movs	r4, #1
 80085aa:	e7fb      	b.n	80085a4 <__gethex+0x118>
 80085ac:	fb03 0002 	mla	r0, r3, r2, r0
 80085b0:	e7ce      	b.n	8008550 <__gethex+0xc4>
 80085b2:	4631      	mov	r1, r6
 80085b4:	e7de      	b.n	8008574 <__gethex+0xe8>
 80085b6:	eba6 0309 	sub.w	r3, r6, r9
 80085ba:	3b01      	subs	r3, #1
 80085bc:	4629      	mov	r1, r5
 80085be:	2b07      	cmp	r3, #7
 80085c0:	dc0a      	bgt.n	80085d8 <__gethex+0x14c>
 80085c2:	9801      	ldr	r0, [sp, #4]
 80085c4:	f000 fafc 	bl	8008bc0 <_Balloc>
 80085c8:	4604      	mov	r4, r0
 80085ca:	b940      	cbnz	r0, 80085de <__gethex+0x152>
 80085cc:	4b5c      	ldr	r3, [pc, #368]	@ (8008740 <__gethex+0x2b4>)
 80085ce:	4602      	mov	r2, r0
 80085d0:	21e4      	movs	r1, #228	@ 0xe4
 80085d2:	485c      	ldr	r0, [pc, #368]	@ (8008744 <__gethex+0x2b8>)
 80085d4:	f001 fa3c 	bl	8009a50 <__assert_func>
 80085d8:	3101      	adds	r1, #1
 80085da:	105b      	asrs	r3, r3, #1
 80085dc:	e7ef      	b.n	80085be <__gethex+0x132>
 80085de:	f100 0a14 	add.w	sl, r0, #20
 80085e2:	2300      	movs	r3, #0
 80085e4:	4655      	mov	r5, sl
 80085e6:	469b      	mov	fp, r3
 80085e8:	45b1      	cmp	r9, r6
 80085ea:	d337      	bcc.n	800865c <__gethex+0x1d0>
 80085ec:	f845 bb04 	str.w	fp, [r5], #4
 80085f0:	eba5 050a 	sub.w	r5, r5, sl
 80085f4:	10ad      	asrs	r5, r5, #2
 80085f6:	6125      	str	r5, [r4, #16]
 80085f8:	4658      	mov	r0, fp
 80085fa:	f000 fbd3 	bl	8008da4 <__hi0bits>
 80085fe:	016d      	lsls	r5, r5, #5
 8008600:	f8d8 6000 	ldr.w	r6, [r8]
 8008604:	1a2d      	subs	r5, r5, r0
 8008606:	42b5      	cmp	r5, r6
 8008608:	dd54      	ble.n	80086b4 <__gethex+0x228>
 800860a:	1bad      	subs	r5, r5, r6
 800860c:	4629      	mov	r1, r5
 800860e:	4620      	mov	r0, r4
 8008610:	f000 ff5f 	bl	80094d2 <__any_on>
 8008614:	4681      	mov	r9, r0
 8008616:	b178      	cbz	r0, 8008638 <__gethex+0x1ac>
 8008618:	1e6b      	subs	r3, r5, #1
 800861a:	1159      	asrs	r1, r3, #5
 800861c:	f003 021f 	and.w	r2, r3, #31
 8008620:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008624:	f04f 0901 	mov.w	r9, #1
 8008628:	fa09 f202 	lsl.w	r2, r9, r2
 800862c:	420a      	tst	r2, r1
 800862e:	d003      	beq.n	8008638 <__gethex+0x1ac>
 8008630:	454b      	cmp	r3, r9
 8008632:	dc36      	bgt.n	80086a2 <__gethex+0x216>
 8008634:	f04f 0902 	mov.w	r9, #2
 8008638:	4629      	mov	r1, r5
 800863a:	4620      	mov	r0, r4
 800863c:	f7ff febe 	bl	80083bc <rshift>
 8008640:	442f      	add	r7, r5
 8008642:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008646:	42bb      	cmp	r3, r7
 8008648:	da42      	bge.n	80086d0 <__gethex+0x244>
 800864a:	9801      	ldr	r0, [sp, #4]
 800864c:	4621      	mov	r1, r4
 800864e:	f000 faf7 	bl	8008c40 <_Bfree>
 8008652:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008654:	2300      	movs	r3, #0
 8008656:	6013      	str	r3, [r2, #0]
 8008658:	25a3      	movs	r5, #163	@ 0xa3
 800865a:	e793      	b.n	8008584 <__gethex+0xf8>
 800865c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008660:	2a2e      	cmp	r2, #46	@ 0x2e
 8008662:	d012      	beq.n	800868a <__gethex+0x1fe>
 8008664:	2b20      	cmp	r3, #32
 8008666:	d104      	bne.n	8008672 <__gethex+0x1e6>
 8008668:	f845 bb04 	str.w	fp, [r5], #4
 800866c:	f04f 0b00 	mov.w	fp, #0
 8008670:	465b      	mov	r3, fp
 8008672:	7830      	ldrb	r0, [r6, #0]
 8008674:	9303      	str	r3, [sp, #12]
 8008676:	f7ff fef3 	bl	8008460 <__hexdig_fun>
 800867a:	9b03      	ldr	r3, [sp, #12]
 800867c:	f000 000f 	and.w	r0, r0, #15
 8008680:	4098      	lsls	r0, r3
 8008682:	ea4b 0b00 	orr.w	fp, fp, r0
 8008686:	3304      	adds	r3, #4
 8008688:	e7ae      	b.n	80085e8 <__gethex+0x15c>
 800868a:	45b1      	cmp	r9, r6
 800868c:	d8ea      	bhi.n	8008664 <__gethex+0x1d8>
 800868e:	492b      	ldr	r1, [pc, #172]	@ (800873c <__gethex+0x2b0>)
 8008690:	9303      	str	r3, [sp, #12]
 8008692:	2201      	movs	r2, #1
 8008694:	4630      	mov	r0, r6
 8008696:	f7fe ff39 	bl	800750c <strncmp>
 800869a:	9b03      	ldr	r3, [sp, #12]
 800869c:	2800      	cmp	r0, #0
 800869e:	d1e1      	bne.n	8008664 <__gethex+0x1d8>
 80086a0:	e7a2      	b.n	80085e8 <__gethex+0x15c>
 80086a2:	1ea9      	subs	r1, r5, #2
 80086a4:	4620      	mov	r0, r4
 80086a6:	f000 ff14 	bl	80094d2 <__any_on>
 80086aa:	2800      	cmp	r0, #0
 80086ac:	d0c2      	beq.n	8008634 <__gethex+0x1a8>
 80086ae:	f04f 0903 	mov.w	r9, #3
 80086b2:	e7c1      	b.n	8008638 <__gethex+0x1ac>
 80086b4:	da09      	bge.n	80086ca <__gethex+0x23e>
 80086b6:	1b75      	subs	r5, r6, r5
 80086b8:	4621      	mov	r1, r4
 80086ba:	9801      	ldr	r0, [sp, #4]
 80086bc:	462a      	mov	r2, r5
 80086be:	f000 fccf 	bl	8009060 <__lshift>
 80086c2:	1b7f      	subs	r7, r7, r5
 80086c4:	4604      	mov	r4, r0
 80086c6:	f100 0a14 	add.w	sl, r0, #20
 80086ca:	f04f 0900 	mov.w	r9, #0
 80086ce:	e7b8      	b.n	8008642 <__gethex+0x1b6>
 80086d0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80086d4:	42bd      	cmp	r5, r7
 80086d6:	dd6f      	ble.n	80087b8 <__gethex+0x32c>
 80086d8:	1bed      	subs	r5, r5, r7
 80086da:	42ae      	cmp	r6, r5
 80086dc:	dc34      	bgt.n	8008748 <__gethex+0x2bc>
 80086de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80086e2:	2b02      	cmp	r3, #2
 80086e4:	d022      	beq.n	800872c <__gethex+0x2a0>
 80086e6:	2b03      	cmp	r3, #3
 80086e8:	d024      	beq.n	8008734 <__gethex+0x2a8>
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d115      	bne.n	800871a <__gethex+0x28e>
 80086ee:	42ae      	cmp	r6, r5
 80086f0:	d113      	bne.n	800871a <__gethex+0x28e>
 80086f2:	2e01      	cmp	r6, #1
 80086f4:	d10b      	bne.n	800870e <__gethex+0x282>
 80086f6:	9a02      	ldr	r2, [sp, #8]
 80086f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80086fc:	6013      	str	r3, [r2, #0]
 80086fe:	2301      	movs	r3, #1
 8008700:	6123      	str	r3, [r4, #16]
 8008702:	f8ca 3000 	str.w	r3, [sl]
 8008706:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008708:	2562      	movs	r5, #98	@ 0x62
 800870a:	601c      	str	r4, [r3, #0]
 800870c:	e73a      	b.n	8008584 <__gethex+0xf8>
 800870e:	1e71      	subs	r1, r6, #1
 8008710:	4620      	mov	r0, r4
 8008712:	f000 fede 	bl	80094d2 <__any_on>
 8008716:	2800      	cmp	r0, #0
 8008718:	d1ed      	bne.n	80086f6 <__gethex+0x26a>
 800871a:	9801      	ldr	r0, [sp, #4]
 800871c:	4621      	mov	r1, r4
 800871e:	f000 fa8f 	bl	8008c40 <_Bfree>
 8008722:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008724:	2300      	movs	r3, #0
 8008726:	6013      	str	r3, [r2, #0]
 8008728:	2550      	movs	r5, #80	@ 0x50
 800872a:	e72b      	b.n	8008584 <__gethex+0xf8>
 800872c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800872e:	2b00      	cmp	r3, #0
 8008730:	d1f3      	bne.n	800871a <__gethex+0x28e>
 8008732:	e7e0      	b.n	80086f6 <__gethex+0x26a>
 8008734:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1dd      	bne.n	80086f6 <__gethex+0x26a>
 800873a:	e7ee      	b.n	800871a <__gethex+0x28e>
 800873c:	08009cd8 	.word	0x08009cd8
 8008740:	08009d92 	.word	0x08009d92
 8008744:	08009da3 	.word	0x08009da3
 8008748:	1e6f      	subs	r7, r5, #1
 800874a:	f1b9 0f00 	cmp.w	r9, #0
 800874e:	d130      	bne.n	80087b2 <__gethex+0x326>
 8008750:	b127      	cbz	r7, 800875c <__gethex+0x2d0>
 8008752:	4639      	mov	r1, r7
 8008754:	4620      	mov	r0, r4
 8008756:	f000 febc 	bl	80094d2 <__any_on>
 800875a:	4681      	mov	r9, r0
 800875c:	117a      	asrs	r2, r7, #5
 800875e:	2301      	movs	r3, #1
 8008760:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008764:	f007 071f 	and.w	r7, r7, #31
 8008768:	40bb      	lsls	r3, r7
 800876a:	4213      	tst	r3, r2
 800876c:	4629      	mov	r1, r5
 800876e:	4620      	mov	r0, r4
 8008770:	bf18      	it	ne
 8008772:	f049 0902 	orrne.w	r9, r9, #2
 8008776:	f7ff fe21 	bl	80083bc <rshift>
 800877a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800877e:	1b76      	subs	r6, r6, r5
 8008780:	2502      	movs	r5, #2
 8008782:	f1b9 0f00 	cmp.w	r9, #0
 8008786:	d047      	beq.n	8008818 <__gethex+0x38c>
 8008788:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800878c:	2b02      	cmp	r3, #2
 800878e:	d015      	beq.n	80087bc <__gethex+0x330>
 8008790:	2b03      	cmp	r3, #3
 8008792:	d017      	beq.n	80087c4 <__gethex+0x338>
 8008794:	2b01      	cmp	r3, #1
 8008796:	d109      	bne.n	80087ac <__gethex+0x320>
 8008798:	f019 0f02 	tst.w	r9, #2
 800879c:	d006      	beq.n	80087ac <__gethex+0x320>
 800879e:	f8da 3000 	ldr.w	r3, [sl]
 80087a2:	ea49 0903 	orr.w	r9, r9, r3
 80087a6:	f019 0f01 	tst.w	r9, #1
 80087aa:	d10e      	bne.n	80087ca <__gethex+0x33e>
 80087ac:	f045 0510 	orr.w	r5, r5, #16
 80087b0:	e032      	b.n	8008818 <__gethex+0x38c>
 80087b2:	f04f 0901 	mov.w	r9, #1
 80087b6:	e7d1      	b.n	800875c <__gethex+0x2d0>
 80087b8:	2501      	movs	r5, #1
 80087ba:	e7e2      	b.n	8008782 <__gethex+0x2f6>
 80087bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087be:	f1c3 0301 	rsb	r3, r3, #1
 80087c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80087c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d0f0      	beq.n	80087ac <__gethex+0x320>
 80087ca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80087ce:	f104 0314 	add.w	r3, r4, #20
 80087d2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80087d6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80087da:	f04f 0c00 	mov.w	ip, #0
 80087de:	4618      	mov	r0, r3
 80087e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80087e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80087e8:	d01b      	beq.n	8008822 <__gethex+0x396>
 80087ea:	3201      	adds	r2, #1
 80087ec:	6002      	str	r2, [r0, #0]
 80087ee:	2d02      	cmp	r5, #2
 80087f0:	f104 0314 	add.w	r3, r4, #20
 80087f4:	d13c      	bne.n	8008870 <__gethex+0x3e4>
 80087f6:	f8d8 2000 	ldr.w	r2, [r8]
 80087fa:	3a01      	subs	r2, #1
 80087fc:	42b2      	cmp	r2, r6
 80087fe:	d109      	bne.n	8008814 <__gethex+0x388>
 8008800:	1171      	asrs	r1, r6, #5
 8008802:	2201      	movs	r2, #1
 8008804:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008808:	f006 061f 	and.w	r6, r6, #31
 800880c:	fa02 f606 	lsl.w	r6, r2, r6
 8008810:	421e      	tst	r6, r3
 8008812:	d13a      	bne.n	800888a <__gethex+0x3fe>
 8008814:	f045 0520 	orr.w	r5, r5, #32
 8008818:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800881a:	601c      	str	r4, [r3, #0]
 800881c:	9b02      	ldr	r3, [sp, #8]
 800881e:	601f      	str	r7, [r3, #0]
 8008820:	e6b0      	b.n	8008584 <__gethex+0xf8>
 8008822:	4299      	cmp	r1, r3
 8008824:	f843 cc04 	str.w	ip, [r3, #-4]
 8008828:	d8d9      	bhi.n	80087de <__gethex+0x352>
 800882a:	68a3      	ldr	r3, [r4, #8]
 800882c:	459b      	cmp	fp, r3
 800882e:	db17      	blt.n	8008860 <__gethex+0x3d4>
 8008830:	6861      	ldr	r1, [r4, #4]
 8008832:	9801      	ldr	r0, [sp, #4]
 8008834:	3101      	adds	r1, #1
 8008836:	f000 f9c3 	bl	8008bc0 <_Balloc>
 800883a:	4681      	mov	r9, r0
 800883c:	b918      	cbnz	r0, 8008846 <__gethex+0x3ba>
 800883e:	4b1a      	ldr	r3, [pc, #104]	@ (80088a8 <__gethex+0x41c>)
 8008840:	4602      	mov	r2, r0
 8008842:	2184      	movs	r1, #132	@ 0x84
 8008844:	e6c5      	b.n	80085d2 <__gethex+0x146>
 8008846:	6922      	ldr	r2, [r4, #16]
 8008848:	3202      	adds	r2, #2
 800884a:	f104 010c 	add.w	r1, r4, #12
 800884e:	0092      	lsls	r2, r2, #2
 8008850:	300c      	adds	r0, #12
 8008852:	f7fe fefa 	bl	800764a <memcpy>
 8008856:	4621      	mov	r1, r4
 8008858:	9801      	ldr	r0, [sp, #4]
 800885a:	f000 f9f1 	bl	8008c40 <_Bfree>
 800885e:	464c      	mov	r4, r9
 8008860:	6923      	ldr	r3, [r4, #16]
 8008862:	1c5a      	adds	r2, r3, #1
 8008864:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008868:	6122      	str	r2, [r4, #16]
 800886a:	2201      	movs	r2, #1
 800886c:	615a      	str	r2, [r3, #20]
 800886e:	e7be      	b.n	80087ee <__gethex+0x362>
 8008870:	6922      	ldr	r2, [r4, #16]
 8008872:	455a      	cmp	r2, fp
 8008874:	dd0b      	ble.n	800888e <__gethex+0x402>
 8008876:	2101      	movs	r1, #1
 8008878:	4620      	mov	r0, r4
 800887a:	f7ff fd9f 	bl	80083bc <rshift>
 800887e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008882:	3701      	adds	r7, #1
 8008884:	42bb      	cmp	r3, r7
 8008886:	f6ff aee0 	blt.w	800864a <__gethex+0x1be>
 800888a:	2501      	movs	r5, #1
 800888c:	e7c2      	b.n	8008814 <__gethex+0x388>
 800888e:	f016 061f 	ands.w	r6, r6, #31
 8008892:	d0fa      	beq.n	800888a <__gethex+0x3fe>
 8008894:	4453      	add	r3, sl
 8008896:	f1c6 0620 	rsb	r6, r6, #32
 800889a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800889e:	f000 fa81 	bl	8008da4 <__hi0bits>
 80088a2:	42b0      	cmp	r0, r6
 80088a4:	dbe7      	blt.n	8008876 <__gethex+0x3ea>
 80088a6:	e7f0      	b.n	800888a <__gethex+0x3fe>
 80088a8:	08009d92 	.word	0x08009d92

080088ac <L_shift>:
 80088ac:	f1c2 0208 	rsb	r2, r2, #8
 80088b0:	0092      	lsls	r2, r2, #2
 80088b2:	b570      	push	{r4, r5, r6, lr}
 80088b4:	f1c2 0620 	rsb	r6, r2, #32
 80088b8:	6843      	ldr	r3, [r0, #4]
 80088ba:	6804      	ldr	r4, [r0, #0]
 80088bc:	fa03 f506 	lsl.w	r5, r3, r6
 80088c0:	432c      	orrs	r4, r5
 80088c2:	40d3      	lsrs	r3, r2
 80088c4:	6004      	str	r4, [r0, #0]
 80088c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80088ca:	4288      	cmp	r0, r1
 80088cc:	d3f4      	bcc.n	80088b8 <L_shift+0xc>
 80088ce:	bd70      	pop	{r4, r5, r6, pc}

080088d0 <__match>:
 80088d0:	b530      	push	{r4, r5, lr}
 80088d2:	6803      	ldr	r3, [r0, #0]
 80088d4:	3301      	adds	r3, #1
 80088d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088da:	b914      	cbnz	r4, 80088e2 <__match+0x12>
 80088dc:	6003      	str	r3, [r0, #0]
 80088de:	2001      	movs	r0, #1
 80088e0:	bd30      	pop	{r4, r5, pc}
 80088e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80088ea:	2d19      	cmp	r5, #25
 80088ec:	bf98      	it	ls
 80088ee:	3220      	addls	r2, #32
 80088f0:	42a2      	cmp	r2, r4
 80088f2:	d0f0      	beq.n	80088d6 <__match+0x6>
 80088f4:	2000      	movs	r0, #0
 80088f6:	e7f3      	b.n	80088e0 <__match+0x10>

080088f8 <__hexnan>:
 80088f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088fc:	680b      	ldr	r3, [r1, #0]
 80088fe:	6801      	ldr	r1, [r0, #0]
 8008900:	115e      	asrs	r6, r3, #5
 8008902:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008906:	f013 031f 	ands.w	r3, r3, #31
 800890a:	b087      	sub	sp, #28
 800890c:	bf18      	it	ne
 800890e:	3604      	addne	r6, #4
 8008910:	2500      	movs	r5, #0
 8008912:	1f37      	subs	r7, r6, #4
 8008914:	4682      	mov	sl, r0
 8008916:	4690      	mov	r8, r2
 8008918:	9301      	str	r3, [sp, #4]
 800891a:	f846 5c04 	str.w	r5, [r6, #-4]
 800891e:	46b9      	mov	r9, r7
 8008920:	463c      	mov	r4, r7
 8008922:	9502      	str	r5, [sp, #8]
 8008924:	46ab      	mov	fp, r5
 8008926:	784a      	ldrb	r2, [r1, #1]
 8008928:	1c4b      	adds	r3, r1, #1
 800892a:	9303      	str	r3, [sp, #12]
 800892c:	b342      	cbz	r2, 8008980 <__hexnan+0x88>
 800892e:	4610      	mov	r0, r2
 8008930:	9105      	str	r1, [sp, #20]
 8008932:	9204      	str	r2, [sp, #16]
 8008934:	f7ff fd94 	bl	8008460 <__hexdig_fun>
 8008938:	2800      	cmp	r0, #0
 800893a:	d151      	bne.n	80089e0 <__hexnan+0xe8>
 800893c:	9a04      	ldr	r2, [sp, #16]
 800893e:	9905      	ldr	r1, [sp, #20]
 8008940:	2a20      	cmp	r2, #32
 8008942:	d818      	bhi.n	8008976 <__hexnan+0x7e>
 8008944:	9b02      	ldr	r3, [sp, #8]
 8008946:	459b      	cmp	fp, r3
 8008948:	dd13      	ble.n	8008972 <__hexnan+0x7a>
 800894a:	454c      	cmp	r4, r9
 800894c:	d206      	bcs.n	800895c <__hexnan+0x64>
 800894e:	2d07      	cmp	r5, #7
 8008950:	dc04      	bgt.n	800895c <__hexnan+0x64>
 8008952:	462a      	mov	r2, r5
 8008954:	4649      	mov	r1, r9
 8008956:	4620      	mov	r0, r4
 8008958:	f7ff ffa8 	bl	80088ac <L_shift>
 800895c:	4544      	cmp	r4, r8
 800895e:	d952      	bls.n	8008a06 <__hexnan+0x10e>
 8008960:	2300      	movs	r3, #0
 8008962:	f1a4 0904 	sub.w	r9, r4, #4
 8008966:	f844 3c04 	str.w	r3, [r4, #-4]
 800896a:	f8cd b008 	str.w	fp, [sp, #8]
 800896e:	464c      	mov	r4, r9
 8008970:	461d      	mov	r5, r3
 8008972:	9903      	ldr	r1, [sp, #12]
 8008974:	e7d7      	b.n	8008926 <__hexnan+0x2e>
 8008976:	2a29      	cmp	r2, #41	@ 0x29
 8008978:	d157      	bne.n	8008a2a <__hexnan+0x132>
 800897a:	3102      	adds	r1, #2
 800897c:	f8ca 1000 	str.w	r1, [sl]
 8008980:	f1bb 0f00 	cmp.w	fp, #0
 8008984:	d051      	beq.n	8008a2a <__hexnan+0x132>
 8008986:	454c      	cmp	r4, r9
 8008988:	d206      	bcs.n	8008998 <__hexnan+0xa0>
 800898a:	2d07      	cmp	r5, #7
 800898c:	dc04      	bgt.n	8008998 <__hexnan+0xa0>
 800898e:	462a      	mov	r2, r5
 8008990:	4649      	mov	r1, r9
 8008992:	4620      	mov	r0, r4
 8008994:	f7ff ff8a 	bl	80088ac <L_shift>
 8008998:	4544      	cmp	r4, r8
 800899a:	d936      	bls.n	8008a0a <__hexnan+0x112>
 800899c:	f1a8 0204 	sub.w	r2, r8, #4
 80089a0:	4623      	mov	r3, r4
 80089a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80089a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80089aa:	429f      	cmp	r7, r3
 80089ac:	d2f9      	bcs.n	80089a2 <__hexnan+0xaa>
 80089ae:	1b3b      	subs	r3, r7, r4
 80089b0:	f023 0303 	bic.w	r3, r3, #3
 80089b4:	3304      	adds	r3, #4
 80089b6:	3401      	adds	r4, #1
 80089b8:	3e03      	subs	r6, #3
 80089ba:	42b4      	cmp	r4, r6
 80089bc:	bf88      	it	hi
 80089be:	2304      	movhi	r3, #4
 80089c0:	4443      	add	r3, r8
 80089c2:	2200      	movs	r2, #0
 80089c4:	f843 2b04 	str.w	r2, [r3], #4
 80089c8:	429f      	cmp	r7, r3
 80089ca:	d2fb      	bcs.n	80089c4 <__hexnan+0xcc>
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	b91b      	cbnz	r3, 80089d8 <__hexnan+0xe0>
 80089d0:	4547      	cmp	r7, r8
 80089d2:	d128      	bne.n	8008a26 <__hexnan+0x12e>
 80089d4:	2301      	movs	r3, #1
 80089d6:	603b      	str	r3, [r7, #0]
 80089d8:	2005      	movs	r0, #5
 80089da:	b007      	add	sp, #28
 80089dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e0:	3501      	adds	r5, #1
 80089e2:	2d08      	cmp	r5, #8
 80089e4:	f10b 0b01 	add.w	fp, fp, #1
 80089e8:	dd06      	ble.n	80089f8 <__hexnan+0x100>
 80089ea:	4544      	cmp	r4, r8
 80089ec:	d9c1      	bls.n	8008972 <__hexnan+0x7a>
 80089ee:	2300      	movs	r3, #0
 80089f0:	f844 3c04 	str.w	r3, [r4, #-4]
 80089f4:	2501      	movs	r5, #1
 80089f6:	3c04      	subs	r4, #4
 80089f8:	6822      	ldr	r2, [r4, #0]
 80089fa:	f000 000f 	and.w	r0, r0, #15
 80089fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008a02:	6020      	str	r0, [r4, #0]
 8008a04:	e7b5      	b.n	8008972 <__hexnan+0x7a>
 8008a06:	2508      	movs	r5, #8
 8008a08:	e7b3      	b.n	8008972 <__hexnan+0x7a>
 8008a0a:	9b01      	ldr	r3, [sp, #4]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d0dd      	beq.n	80089cc <__hexnan+0xd4>
 8008a10:	f1c3 0320 	rsb	r3, r3, #32
 8008a14:	f04f 32ff 	mov.w	r2, #4294967295
 8008a18:	40da      	lsrs	r2, r3
 8008a1a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008a1e:	4013      	ands	r3, r2
 8008a20:	f846 3c04 	str.w	r3, [r6, #-4]
 8008a24:	e7d2      	b.n	80089cc <__hexnan+0xd4>
 8008a26:	3f04      	subs	r7, #4
 8008a28:	e7d0      	b.n	80089cc <__hexnan+0xd4>
 8008a2a:	2004      	movs	r0, #4
 8008a2c:	e7d5      	b.n	80089da <__hexnan+0xe2>
	...

08008a30 <malloc>:
 8008a30:	4b02      	ldr	r3, [pc, #8]	@ (8008a3c <malloc+0xc>)
 8008a32:	4601      	mov	r1, r0
 8008a34:	6818      	ldr	r0, [r3, #0]
 8008a36:	f000 b825 	b.w	8008a84 <_malloc_r>
 8008a3a:	bf00      	nop
 8008a3c:	200001a0 	.word	0x200001a0

08008a40 <sbrk_aligned>:
 8008a40:	b570      	push	{r4, r5, r6, lr}
 8008a42:	4e0f      	ldr	r6, [pc, #60]	@ (8008a80 <sbrk_aligned+0x40>)
 8008a44:	460c      	mov	r4, r1
 8008a46:	6831      	ldr	r1, [r6, #0]
 8008a48:	4605      	mov	r5, r0
 8008a4a:	b911      	cbnz	r1, 8008a52 <sbrk_aligned+0x12>
 8008a4c:	f000 fff0 	bl	8009a30 <_sbrk_r>
 8008a50:	6030      	str	r0, [r6, #0]
 8008a52:	4621      	mov	r1, r4
 8008a54:	4628      	mov	r0, r5
 8008a56:	f000 ffeb 	bl	8009a30 <_sbrk_r>
 8008a5a:	1c43      	adds	r3, r0, #1
 8008a5c:	d103      	bne.n	8008a66 <sbrk_aligned+0x26>
 8008a5e:	f04f 34ff 	mov.w	r4, #4294967295
 8008a62:	4620      	mov	r0, r4
 8008a64:	bd70      	pop	{r4, r5, r6, pc}
 8008a66:	1cc4      	adds	r4, r0, #3
 8008a68:	f024 0403 	bic.w	r4, r4, #3
 8008a6c:	42a0      	cmp	r0, r4
 8008a6e:	d0f8      	beq.n	8008a62 <sbrk_aligned+0x22>
 8008a70:	1a21      	subs	r1, r4, r0
 8008a72:	4628      	mov	r0, r5
 8008a74:	f000 ffdc 	bl	8009a30 <_sbrk_r>
 8008a78:	3001      	adds	r0, #1
 8008a7a:	d1f2      	bne.n	8008a62 <sbrk_aligned+0x22>
 8008a7c:	e7ef      	b.n	8008a5e <sbrk_aligned+0x1e>
 8008a7e:	bf00      	nop
 8008a80:	20000500 	.word	0x20000500

08008a84 <_malloc_r>:
 8008a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a88:	1ccd      	adds	r5, r1, #3
 8008a8a:	f025 0503 	bic.w	r5, r5, #3
 8008a8e:	3508      	adds	r5, #8
 8008a90:	2d0c      	cmp	r5, #12
 8008a92:	bf38      	it	cc
 8008a94:	250c      	movcc	r5, #12
 8008a96:	2d00      	cmp	r5, #0
 8008a98:	4606      	mov	r6, r0
 8008a9a:	db01      	blt.n	8008aa0 <_malloc_r+0x1c>
 8008a9c:	42a9      	cmp	r1, r5
 8008a9e:	d904      	bls.n	8008aaa <_malloc_r+0x26>
 8008aa0:	230c      	movs	r3, #12
 8008aa2:	6033      	str	r3, [r6, #0]
 8008aa4:	2000      	movs	r0, #0
 8008aa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aaa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b80 <_malloc_r+0xfc>
 8008aae:	f000 f87b 	bl	8008ba8 <__malloc_lock>
 8008ab2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ab6:	461c      	mov	r4, r3
 8008ab8:	bb44      	cbnz	r4, 8008b0c <_malloc_r+0x88>
 8008aba:	4629      	mov	r1, r5
 8008abc:	4630      	mov	r0, r6
 8008abe:	f7ff ffbf 	bl	8008a40 <sbrk_aligned>
 8008ac2:	1c43      	adds	r3, r0, #1
 8008ac4:	4604      	mov	r4, r0
 8008ac6:	d158      	bne.n	8008b7a <_malloc_r+0xf6>
 8008ac8:	f8d8 4000 	ldr.w	r4, [r8]
 8008acc:	4627      	mov	r7, r4
 8008ace:	2f00      	cmp	r7, #0
 8008ad0:	d143      	bne.n	8008b5a <_malloc_r+0xd6>
 8008ad2:	2c00      	cmp	r4, #0
 8008ad4:	d04b      	beq.n	8008b6e <_malloc_r+0xea>
 8008ad6:	6823      	ldr	r3, [r4, #0]
 8008ad8:	4639      	mov	r1, r7
 8008ada:	4630      	mov	r0, r6
 8008adc:	eb04 0903 	add.w	r9, r4, r3
 8008ae0:	f000 ffa6 	bl	8009a30 <_sbrk_r>
 8008ae4:	4581      	cmp	r9, r0
 8008ae6:	d142      	bne.n	8008b6e <_malloc_r+0xea>
 8008ae8:	6821      	ldr	r1, [r4, #0]
 8008aea:	1a6d      	subs	r5, r5, r1
 8008aec:	4629      	mov	r1, r5
 8008aee:	4630      	mov	r0, r6
 8008af0:	f7ff ffa6 	bl	8008a40 <sbrk_aligned>
 8008af4:	3001      	adds	r0, #1
 8008af6:	d03a      	beq.n	8008b6e <_malloc_r+0xea>
 8008af8:	6823      	ldr	r3, [r4, #0]
 8008afa:	442b      	add	r3, r5
 8008afc:	6023      	str	r3, [r4, #0]
 8008afe:	f8d8 3000 	ldr.w	r3, [r8]
 8008b02:	685a      	ldr	r2, [r3, #4]
 8008b04:	bb62      	cbnz	r2, 8008b60 <_malloc_r+0xdc>
 8008b06:	f8c8 7000 	str.w	r7, [r8]
 8008b0a:	e00f      	b.n	8008b2c <_malloc_r+0xa8>
 8008b0c:	6822      	ldr	r2, [r4, #0]
 8008b0e:	1b52      	subs	r2, r2, r5
 8008b10:	d420      	bmi.n	8008b54 <_malloc_r+0xd0>
 8008b12:	2a0b      	cmp	r2, #11
 8008b14:	d917      	bls.n	8008b46 <_malloc_r+0xc2>
 8008b16:	1961      	adds	r1, r4, r5
 8008b18:	42a3      	cmp	r3, r4
 8008b1a:	6025      	str	r5, [r4, #0]
 8008b1c:	bf18      	it	ne
 8008b1e:	6059      	strne	r1, [r3, #4]
 8008b20:	6863      	ldr	r3, [r4, #4]
 8008b22:	bf08      	it	eq
 8008b24:	f8c8 1000 	streq.w	r1, [r8]
 8008b28:	5162      	str	r2, [r4, r5]
 8008b2a:	604b      	str	r3, [r1, #4]
 8008b2c:	4630      	mov	r0, r6
 8008b2e:	f000 f841 	bl	8008bb4 <__malloc_unlock>
 8008b32:	f104 000b 	add.w	r0, r4, #11
 8008b36:	1d23      	adds	r3, r4, #4
 8008b38:	f020 0007 	bic.w	r0, r0, #7
 8008b3c:	1ac2      	subs	r2, r0, r3
 8008b3e:	bf1c      	itt	ne
 8008b40:	1a1b      	subne	r3, r3, r0
 8008b42:	50a3      	strne	r3, [r4, r2]
 8008b44:	e7af      	b.n	8008aa6 <_malloc_r+0x22>
 8008b46:	6862      	ldr	r2, [r4, #4]
 8008b48:	42a3      	cmp	r3, r4
 8008b4a:	bf0c      	ite	eq
 8008b4c:	f8c8 2000 	streq.w	r2, [r8]
 8008b50:	605a      	strne	r2, [r3, #4]
 8008b52:	e7eb      	b.n	8008b2c <_malloc_r+0xa8>
 8008b54:	4623      	mov	r3, r4
 8008b56:	6864      	ldr	r4, [r4, #4]
 8008b58:	e7ae      	b.n	8008ab8 <_malloc_r+0x34>
 8008b5a:	463c      	mov	r4, r7
 8008b5c:	687f      	ldr	r7, [r7, #4]
 8008b5e:	e7b6      	b.n	8008ace <_malloc_r+0x4a>
 8008b60:	461a      	mov	r2, r3
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	42a3      	cmp	r3, r4
 8008b66:	d1fb      	bne.n	8008b60 <_malloc_r+0xdc>
 8008b68:	2300      	movs	r3, #0
 8008b6a:	6053      	str	r3, [r2, #4]
 8008b6c:	e7de      	b.n	8008b2c <_malloc_r+0xa8>
 8008b6e:	230c      	movs	r3, #12
 8008b70:	6033      	str	r3, [r6, #0]
 8008b72:	4630      	mov	r0, r6
 8008b74:	f000 f81e 	bl	8008bb4 <__malloc_unlock>
 8008b78:	e794      	b.n	8008aa4 <_malloc_r+0x20>
 8008b7a:	6005      	str	r5, [r0, #0]
 8008b7c:	e7d6      	b.n	8008b2c <_malloc_r+0xa8>
 8008b7e:	bf00      	nop
 8008b80:	20000504 	.word	0x20000504

08008b84 <__ascii_mbtowc>:
 8008b84:	b082      	sub	sp, #8
 8008b86:	b901      	cbnz	r1, 8008b8a <__ascii_mbtowc+0x6>
 8008b88:	a901      	add	r1, sp, #4
 8008b8a:	b142      	cbz	r2, 8008b9e <__ascii_mbtowc+0x1a>
 8008b8c:	b14b      	cbz	r3, 8008ba2 <__ascii_mbtowc+0x1e>
 8008b8e:	7813      	ldrb	r3, [r2, #0]
 8008b90:	600b      	str	r3, [r1, #0]
 8008b92:	7812      	ldrb	r2, [r2, #0]
 8008b94:	1e10      	subs	r0, r2, #0
 8008b96:	bf18      	it	ne
 8008b98:	2001      	movne	r0, #1
 8008b9a:	b002      	add	sp, #8
 8008b9c:	4770      	bx	lr
 8008b9e:	4610      	mov	r0, r2
 8008ba0:	e7fb      	b.n	8008b9a <__ascii_mbtowc+0x16>
 8008ba2:	f06f 0001 	mvn.w	r0, #1
 8008ba6:	e7f8      	b.n	8008b9a <__ascii_mbtowc+0x16>

08008ba8 <__malloc_lock>:
 8008ba8:	4801      	ldr	r0, [pc, #4]	@ (8008bb0 <__malloc_lock+0x8>)
 8008baa:	f7fe bd4c 	b.w	8007646 <__retarget_lock_acquire_recursive>
 8008bae:	bf00      	nop
 8008bb0:	200004fc 	.word	0x200004fc

08008bb4 <__malloc_unlock>:
 8008bb4:	4801      	ldr	r0, [pc, #4]	@ (8008bbc <__malloc_unlock+0x8>)
 8008bb6:	f7fe bd47 	b.w	8007648 <__retarget_lock_release_recursive>
 8008bba:	bf00      	nop
 8008bbc:	200004fc 	.word	0x200004fc

08008bc0 <_Balloc>:
 8008bc0:	b570      	push	{r4, r5, r6, lr}
 8008bc2:	69c6      	ldr	r6, [r0, #28]
 8008bc4:	4604      	mov	r4, r0
 8008bc6:	460d      	mov	r5, r1
 8008bc8:	b976      	cbnz	r6, 8008be8 <_Balloc+0x28>
 8008bca:	2010      	movs	r0, #16
 8008bcc:	f7ff ff30 	bl	8008a30 <malloc>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	61e0      	str	r0, [r4, #28]
 8008bd4:	b920      	cbnz	r0, 8008be0 <_Balloc+0x20>
 8008bd6:	4b18      	ldr	r3, [pc, #96]	@ (8008c38 <_Balloc+0x78>)
 8008bd8:	4818      	ldr	r0, [pc, #96]	@ (8008c3c <_Balloc+0x7c>)
 8008bda:	216b      	movs	r1, #107	@ 0x6b
 8008bdc:	f000 ff38 	bl	8009a50 <__assert_func>
 8008be0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008be4:	6006      	str	r6, [r0, #0]
 8008be6:	60c6      	str	r6, [r0, #12]
 8008be8:	69e6      	ldr	r6, [r4, #28]
 8008bea:	68f3      	ldr	r3, [r6, #12]
 8008bec:	b183      	cbz	r3, 8008c10 <_Balloc+0x50>
 8008bee:	69e3      	ldr	r3, [r4, #28]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bf6:	b9b8      	cbnz	r0, 8008c28 <_Balloc+0x68>
 8008bf8:	2101      	movs	r1, #1
 8008bfa:	fa01 f605 	lsl.w	r6, r1, r5
 8008bfe:	1d72      	adds	r2, r6, #5
 8008c00:	0092      	lsls	r2, r2, #2
 8008c02:	4620      	mov	r0, r4
 8008c04:	f000 ff42 	bl	8009a8c <_calloc_r>
 8008c08:	b160      	cbz	r0, 8008c24 <_Balloc+0x64>
 8008c0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c0e:	e00e      	b.n	8008c2e <_Balloc+0x6e>
 8008c10:	2221      	movs	r2, #33	@ 0x21
 8008c12:	2104      	movs	r1, #4
 8008c14:	4620      	mov	r0, r4
 8008c16:	f000 ff39 	bl	8009a8c <_calloc_r>
 8008c1a:	69e3      	ldr	r3, [r4, #28]
 8008c1c:	60f0      	str	r0, [r6, #12]
 8008c1e:	68db      	ldr	r3, [r3, #12]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d1e4      	bne.n	8008bee <_Balloc+0x2e>
 8008c24:	2000      	movs	r0, #0
 8008c26:	bd70      	pop	{r4, r5, r6, pc}
 8008c28:	6802      	ldr	r2, [r0, #0]
 8008c2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c2e:	2300      	movs	r3, #0
 8008c30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c34:	e7f7      	b.n	8008c26 <_Balloc+0x66>
 8008c36:	bf00      	nop
 8008c38:	08009d23 	.word	0x08009d23
 8008c3c:	08009e03 	.word	0x08009e03

08008c40 <_Bfree>:
 8008c40:	b570      	push	{r4, r5, r6, lr}
 8008c42:	69c6      	ldr	r6, [r0, #28]
 8008c44:	4605      	mov	r5, r0
 8008c46:	460c      	mov	r4, r1
 8008c48:	b976      	cbnz	r6, 8008c68 <_Bfree+0x28>
 8008c4a:	2010      	movs	r0, #16
 8008c4c:	f7ff fef0 	bl	8008a30 <malloc>
 8008c50:	4602      	mov	r2, r0
 8008c52:	61e8      	str	r0, [r5, #28]
 8008c54:	b920      	cbnz	r0, 8008c60 <_Bfree+0x20>
 8008c56:	4b09      	ldr	r3, [pc, #36]	@ (8008c7c <_Bfree+0x3c>)
 8008c58:	4809      	ldr	r0, [pc, #36]	@ (8008c80 <_Bfree+0x40>)
 8008c5a:	218f      	movs	r1, #143	@ 0x8f
 8008c5c:	f000 fef8 	bl	8009a50 <__assert_func>
 8008c60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c64:	6006      	str	r6, [r0, #0]
 8008c66:	60c6      	str	r6, [r0, #12]
 8008c68:	b13c      	cbz	r4, 8008c7a <_Bfree+0x3a>
 8008c6a:	69eb      	ldr	r3, [r5, #28]
 8008c6c:	6862      	ldr	r2, [r4, #4]
 8008c6e:	68db      	ldr	r3, [r3, #12]
 8008c70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c74:	6021      	str	r1, [r4, #0]
 8008c76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c7a:	bd70      	pop	{r4, r5, r6, pc}
 8008c7c:	08009d23 	.word	0x08009d23
 8008c80:	08009e03 	.word	0x08009e03

08008c84 <__multadd>:
 8008c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c88:	690d      	ldr	r5, [r1, #16]
 8008c8a:	4607      	mov	r7, r0
 8008c8c:	460c      	mov	r4, r1
 8008c8e:	461e      	mov	r6, r3
 8008c90:	f101 0c14 	add.w	ip, r1, #20
 8008c94:	2000      	movs	r0, #0
 8008c96:	f8dc 3000 	ldr.w	r3, [ip]
 8008c9a:	b299      	uxth	r1, r3
 8008c9c:	fb02 6101 	mla	r1, r2, r1, r6
 8008ca0:	0c1e      	lsrs	r6, r3, #16
 8008ca2:	0c0b      	lsrs	r3, r1, #16
 8008ca4:	fb02 3306 	mla	r3, r2, r6, r3
 8008ca8:	b289      	uxth	r1, r1
 8008caa:	3001      	adds	r0, #1
 8008cac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008cb0:	4285      	cmp	r5, r0
 8008cb2:	f84c 1b04 	str.w	r1, [ip], #4
 8008cb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008cba:	dcec      	bgt.n	8008c96 <__multadd+0x12>
 8008cbc:	b30e      	cbz	r6, 8008d02 <__multadd+0x7e>
 8008cbe:	68a3      	ldr	r3, [r4, #8]
 8008cc0:	42ab      	cmp	r3, r5
 8008cc2:	dc19      	bgt.n	8008cf8 <__multadd+0x74>
 8008cc4:	6861      	ldr	r1, [r4, #4]
 8008cc6:	4638      	mov	r0, r7
 8008cc8:	3101      	adds	r1, #1
 8008cca:	f7ff ff79 	bl	8008bc0 <_Balloc>
 8008cce:	4680      	mov	r8, r0
 8008cd0:	b928      	cbnz	r0, 8008cde <__multadd+0x5a>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8008d08 <__multadd+0x84>)
 8008cd6:	480d      	ldr	r0, [pc, #52]	@ (8008d0c <__multadd+0x88>)
 8008cd8:	21ba      	movs	r1, #186	@ 0xba
 8008cda:	f000 feb9 	bl	8009a50 <__assert_func>
 8008cde:	6922      	ldr	r2, [r4, #16]
 8008ce0:	3202      	adds	r2, #2
 8008ce2:	f104 010c 	add.w	r1, r4, #12
 8008ce6:	0092      	lsls	r2, r2, #2
 8008ce8:	300c      	adds	r0, #12
 8008cea:	f7fe fcae 	bl	800764a <memcpy>
 8008cee:	4621      	mov	r1, r4
 8008cf0:	4638      	mov	r0, r7
 8008cf2:	f7ff ffa5 	bl	8008c40 <_Bfree>
 8008cf6:	4644      	mov	r4, r8
 8008cf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cfc:	3501      	adds	r5, #1
 8008cfe:	615e      	str	r6, [r3, #20]
 8008d00:	6125      	str	r5, [r4, #16]
 8008d02:	4620      	mov	r0, r4
 8008d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d08:	08009d92 	.word	0x08009d92
 8008d0c:	08009e03 	.word	0x08009e03

08008d10 <__s2b>:
 8008d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d14:	460c      	mov	r4, r1
 8008d16:	4615      	mov	r5, r2
 8008d18:	461f      	mov	r7, r3
 8008d1a:	2209      	movs	r2, #9
 8008d1c:	3308      	adds	r3, #8
 8008d1e:	4606      	mov	r6, r0
 8008d20:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d24:	2100      	movs	r1, #0
 8008d26:	2201      	movs	r2, #1
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	db09      	blt.n	8008d40 <__s2b+0x30>
 8008d2c:	4630      	mov	r0, r6
 8008d2e:	f7ff ff47 	bl	8008bc0 <_Balloc>
 8008d32:	b940      	cbnz	r0, 8008d46 <__s2b+0x36>
 8008d34:	4602      	mov	r2, r0
 8008d36:	4b19      	ldr	r3, [pc, #100]	@ (8008d9c <__s2b+0x8c>)
 8008d38:	4819      	ldr	r0, [pc, #100]	@ (8008da0 <__s2b+0x90>)
 8008d3a:	21d3      	movs	r1, #211	@ 0xd3
 8008d3c:	f000 fe88 	bl	8009a50 <__assert_func>
 8008d40:	0052      	lsls	r2, r2, #1
 8008d42:	3101      	adds	r1, #1
 8008d44:	e7f0      	b.n	8008d28 <__s2b+0x18>
 8008d46:	9b08      	ldr	r3, [sp, #32]
 8008d48:	6143      	str	r3, [r0, #20]
 8008d4a:	2d09      	cmp	r5, #9
 8008d4c:	f04f 0301 	mov.w	r3, #1
 8008d50:	6103      	str	r3, [r0, #16]
 8008d52:	dd16      	ble.n	8008d82 <__s2b+0x72>
 8008d54:	f104 0909 	add.w	r9, r4, #9
 8008d58:	46c8      	mov	r8, r9
 8008d5a:	442c      	add	r4, r5
 8008d5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008d60:	4601      	mov	r1, r0
 8008d62:	3b30      	subs	r3, #48	@ 0x30
 8008d64:	220a      	movs	r2, #10
 8008d66:	4630      	mov	r0, r6
 8008d68:	f7ff ff8c 	bl	8008c84 <__multadd>
 8008d6c:	45a0      	cmp	r8, r4
 8008d6e:	d1f5      	bne.n	8008d5c <__s2b+0x4c>
 8008d70:	f1a5 0408 	sub.w	r4, r5, #8
 8008d74:	444c      	add	r4, r9
 8008d76:	1b2d      	subs	r5, r5, r4
 8008d78:	1963      	adds	r3, r4, r5
 8008d7a:	42bb      	cmp	r3, r7
 8008d7c:	db04      	blt.n	8008d88 <__s2b+0x78>
 8008d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d82:	340a      	adds	r4, #10
 8008d84:	2509      	movs	r5, #9
 8008d86:	e7f6      	b.n	8008d76 <__s2b+0x66>
 8008d88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d8c:	4601      	mov	r1, r0
 8008d8e:	3b30      	subs	r3, #48	@ 0x30
 8008d90:	220a      	movs	r2, #10
 8008d92:	4630      	mov	r0, r6
 8008d94:	f7ff ff76 	bl	8008c84 <__multadd>
 8008d98:	e7ee      	b.n	8008d78 <__s2b+0x68>
 8008d9a:	bf00      	nop
 8008d9c:	08009d92 	.word	0x08009d92
 8008da0:	08009e03 	.word	0x08009e03

08008da4 <__hi0bits>:
 8008da4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008da8:	4603      	mov	r3, r0
 8008daa:	bf36      	itet	cc
 8008dac:	0403      	lslcc	r3, r0, #16
 8008dae:	2000      	movcs	r0, #0
 8008db0:	2010      	movcc	r0, #16
 8008db2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008db6:	bf3c      	itt	cc
 8008db8:	021b      	lslcc	r3, r3, #8
 8008dba:	3008      	addcc	r0, #8
 8008dbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dc0:	bf3c      	itt	cc
 8008dc2:	011b      	lslcc	r3, r3, #4
 8008dc4:	3004      	addcc	r0, #4
 8008dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dca:	bf3c      	itt	cc
 8008dcc:	009b      	lslcc	r3, r3, #2
 8008dce:	3002      	addcc	r0, #2
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	db05      	blt.n	8008de0 <__hi0bits+0x3c>
 8008dd4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008dd8:	f100 0001 	add.w	r0, r0, #1
 8008ddc:	bf08      	it	eq
 8008dde:	2020      	moveq	r0, #32
 8008de0:	4770      	bx	lr

08008de2 <__lo0bits>:
 8008de2:	6803      	ldr	r3, [r0, #0]
 8008de4:	4602      	mov	r2, r0
 8008de6:	f013 0007 	ands.w	r0, r3, #7
 8008dea:	d00b      	beq.n	8008e04 <__lo0bits+0x22>
 8008dec:	07d9      	lsls	r1, r3, #31
 8008dee:	d421      	bmi.n	8008e34 <__lo0bits+0x52>
 8008df0:	0798      	lsls	r0, r3, #30
 8008df2:	bf49      	itett	mi
 8008df4:	085b      	lsrmi	r3, r3, #1
 8008df6:	089b      	lsrpl	r3, r3, #2
 8008df8:	2001      	movmi	r0, #1
 8008dfa:	6013      	strmi	r3, [r2, #0]
 8008dfc:	bf5c      	itt	pl
 8008dfe:	6013      	strpl	r3, [r2, #0]
 8008e00:	2002      	movpl	r0, #2
 8008e02:	4770      	bx	lr
 8008e04:	b299      	uxth	r1, r3
 8008e06:	b909      	cbnz	r1, 8008e0c <__lo0bits+0x2a>
 8008e08:	0c1b      	lsrs	r3, r3, #16
 8008e0a:	2010      	movs	r0, #16
 8008e0c:	b2d9      	uxtb	r1, r3
 8008e0e:	b909      	cbnz	r1, 8008e14 <__lo0bits+0x32>
 8008e10:	3008      	adds	r0, #8
 8008e12:	0a1b      	lsrs	r3, r3, #8
 8008e14:	0719      	lsls	r1, r3, #28
 8008e16:	bf04      	itt	eq
 8008e18:	091b      	lsreq	r3, r3, #4
 8008e1a:	3004      	addeq	r0, #4
 8008e1c:	0799      	lsls	r1, r3, #30
 8008e1e:	bf04      	itt	eq
 8008e20:	089b      	lsreq	r3, r3, #2
 8008e22:	3002      	addeq	r0, #2
 8008e24:	07d9      	lsls	r1, r3, #31
 8008e26:	d403      	bmi.n	8008e30 <__lo0bits+0x4e>
 8008e28:	085b      	lsrs	r3, r3, #1
 8008e2a:	f100 0001 	add.w	r0, r0, #1
 8008e2e:	d003      	beq.n	8008e38 <__lo0bits+0x56>
 8008e30:	6013      	str	r3, [r2, #0]
 8008e32:	4770      	bx	lr
 8008e34:	2000      	movs	r0, #0
 8008e36:	4770      	bx	lr
 8008e38:	2020      	movs	r0, #32
 8008e3a:	4770      	bx	lr

08008e3c <__i2b>:
 8008e3c:	b510      	push	{r4, lr}
 8008e3e:	460c      	mov	r4, r1
 8008e40:	2101      	movs	r1, #1
 8008e42:	f7ff febd 	bl	8008bc0 <_Balloc>
 8008e46:	4602      	mov	r2, r0
 8008e48:	b928      	cbnz	r0, 8008e56 <__i2b+0x1a>
 8008e4a:	4b05      	ldr	r3, [pc, #20]	@ (8008e60 <__i2b+0x24>)
 8008e4c:	4805      	ldr	r0, [pc, #20]	@ (8008e64 <__i2b+0x28>)
 8008e4e:	f240 1145 	movw	r1, #325	@ 0x145
 8008e52:	f000 fdfd 	bl	8009a50 <__assert_func>
 8008e56:	2301      	movs	r3, #1
 8008e58:	6144      	str	r4, [r0, #20]
 8008e5a:	6103      	str	r3, [r0, #16]
 8008e5c:	bd10      	pop	{r4, pc}
 8008e5e:	bf00      	nop
 8008e60:	08009d92 	.word	0x08009d92
 8008e64:	08009e03 	.word	0x08009e03

08008e68 <__multiply>:
 8008e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e6c:	4617      	mov	r7, r2
 8008e6e:	690a      	ldr	r2, [r1, #16]
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	429a      	cmp	r2, r3
 8008e74:	bfa8      	it	ge
 8008e76:	463b      	movge	r3, r7
 8008e78:	4689      	mov	r9, r1
 8008e7a:	bfa4      	itt	ge
 8008e7c:	460f      	movge	r7, r1
 8008e7e:	4699      	movge	r9, r3
 8008e80:	693d      	ldr	r5, [r7, #16]
 8008e82:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	6879      	ldr	r1, [r7, #4]
 8008e8a:	eb05 060a 	add.w	r6, r5, sl
 8008e8e:	42b3      	cmp	r3, r6
 8008e90:	b085      	sub	sp, #20
 8008e92:	bfb8      	it	lt
 8008e94:	3101      	addlt	r1, #1
 8008e96:	f7ff fe93 	bl	8008bc0 <_Balloc>
 8008e9a:	b930      	cbnz	r0, 8008eaa <__multiply+0x42>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	4b41      	ldr	r3, [pc, #260]	@ (8008fa4 <__multiply+0x13c>)
 8008ea0:	4841      	ldr	r0, [pc, #260]	@ (8008fa8 <__multiply+0x140>)
 8008ea2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008ea6:	f000 fdd3 	bl	8009a50 <__assert_func>
 8008eaa:	f100 0414 	add.w	r4, r0, #20
 8008eae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008eb2:	4623      	mov	r3, r4
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	4573      	cmp	r3, lr
 8008eb8:	d320      	bcc.n	8008efc <__multiply+0x94>
 8008eba:	f107 0814 	add.w	r8, r7, #20
 8008ebe:	f109 0114 	add.w	r1, r9, #20
 8008ec2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008ec6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008eca:	9302      	str	r3, [sp, #8]
 8008ecc:	1beb      	subs	r3, r5, r7
 8008ece:	3b15      	subs	r3, #21
 8008ed0:	f023 0303 	bic.w	r3, r3, #3
 8008ed4:	3304      	adds	r3, #4
 8008ed6:	3715      	adds	r7, #21
 8008ed8:	42bd      	cmp	r5, r7
 8008eda:	bf38      	it	cc
 8008edc:	2304      	movcc	r3, #4
 8008ede:	9301      	str	r3, [sp, #4]
 8008ee0:	9b02      	ldr	r3, [sp, #8]
 8008ee2:	9103      	str	r1, [sp, #12]
 8008ee4:	428b      	cmp	r3, r1
 8008ee6:	d80c      	bhi.n	8008f02 <__multiply+0x9a>
 8008ee8:	2e00      	cmp	r6, #0
 8008eea:	dd03      	ble.n	8008ef4 <__multiply+0x8c>
 8008eec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d055      	beq.n	8008fa0 <__multiply+0x138>
 8008ef4:	6106      	str	r6, [r0, #16]
 8008ef6:	b005      	add	sp, #20
 8008ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008efc:	f843 2b04 	str.w	r2, [r3], #4
 8008f00:	e7d9      	b.n	8008eb6 <__multiply+0x4e>
 8008f02:	f8b1 a000 	ldrh.w	sl, [r1]
 8008f06:	f1ba 0f00 	cmp.w	sl, #0
 8008f0a:	d01f      	beq.n	8008f4c <__multiply+0xe4>
 8008f0c:	46c4      	mov	ip, r8
 8008f0e:	46a1      	mov	r9, r4
 8008f10:	2700      	movs	r7, #0
 8008f12:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008f16:	f8d9 3000 	ldr.w	r3, [r9]
 8008f1a:	fa1f fb82 	uxth.w	fp, r2
 8008f1e:	b29b      	uxth	r3, r3
 8008f20:	fb0a 330b 	mla	r3, sl, fp, r3
 8008f24:	443b      	add	r3, r7
 8008f26:	f8d9 7000 	ldr.w	r7, [r9]
 8008f2a:	0c12      	lsrs	r2, r2, #16
 8008f2c:	0c3f      	lsrs	r7, r7, #16
 8008f2e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008f32:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f3c:	4565      	cmp	r5, ip
 8008f3e:	f849 3b04 	str.w	r3, [r9], #4
 8008f42:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008f46:	d8e4      	bhi.n	8008f12 <__multiply+0xaa>
 8008f48:	9b01      	ldr	r3, [sp, #4]
 8008f4a:	50e7      	str	r7, [r4, r3]
 8008f4c:	9b03      	ldr	r3, [sp, #12]
 8008f4e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f52:	3104      	adds	r1, #4
 8008f54:	f1b9 0f00 	cmp.w	r9, #0
 8008f58:	d020      	beq.n	8008f9c <__multiply+0x134>
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	4647      	mov	r7, r8
 8008f5e:	46a4      	mov	ip, r4
 8008f60:	f04f 0a00 	mov.w	sl, #0
 8008f64:	f8b7 b000 	ldrh.w	fp, [r7]
 8008f68:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008f6c:	fb09 220b 	mla	r2, r9, fp, r2
 8008f70:	4452      	add	r2, sl
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f78:	f84c 3b04 	str.w	r3, [ip], #4
 8008f7c:	f857 3b04 	ldr.w	r3, [r7], #4
 8008f80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f84:	f8bc 3000 	ldrh.w	r3, [ip]
 8008f88:	fb09 330a 	mla	r3, r9, sl, r3
 8008f8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008f90:	42bd      	cmp	r5, r7
 8008f92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f96:	d8e5      	bhi.n	8008f64 <__multiply+0xfc>
 8008f98:	9a01      	ldr	r2, [sp, #4]
 8008f9a:	50a3      	str	r3, [r4, r2]
 8008f9c:	3404      	adds	r4, #4
 8008f9e:	e79f      	b.n	8008ee0 <__multiply+0x78>
 8008fa0:	3e01      	subs	r6, #1
 8008fa2:	e7a1      	b.n	8008ee8 <__multiply+0x80>
 8008fa4:	08009d92 	.word	0x08009d92
 8008fa8:	08009e03 	.word	0x08009e03

08008fac <__pow5mult>:
 8008fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fb0:	4615      	mov	r5, r2
 8008fb2:	f012 0203 	ands.w	r2, r2, #3
 8008fb6:	4607      	mov	r7, r0
 8008fb8:	460e      	mov	r6, r1
 8008fba:	d007      	beq.n	8008fcc <__pow5mult+0x20>
 8008fbc:	4c25      	ldr	r4, [pc, #148]	@ (8009054 <__pow5mult+0xa8>)
 8008fbe:	3a01      	subs	r2, #1
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008fc6:	f7ff fe5d 	bl	8008c84 <__multadd>
 8008fca:	4606      	mov	r6, r0
 8008fcc:	10ad      	asrs	r5, r5, #2
 8008fce:	d03d      	beq.n	800904c <__pow5mult+0xa0>
 8008fd0:	69fc      	ldr	r4, [r7, #28]
 8008fd2:	b97c      	cbnz	r4, 8008ff4 <__pow5mult+0x48>
 8008fd4:	2010      	movs	r0, #16
 8008fd6:	f7ff fd2b 	bl	8008a30 <malloc>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	61f8      	str	r0, [r7, #28]
 8008fde:	b928      	cbnz	r0, 8008fec <__pow5mult+0x40>
 8008fe0:	4b1d      	ldr	r3, [pc, #116]	@ (8009058 <__pow5mult+0xac>)
 8008fe2:	481e      	ldr	r0, [pc, #120]	@ (800905c <__pow5mult+0xb0>)
 8008fe4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008fe8:	f000 fd32 	bl	8009a50 <__assert_func>
 8008fec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ff0:	6004      	str	r4, [r0, #0]
 8008ff2:	60c4      	str	r4, [r0, #12]
 8008ff4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ff8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ffc:	b94c      	cbnz	r4, 8009012 <__pow5mult+0x66>
 8008ffe:	f240 2171 	movw	r1, #625	@ 0x271
 8009002:	4638      	mov	r0, r7
 8009004:	f7ff ff1a 	bl	8008e3c <__i2b>
 8009008:	2300      	movs	r3, #0
 800900a:	f8c8 0008 	str.w	r0, [r8, #8]
 800900e:	4604      	mov	r4, r0
 8009010:	6003      	str	r3, [r0, #0]
 8009012:	f04f 0900 	mov.w	r9, #0
 8009016:	07eb      	lsls	r3, r5, #31
 8009018:	d50a      	bpl.n	8009030 <__pow5mult+0x84>
 800901a:	4631      	mov	r1, r6
 800901c:	4622      	mov	r2, r4
 800901e:	4638      	mov	r0, r7
 8009020:	f7ff ff22 	bl	8008e68 <__multiply>
 8009024:	4631      	mov	r1, r6
 8009026:	4680      	mov	r8, r0
 8009028:	4638      	mov	r0, r7
 800902a:	f7ff fe09 	bl	8008c40 <_Bfree>
 800902e:	4646      	mov	r6, r8
 8009030:	106d      	asrs	r5, r5, #1
 8009032:	d00b      	beq.n	800904c <__pow5mult+0xa0>
 8009034:	6820      	ldr	r0, [r4, #0]
 8009036:	b938      	cbnz	r0, 8009048 <__pow5mult+0x9c>
 8009038:	4622      	mov	r2, r4
 800903a:	4621      	mov	r1, r4
 800903c:	4638      	mov	r0, r7
 800903e:	f7ff ff13 	bl	8008e68 <__multiply>
 8009042:	6020      	str	r0, [r4, #0]
 8009044:	f8c0 9000 	str.w	r9, [r0]
 8009048:	4604      	mov	r4, r0
 800904a:	e7e4      	b.n	8009016 <__pow5mult+0x6a>
 800904c:	4630      	mov	r0, r6
 800904e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009052:	bf00      	nop
 8009054:	0800a004 	.word	0x0800a004
 8009058:	08009d23 	.word	0x08009d23
 800905c:	08009e03 	.word	0x08009e03

08009060 <__lshift>:
 8009060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009064:	460c      	mov	r4, r1
 8009066:	6849      	ldr	r1, [r1, #4]
 8009068:	6923      	ldr	r3, [r4, #16]
 800906a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800906e:	68a3      	ldr	r3, [r4, #8]
 8009070:	4607      	mov	r7, r0
 8009072:	4691      	mov	r9, r2
 8009074:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009078:	f108 0601 	add.w	r6, r8, #1
 800907c:	42b3      	cmp	r3, r6
 800907e:	db0b      	blt.n	8009098 <__lshift+0x38>
 8009080:	4638      	mov	r0, r7
 8009082:	f7ff fd9d 	bl	8008bc0 <_Balloc>
 8009086:	4605      	mov	r5, r0
 8009088:	b948      	cbnz	r0, 800909e <__lshift+0x3e>
 800908a:	4602      	mov	r2, r0
 800908c:	4b28      	ldr	r3, [pc, #160]	@ (8009130 <__lshift+0xd0>)
 800908e:	4829      	ldr	r0, [pc, #164]	@ (8009134 <__lshift+0xd4>)
 8009090:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009094:	f000 fcdc 	bl	8009a50 <__assert_func>
 8009098:	3101      	adds	r1, #1
 800909a:	005b      	lsls	r3, r3, #1
 800909c:	e7ee      	b.n	800907c <__lshift+0x1c>
 800909e:	2300      	movs	r3, #0
 80090a0:	f100 0114 	add.w	r1, r0, #20
 80090a4:	f100 0210 	add.w	r2, r0, #16
 80090a8:	4618      	mov	r0, r3
 80090aa:	4553      	cmp	r3, sl
 80090ac:	db33      	blt.n	8009116 <__lshift+0xb6>
 80090ae:	6920      	ldr	r0, [r4, #16]
 80090b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80090b4:	f104 0314 	add.w	r3, r4, #20
 80090b8:	f019 091f 	ands.w	r9, r9, #31
 80090bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80090c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80090c4:	d02b      	beq.n	800911e <__lshift+0xbe>
 80090c6:	f1c9 0e20 	rsb	lr, r9, #32
 80090ca:	468a      	mov	sl, r1
 80090cc:	2200      	movs	r2, #0
 80090ce:	6818      	ldr	r0, [r3, #0]
 80090d0:	fa00 f009 	lsl.w	r0, r0, r9
 80090d4:	4310      	orrs	r0, r2
 80090d6:	f84a 0b04 	str.w	r0, [sl], #4
 80090da:	f853 2b04 	ldr.w	r2, [r3], #4
 80090de:	459c      	cmp	ip, r3
 80090e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80090e4:	d8f3      	bhi.n	80090ce <__lshift+0x6e>
 80090e6:	ebac 0304 	sub.w	r3, ip, r4
 80090ea:	3b15      	subs	r3, #21
 80090ec:	f023 0303 	bic.w	r3, r3, #3
 80090f0:	3304      	adds	r3, #4
 80090f2:	f104 0015 	add.w	r0, r4, #21
 80090f6:	4560      	cmp	r0, ip
 80090f8:	bf88      	it	hi
 80090fa:	2304      	movhi	r3, #4
 80090fc:	50ca      	str	r2, [r1, r3]
 80090fe:	b10a      	cbz	r2, 8009104 <__lshift+0xa4>
 8009100:	f108 0602 	add.w	r6, r8, #2
 8009104:	3e01      	subs	r6, #1
 8009106:	4638      	mov	r0, r7
 8009108:	612e      	str	r6, [r5, #16]
 800910a:	4621      	mov	r1, r4
 800910c:	f7ff fd98 	bl	8008c40 <_Bfree>
 8009110:	4628      	mov	r0, r5
 8009112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009116:	f842 0f04 	str.w	r0, [r2, #4]!
 800911a:	3301      	adds	r3, #1
 800911c:	e7c5      	b.n	80090aa <__lshift+0x4a>
 800911e:	3904      	subs	r1, #4
 8009120:	f853 2b04 	ldr.w	r2, [r3], #4
 8009124:	f841 2f04 	str.w	r2, [r1, #4]!
 8009128:	459c      	cmp	ip, r3
 800912a:	d8f9      	bhi.n	8009120 <__lshift+0xc0>
 800912c:	e7ea      	b.n	8009104 <__lshift+0xa4>
 800912e:	bf00      	nop
 8009130:	08009d92 	.word	0x08009d92
 8009134:	08009e03 	.word	0x08009e03

08009138 <__mcmp>:
 8009138:	690a      	ldr	r2, [r1, #16]
 800913a:	4603      	mov	r3, r0
 800913c:	6900      	ldr	r0, [r0, #16]
 800913e:	1a80      	subs	r0, r0, r2
 8009140:	b530      	push	{r4, r5, lr}
 8009142:	d10e      	bne.n	8009162 <__mcmp+0x2a>
 8009144:	3314      	adds	r3, #20
 8009146:	3114      	adds	r1, #20
 8009148:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800914c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009150:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009154:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009158:	4295      	cmp	r5, r2
 800915a:	d003      	beq.n	8009164 <__mcmp+0x2c>
 800915c:	d205      	bcs.n	800916a <__mcmp+0x32>
 800915e:	f04f 30ff 	mov.w	r0, #4294967295
 8009162:	bd30      	pop	{r4, r5, pc}
 8009164:	42a3      	cmp	r3, r4
 8009166:	d3f3      	bcc.n	8009150 <__mcmp+0x18>
 8009168:	e7fb      	b.n	8009162 <__mcmp+0x2a>
 800916a:	2001      	movs	r0, #1
 800916c:	e7f9      	b.n	8009162 <__mcmp+0x2a>
	...

08009170 <__mdiff>:
 8009170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009174:	4689      	mov	r9, r1
 8009176:	4606      	mov	r6, r0
 8009178:	4611      	mov	r1, r2
 800917a:	4648      	mov	r0, r9
 800917c:	4614      	mov	r4, r2
 800917e:	f7ff ffdb 	bl	8009138 <__mcmp>
 8009182:	1e05      	subs	r5, r0, #0
 8009184:	d112      	bne.n	80091ac <__mdiff+0x3c>
 8009186:	4629      	mov	r1, r5
 8009188:	4630      	mov	r0, r6
 800918a:	f7ff fd19 	bl	8008bc0 <_Balloc>
 800918e:	4602      	mov	r2, r0
 8009190:	b928      	cbnz	r0, 800919e <__mdiff+0x2e>
 8009192:	4b3f      	ldr	r3, [pc, #252]	@ (8009290 <__mdiff+0x120>)
 8009194:	f240 2137 	movw	r1, #567	@ 0x237
 8009198:	483e      	ldr	r0, [pc, #248]	@ (8009294 <__mdiff+0x124>)
 800919a:	f000 fc59 	bl	8009a50 <__assert_func>
 800919e:	2301      	movs	r3, #1
 80091a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80091a4:	4610      	mov	r0, r2
 80091a6:	b003      	add	sp, #12
 80091a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ac:	bfbc      	itt	lt
 80091ae:	464b      	movlt	r3, r9
 80091b0:	46a1      	movlt	r9, r4
 80091b2:	4630      	mov	r0, r6
 80091b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80091b8:	bfba      	itte	lt
 80091ba:	461c      	movlt	r4, r3
 80091bc:	2501      	movlt	r5, #1
 80091be:	2500      	movge	r5, #0
 80091c0:	f7ff fcfe 	bl	8008bc0 <_Balloc>
 80091c4:	4602      	mov	r2, r0
 80091c6:	b918      	cbnz	r0, 80091d0 <__mdiff+0x60>
 80091c8:	4b31      	ldr	r3, [pc, #196]	@ (8009290 <__mdiff+0x120>)
 80091ca:	f240 2145 	movw	r1, #581	@ 0x245
 80091ce:	e7e3      	b.n	8009198 <__mdiff+0x28>
 80091d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80091d4:	6926      	ldr	r6, [r4, #16]
 80091d6:	60c5      	str	r5, [r0, #12]
 80091d8:	f109 0310 	add.w	r3, r9, #16
 80091dc:	f109 0514 	add.w	r5, r9, #20
 80091e0:	f104 0e14 	add.w	lr, r4, #20
 80091e4:	f100 0b14 	add.w	fp, r0, #20
 80091e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80091ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091f0:	9301      	str	r3, [sp, #4]
 80091f2:	46d9      	mov	r9, fp
 80091f4:	f04f 0c00 	mov.w	ip, #0
 80091f8:	9b01      	ldr	r3, [sp, #4]
 80091fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009202:	9301      	str	r3, [sp, #4]
 8009204:	fa1f f38a 	uxth.w	r3, sl
 8009208:	4619      	mov	r1, r3
 800920a:	b283      	uxth	r3, r0
 800920c:	1acb      	subs	r3, r1, r3
 800920e:	0c00      	lsrs	r0, r0, #16
 8009210:	4463      	add	r3, ip
 8009212:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009216:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800921a:	b29b      	uxth	r3, r3
 800921c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009220:	4576      	cmp	r6, lr
 8009222:	f849 3b04 	str.w	r3, [r9], #4
 8009226:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800922a:	d8e5      	bhi.n	80091f8 <__mdiff+0x88>
 800922c:	1b33      	subs	r3, r6, r4
 800922e:	3b15      	subs	r3, #21
 8009230:	f023 0303 	bic.w	r3, r3, #3
 8009234:	3415      	adds	r4, #21
 8009236:	3304      	adds	r3, #4
 8009238:	42a6      	cmp	r6, r4
 800923a:	bf38      	it	cc
 800923c:	2304      	movcc	r3, #4
 800923e:	441d      	add	r5, r3
 8009240:	445b      	add	r3, fp
 8009242:	461e      	mov	r6, r3
 8009244:	462c      	mov	r4, r5
 8009246:	4544      	cmp	r4, r8
 8009248:	d30e      	bcc.n	8009268 <__mdiff+0xf8>
 800924a:	f108 0103 	add.w	r1, r8, #3
 800924e:	1b49      	subs	r1, r1, r5
 8009250:	f021 0103 	bic.w	r1, r1, #3
 8009254:	3d03      	subs	r5, #3
 8009256:	45a8      	cmp	r8, r5
 8009258:	bf38      	it	cc
 800925a:	2100      	movcc	r1, #0
 800925c:	440b      	add	r3, r1
 800925e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009262:	b191      	cbz	r1, 800928a <__mdiff+0x11a>
 8009264:	6117      	str	r7, [r2, #16]
 8009266:	e79d      	b.n	80091a4 <__mdiff+0x34>
 8009268:	f854 1b04 	ldr.w	r1, [r4], #4
 800926c:	46e6      	mov	lr, ip
 800926e:	0c08      	lsrs	r0, r1, #16
 8009270:	fa1c fc81 	uxtah	ip, ip, r1
 8009274:	4471      	add	r1, lr
 8009276:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800927a:	b289      	uxth	r1, r1
 800927c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009280:	f846 1b04 	str.w	r1, [r6], #4
 8009284:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009288:	e7dd      	b.n	8009246 <__mdiff+0xd6>
 800928a:	3f01      	subs	r7, #1
 800928c:	e7e7      	b.n	800925e <__mdiff+0xee>
 800928e:	bf00      	nop
 8009290:	08009d92 	.word	0x08009d92
 8009294:	08009e03 	.word	0x08009e03

08009298 <__ulp>:
 8009298:	b082      	sub	sp, #8
 800929a:	ed8d 0b00 	vstr	d0, [sp]
 800929e:	9a01      	ldr	r2, [sp, #4]
 80092a0:	4b0f      	ldr	r3, [pc, #60]	@ (80092e0 <__ulp+0x48>)
 80092a2:	4013      	ands	r3, r2
 80092a4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	dc08      	bgt.n	80092be <__ulp+0x26>
 80092ac:	425b      	negs	r3, r3
 80092ae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80092b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80092b6:	da04      	bge.n	80092c2 <__ulp+0x2a>
 80092b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80092bc:	4113      	asrs	r3, r2
 80092be:	2200      	movs	r2, #0
 80092c0:	e008      	b.n	80092d4 <__ulp+0x3c>
 80092c2:	f1a2 0314 	sub.w	r3, r2, #20
 80092c6:	2b1e      	cmp	r3, #30
 80092c8:	bfda      	itte	le
 80092ca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80092ce:	40da      	lsrle	r2, r3
 80092d0:	2201      	movgt	r2, #1
 80092d2:	2300      	movs	r3, #0
 80092d4:	4619      	mov	r1, r3
 80092d6:	4610      	mov	r0, r2
 80092d8:	ec41 0b10 	vmov	d0, r0, r1
 80092dc:	b002      	add	sp, #8
 80092de:	4770      	bx	lr
 80092e0:	7ff00000 	.word	0x7ff00000

080092e4 <__b2d>:
 80092e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092e8:	6906      	ldr	r6, [r0, #16]
 80092ea:	f100 0814 	add.w	r8, r0, #20
 80092ee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80092f2:	1f37      	subs	r7, r6, #4
 80092f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80092f8:	4610      	mov	r0, r2
 80092fa:	f7ff fd53 	bl	8008da4 <__hi0bits>
 80092fe:	f1c0 0320 	rsb	r3, r0, #32
 8009302:	280a      	cmp	r0, #10
 8009304:	600b      	str	r3, [r1, #0]
 8009306:	491b      	ldr	r1, [pc, #108]	@ (8009374 <__b2d+0x90>)
 8009308:	dc15      	bgt.n	8009336 <__b2d+0x52>
 800930a:	f1c0 0c0b 	rsb	ip, r0, #11
 800930e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009312:	45b8      	cmp	r8, r7
 8009314:	ea43 0501 	orr.w	r5, r3, r1
 8009318:	bf34      	ite	cc
 800931a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800931e:	2300      	movcs	r3, #0
 8009320:	3015      	adds	r0, #21
 8009322:	fa02 f000 	lsl.w	r0, r2, r0
 8009326:	fa23 f30c 	lsr.w	r3, r3, ip
 800932a:	4303      	orrs	r3, r0
 800932c:	461c      	mov	r4, r3
 800932e:	ec45 4b10 	vmov	d0, r4, r5
 8009332:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009336:	45b8      	cmp	r8, r7
 8009338:	bf3a      	itte	cc
 800933a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800933e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009342:	2300      	movcs	r3, #0
 8009344:	380b      	subs	r0, #11
 8009346:	d012      	beq.n	800936e <__b2d+0x8a>
 8009348:	f1c0 0120 	rsb	r1, r0, #32
 800934c:	fa23 f401 	lsr.w	r4, r3, r1
 8009350:	4082      	lsls	r2, r0
 8009352:	4322      	orrs	r2, r4
 8009354:	4547      	cmp	r7, r8
 8009356:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800935a:	bf8c      	ite	hi
 800935c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009360:	2200      	movls	r2, #0
 8009362:	4083      	lsls	r3, r0
 8009364:	40ca      	lsrs	r2, r1
 8009366:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800936a:	4313      	orrs	r3, r2
 800936c:	e7de      	b.n	800932c <__b2d+0x48>
 800936e:	ea42 0501 	orr.w	r5, r2, r1
 8009372:	e7db      	b.n	800932c <__b2d+0x48>
 8009374:	3ff00000 	.word	0x3ff00000

08009378 <__d2b>:
 8009378:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800937c:	460f      	mov	r7, r1
 800937e:	2101      	movs	r1, #1
 8009380:	ec59 8b10 	vmov	r8, r9, d0
 8009384:	4616      	mov	r6, r2
 8009386:	f7ff fc1b 	bl	8008bc0 <_Balloc>
 800938a:	4604      	mov	r4, r0
 800938c:	b930      	cbnz	r0, 800939c <__d2b+0x24>
 800938e:	4602      	mov	r2, r0
 8009390:	4b23      	ldr	r3, [pc, #140]	@ (8009420 <__d2b+0xa8>)
 8009392:	4824      	ldr	r0, [pc, #144]	@ (8009424 <__d2b+0xac>)
 8009394:	f240 310f 	movw	r1, #783	@ 0x30f
 8009398:	f000 fb5a 	bl	8009a50 <__assert_func>
 800939c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80093a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80093a4:	b10d      	cbz	r5, 80093aa <__d2b+0x32>
 80093a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093aa:	9301      	str	r3, [sp, #4]
 80093ac:	f1b8 0300 	subs.w	r3, r8, #0
 80093b0:	d023      	beq.n	80093fa <__d2b+0x82>
 80093b2:	4668      	mov	r0, sp
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	f7ff fd14 	bl	8008de2 <__lo0bits>
 80093ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 80093be:	b1d0      	cbz	r0, 80093f6 <__d2b+0x7e>
 80093c0:	f1c0 0320 	rsb	r3, r0, #32
 80093c4:	fa02 f303 	lsl.w	r3, r2, r3
 80093c8:	430b      	orrs	r3, r1
 80093ca:	40c2      	lsrs	r2, r0
 80093cc:	6163      	str	r3, [r4, #20]
 80093ce:	9201      	str	r2, [sp, #4]
 80093d0:	9b01      	ldr	r3, [sp, #4]
 80093d2:	61a3      	str	r3, [r4, #24]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	bf0c      	ite	eq
 80093d8:	2201      	moveq	r2, #1
 80093da:	2202      	movne	r2, #2
 80093dc:	6122      	str	r2, [r4, #16]
 80093de:	b1a5      	cbz	r5, 800940a <__d2b+0x92>
 80093e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80093e4:	4405      	add	r5, r0
 80093e6:	603d      	str	r5, [r7, #0]
 80093e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80093ec:	6030      	str	r0, [r6, #0]
 80093ee:	4620      	mov	r0, r4
 80093f0:	b003      	add	sp, #12
 80093f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093f6:	6161      	str	r1, [r4, #20]
 80093f8:	e7ea      	b.n	80093d0 <__d2b+0x58>
 80093fa:	a801      	add	r0, sp, #4
 80093fc:	f7ff fcf1 	bl	8008de2 <__lo0bits>
 8009400:	9b01      	ldr	r3, [sp, #4]
 8009402:	6163      	str	r3, [r4, #20]
 8009404:	3020      	adds	r0, #32
 8009406:	2201      	movs	r2, #1
 8009408:	e7e8      	b.n	80093dc <__d2b+0x64>
 800940a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800940e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009412:	6038      	str	r0, [r7, #0]
 8009414:	6918      	ldr	r0, [r3, #16]
 8009416:	f7ff fcc5 	bl	8008da4 <__hi0bits>
 800941a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800941e:	e7e5      	b.n	80093ec <__d2b+0x74>
 8009420:	08009d92 	.word	0x08009d92
 8009424:	08009e03 	.word	0x08009e03

08009428 <__ratio>:
 8009428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800942c:	b085      	sub	sp, #20
 800942e:	e9cd 1000 	strd	r1, r0, [sp]
 8009432:	a902      	add	r1, sp, #8
 8009434:	f7ff ff56 	bl	80092e4 <__b2d>
 8009438:	9800      	ldr	r0, [sp, #0]
 800943a:	a903      	add	r1, sp, #12
 800943c:	ec55 4b10 	vmov	r4, r5, d0
 8009440:	f7ff ff50 	bl	80092e4 <__b2d>
 8009444:	9b01      	ldr	r3, [sp, #4]
 8009446:	6919      	ldr	r1, [r3, #16]
 8009448:	9b00      	ldr	r3, [sp, #0]
 800944a:	691b      	ldr	r3, [r3, #16]
 800944c:	1ac9      	subs	r1, r1, r3
 800944e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009452:	1a9b      	subs	r3, r3, r2
 8009454:	ec5b ab10 	vmov	sl, fp, d0
 8009458:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800945c:	2b00      	cmp	r3, #0
 800945e:	bfce      	itee	gt
 8009460:	462a      	movgt	r2, r5
 8009462:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009466:	465a      	movle	r2, fp
 8009468:	462f      	mov	r7, r5
 800946a:	46d9      	mov	r9, fp
 800946c:	bfcc      	ite	gt
 800946e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009472:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009476:	464b      	mov	r3, r9
 8009478:	4652      	mov	r2, sl
 800947a:	4620      	mov	r0, r4
 800947c:	4639      	mov	r1, r7
 800947e:	f7f7 f9ed 	bl	800085c <__aeabi_ddiv>
 8009482:	ec41 0b10 	vmov	d0, r0, r1
 8009486:	b005      	add	sp, #20
 8009488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800948c <__copybits>:
 800948c:	3901      	subs	r1, #1
 800948e:	b570      	push	{r4, r5, r6, lr}
 8009490:	1149      	asrs	r1, r1, #5
 8009492:	6914      	ldr	r4, [r2, #16]
 8009494:	3101      	adds	r1, #1
 8009496:	f102 0314 	add.w	r3, r2, #20
 800949a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800949e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80094a2:	1f05      	subs	r5, r0, #4
 80094a4:	42a3      	cmp	r3, r4
 80094a6:	d30c      	bcc.n	80094c2 <__copybits+0x36>
 80094a8:	1aa3      	subs	r3, r4, r2
 80094aa:	3b11      	subs	r3, #17
 80094ac:	f023 0303 	bic.w	r3, r3, #3
 80094b0:	3211      	adds	r2, #17
 80094b2:	42a2      	cmp	r2, r4
 80094b4:	bf88      	it	hi
 80094b6:	2300      	movhi	r3, #0
 80094b8:	4418      	add	r0, r3
 80094ba:	2300      	movs	r3, #0
 80094bc:	4288      	cmp	r0, r1
 80094be:	d305      	bcc.n	80094cc <__copybits+0x40>
 80094c0:	bd70      	pop	{r4, r5, r6, pc}
 80094c2:	f853 6b04 	ldr.w	r6, [r3], #4
 80094c6:	f845 6f04 	str.w	r6, [r5, #4]!
 80094ca:	e7eb      	b.n	80094a4 <__copybits+0x18>
 80094cc:	f840 3b04 	str.w	r3, [r0], #4
 80094d0:	e7f4      	b.n	80094bc <__copybits+0x30>

080094d2 <__any_on>:
 80094d2:	f100 0214 	add.w	r2, r0, #20
 80094d6:	6900      	ldr	r0, [r0, #16]
 80094d8:	114b      	asrs	r3, r1, #5
 80094da:	4298      	cmp	r0, r3
 80094dc:	b510      	push	{r4, lr}
 80094de:	db11      	blt.n	8009504 <__any_on+0x32>
 80094e0:	dd0a      	ble.n	80094f8 <__any_on+0x26>
 80094e2:	f011 011f 	ands.w	r1, r1, #31
 80094e6:	d007      	beq.n	80094f8 <__any_on+0x26>
 80094e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80094ec:	fa24 f001 	lsr.w	r0, r4, r1
 80094f0:	fa00 f101 	lsl.w	r1, r0, r1
 80094f4:	428c      	cmp	r4, r1
 80094f6:	d10b      	bne.n	8009510 <__any_on+0x3e>
 80094f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d803      	bhi.n	8009508 <__any_on+0x36>
 8009500:	2000      	movs	r0, #0
 8009502:	bd10      	pop	{r4, pc}
 8009504:	4603      	mov	r3, r0
 8009506:	e7f7      	b.n	80094f8 <__any_on+0x26>
 8009508:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800950c:	2900      	cmp	r1, #0
 800950e:	d0f5      	beq.n	80094fc <__any_on+0x2a>
 8009510:	2001      	movs	r0, #1
 8009512:	e7f6      	b.n	8009502 <__any_on+0x30>

08009514 <__ascii_wctomb>:
 8009514:	4603      	mov	r3, r0
 8009516:	4608      	mov	r0, r1
 8009518:	b141      	cbz	r1, 800952c <__ascii_wctomb+0x18>
 800951a:	2aff      	cmp	r2, #255	@ 0xff
 800951c:	d904      	bls.n	8009528 <__ascii_wctomb+0x14>
 800951e:	228a      	movs	r2, #138	@ 0x8a
 8009520:	601a      	str	r2, [r3, #0]
 8009522:	f04f 30ff 	mov.w	r0, #4294967295
 8009526:	4770      	bx	lr
 8009528:	700a      	strb	r2, [r1, #0]
 800952a:	2001      	movs	r0, #1
 800952c:	4770      	bx	lr

0800952e <__sfputc_r>:
 800952e:	6893      	ldr	r3, [r2, #8]
 8009530:	3b01      	subs	r3, #1
 8009532:	2b00      	cmp	r3, #0
 8009534:	b410      	push	{r4}
 8009536:	6093      	str	r3, [r2, #8]
 8009538:	da08      	bge.n	800954c <__sfputc_r+0x1e>
 800953a:	6994      	ldr	r4, [r2, #24]
 800953c:	42a3      	cmp	r3, r4
 800953e:	db01      	blt.n	8009544 <__sfputc_r+0x16>
 8009540:	290a      	cmp	r1, #10
 8009542:	d103      	bne.n	800954c <__sfputc_r+0x1e>
 8009544:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009548:	f000 b9de 	b.w	8009908 <__swbuf_r>
 800954c:	6813      	ldr	r3, [r2, #0]
 800954e:	1c58      	adds	r0, r3, #1
 8009550:	6010      	str	r0, [r2, #0]
 8009552:	7019      	strb	r1, [r3, #0]
 8009554:	4608      	mov	r0, r1
 8009556:	f85d 4b04 	ldr.w	r4, [sp], #4
 800955a:	4770      	bx	lr

0800955c <__sfputs_r>:
 800955c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800955e:	4606      	mov	r6, r0
 8009560:	460f      	mov	r7, r1
 8009562:	4614      	mov	r4, r2
 8009564:	18d5      	adds	r5, r2, r3
 8009566:	42ac      	cmp	r4, r5
 8009568:	d101      	bne.n	800956e <__sfputs_r+0x12>
 800956a:	2000      	movs	r0, #0
 800956c:	e007      	b.n	800957e <__sfputs_r+0x22>
 800956e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009572:	463a      	mov	r2, r7
 8009574:	4630      	mov	r0, r6
 8009576:	f7ff ffda 	bl	800952e <__sfputc_r>
 800957a:	1c43      	adds	r3, r0, #1
 800957c:	d1f3      	bne.n	8009566 <__sfputs_r+0xa>
 800957e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009580 <_vfiprintf_r>:
 8009580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009584:	460d      	mov	r5, r1
 8009586:	b09d      	sub	sp, #116	@ 0x74
 8009588:	4614      	mov	r4, r2
 800958a:	4698      	mov	r8, r3
 800958c:	4606      	mov	r6, r0
 800958e:	b118      	cbz	r0, 8009598 <_vfiprintf_r+0x18>
 8009590:	6a03      	ldr	r3, [r0, #32]
 8009592:	b90b      	cbnz	r3, 8009598 <_vfiprintf_r+0x18>
 8009594:	f7fd ff1a 	bl	80073cc <__sinit>
 8009598:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800959a:	07d9      	lsls	r1, r3, #31
 800959c:	d405      	bmi.n	80095aa <_vfiprintf_r+0x2a>
 800959e:	89ab      	ldrh	r3, [r5, #12]
 80095a0:	059a      	lsls	r2, r3, #22
 80095a2:	d402      	bmi.n	80095aa <_vfiprintf_r+0x2a>
 80095a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095a6:	f7fe f84e 	bl	8007646 <__retarget_lock_acquire_recursive>
 80095aa:	89ab      	ldrh	r3, [r5, #12]
 80095ac:	071b      	lsls	r3, r3, #28
 80095ae:	d501      	bpl.n	80095b4 <_vfiprintf_r+0x34>
 80095b0:	692b      	ldr	r3, [r5, #16]
 80095b2:	b99b      	cbnz	r3, 80095dc <_vfiprintf_r+0x5c>
 80095b4:	4629      	mov	r1, r5
 80095b6:	4630      	mov	r0, r6
 80095b8:	f000 f9e4 	bl	8009984 <__swsetup_r>
 80095bc:	b170      	cbz	r0, 80095dc <_vfiprintf_r+0x5c>
 80095be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095c0:	07dc      	lsls	r4, r3, #31
 80095c2:	d504      	bpl.n	80095ce <_vfiprintf_r+0x4e>
 80095c4:	f04f 30ff 	mov.w	r0, #4294967295
 80095c8:	b01d      	add	sp, #116	@ 0x74
 80095ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ce:	89ab      	ldrh	r3, [r5, #12]
 80095d0:	0598      	lsls	r0, r3, #22
 80095d2:	d4f7      	bmi.n	80095c4 <_vfiprintf_r+0x44>
 80095d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095d6:	f7fe f837 	bl	8007648 <__retarget_lock_release_recursive>
 80095da:	e7f3      	b.n	80095c4 <_vfiprintf_r+0x44>
 80095dc:	2300      	movs	r3, #0
 80095de:	9309      	str	r3, [sp, #36]	@ 0x24
 80095e0:	2320      	movs	r3, #32
 80095e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80095e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80095ea:	2330      	movs	r3, #48	@ 0x30
 80095ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800979c <_vfiprintf_r+0x21c>
 80095f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095f4:	f04f 0901 	mov.w	r9, #1
 80095f8:	4623      	mov	r3, r4
 80095fa:	469a      	mov	sl, r3
 80095fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009600:	b10a      	cbz	r2, 8009606 <_vfiprintf_r+0x86>
 8009602:	2a25      	cmp	r2, #37	@ 0x25
 8009604:	d1f9      	bne.n	80095fa <_vfiprintf_r+0x7a>
 8009606:	ebba 0b04 	subs.w	fp, sl, r4
 800960a:	d00b      	beq.n	8009624 <_vfiprintf_r+0xa4>
 800960c:	465b      	mov	r3, fp
 800960e:	4622      	mov	r2, r4
 8009610:	4629      	mov	r1, r5
 8009612:	4630      	mov	r0, r6
 8009614:	f7ff ffa2 	bl	800955c <__sfputs_r>
 8009618:	3001      	adds	r0, #1
 800961a:	f000 80a7 	beq.w	800976c <_vfiprintf_r+0x1ec>
 800961e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009620:	445a      	add	r2, fp
 8009622:	9209      	str	r2, [sp, #36]	@ 0x24
 8009624:	f89a 3000 	ldrb.w	r3, [sl]
 8009628:	2b00      	cmp	r3, #0
 800962a:	f000 809f 	beq.w	800976c <_vfiprintf_r+0x1ec>
 800962e:	2300      	movs	r3, #0
 8009630:	f04f 32ff 	mov.w	r2, #4294967295
 8009634:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009638:	f10a 0a01 	add.w	sl, sl, #1
 800963c:	9304      	str	r3, [sp, #16]
 800963e:	9307      	str	r3, [sp, #28]
 8009640:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009644:	931a      	str	r3, [sp, #104]	@ 0x68
 8009646:	4654      	mov	r4, sl
 8009648:	2205      	movs	r2, #5
 800964a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800964e:	4853      	ldr	r0, [pc, #332]	@ (800979c <_vfiprintf_r+0x21c>)
 8009650:	f7f6 fdc6 	bl	80001e0 <memchr>
 8009654:	9a04      	ldr	r2, [sp, #16]
 8009656:	b9d8      	cbnz	r0, 8009690 <_vfiprintf_r+0x110>
 8009658:	06d1      	lsls	r1, r2, #27
 800965a:	bf44      	itt	mi
 800965c:	2320      	movmi	r3, #32
 800965e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009662:	0713      	lsls	r3, r2, #28
 8009664:	bf44      	itt	mi
 8009666:	232b      	movmi	r3, #43	@ 0x2b
 8009668:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800966c:	f89a 3000 	ldrb.w	r3, [sl]
 8009670:	2b2a      	cmp	r3, #42	@ 0x2a
 8009672:	d015      	beq.n	80096a0 <_vfiprintf_r+0x120>
 8009674:	9a07      	ldr	r2, [sp, #28]
 8009676:	4654      	mov	r4, sl
 8009678:	2000      	movs	r0, #0
 800967a:	f04f 0c0a 	mov.w	ip, #10
 800967e:	4621      	mov	r1, r4
 8009680:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009684:	3b30      	subs	r3, #48	@ 0x30
 8009686:	2b09      	cmp	r3, #9
 8009688:	d94b      	bls.n	8009722 <_vfiprintf_r+0x1a2>
 800968a:	b1b0      	cbz	r0, 80096ba <_vfiprintf_r+0x13a>
 800968c:	9207      	str	r2, [sp, #28]
 800968e:	e014      	b.n	80096ba <_vfiprintf_r+0x13a>
 8009690:	eba0 0308 	sub.w	r3, r0, r8
 8009694:	fa09 f303 	lsl.w	r3, r9, r3
 8009698:	4313      	orrs	r3, r2
 800969a:	9304      	str	r3, [sp, #16]
 800969c:	46a2      	mov	sl, r4
 800969e:	e7d2      	b.n	8009646 <_vfiprintf_r+0xc6>
 80096a0:	9b03      	ldr	r3, [sp, #12]
 80096a2:	1d19      	adds	r1, r3, #4
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	9103      	str	r1, [sp, #12]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	bfbb      	ittet	lt
 80096ac:	425b      	neglt	r3, r3
 80096ae:	f042 0202 	orrlt.w	r2, r2, #2
 80096b2:	9307      	strge	r3, [sp, #28]
 80096b4:	9307      	strlt	r3, [sp, #28]
 80096b6:	bfb8      	it	lt
 80096b8:	9204      	strlt	r2, [sp, #16]
 80096ba:	7823      	ldrb	r3, [r4, #0]
 80096bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80096be:	d10a      	bne.n	80096d6 <_vfiprintf_r+0x156>
 80096c0:	7863      	ldrb	r3, [r4, #1]
 80096c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80096c4:	d132      	bne.n	800972c <_vfiprintf_r+0x1ac>
 80096c6:	9b03      	ldr	r3, [sp, #12]
 80096c8:	1d1a      	adds	r2, r3, #4
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	9203      	str	r2, [sp, #12]
 80096ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80096d2:	3402      	adds	r4, #2
 80096d4:	9305      	str	r3, [sp, #20]
 80096d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80097ac <_vfiprintf_r+0x22c>
 80096da:	7821      	ldrb	r1, [r4, #0]
 80096dc:	2203      	movs	r2, #3
 80096de:	4650      	mov	r0, sl
 80096e0:	f7f6 fd7e 	bl	80001e0 <memchr>
 80096e4:	b138      	cbz	r0, 80096f6 <_vfiprintf_r+0x176>
 80096e6:	9b04      	ldr	r3, [sp, #16]
 80096e8:	eba0 000a 	sub.w	r0, r0, sl
 80096ec:	2240      	movs	r2, #64	@ 0x40
 80096ee:	4082      	lsls	r2, r0
 80096f0:	4313      	orrs	r3, r2
 80096f2:	3401      	adds	r4, #1
 80096f4:	9304      	str	r3, [sp, #16]
 80096f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096fa:	4829      	ldr	r0, [pc, #164]	@ (80097a0 <_vfiprintf_r+0x220>)
 80096fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009700:	2206      	movs	r2, #6
 8009702:	f7f6 fd6d 	bl	80001e0 <memchr>
 8009706:	2800      	cmp	r0, #0
 8009708:	d03f      	beq.n	800978a <_vfiprintf_r+0x20a>
 800970a:	4b26      	ldr	r3, [pc, #152]	@ (80097a4 <_vfiprintf_r+0x224>)
 800970c:	bb1b      	cbnz	r3, 8009756 <_vfiprintf_r+0x1d6>
 800970e:	9b03      	ldr	r3, [sp, #12]
 8009710:	3307      	adds	r3, #7
 8009712:	f023 0307 	bic.w	r3, r3, #7
 8009716:	3308      	adds	r3, #8
 8009718:	9303      	str	r3, [sp, #12]
 800971a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800971c:	443b      	add	r3, r7
 800971e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009720:	e76a      	b.n	80095f8 <_vfiprintf_r+0x78>
 8009722:	fb0c 3202 	mla	r2, ip, r2, r3
 8009726:	460c      	mov	r4, r1
 8009728:	2001      	movs	r0, #1
 800972a:	e7a8      	b.n	800967e <_vfiprintf_r+0xfe>
 800972c:	2300      	movs	r3, #0
 800972e:	3401      	adds	r4, #1
 8009730:	9305      	str	r3, [sp, #20]
 8009732:	4619      	mov	r1, r3
 8009734:	f04f 0c0a 	mov.w	ip, #10
 8009738:	4620      	mov	r0, r4
 800973a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800973e:	3a30      	subs	r2, #48	@ 0x30
 8009740:	2a09      	cmp	r2, #9
 8009742:	d903      	bls.n	800974c <_vfiprintf_r+0x1cc>
 8009744:	2b00      	cmp	r3, #0
 8009746:	d0c6      	beq.n	80096d6 <_vfiprintf_r+0x156>
 8009748:	9105      	str	r1, [sp, #20]
 800974a:	e7c4      	b.n	80096d6 <_vfiprintf_r+0x156>
 800974c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009750:	4604      	mov	r4, r0
 8009752:	2301      	movs	r3, #1
 8009754:	e7f0      	b.n	8009738 <_vfiprintf_r+0x1b8>
 8009756:	ab03      	add	r3, sp, #12
 8009758:	9300      	str	r3, [sp, #0]
 800975a:	462a      	mov	r2, r5
 800975c:	4b12      	ldr	r3, [pc, #72]	@ (80097a8 <_vfiprintf_r+0x228>)
 800975e:	a904      	add	r1, sp, #16
 8009760:	4630      	mov	r0, r6
 8009762:	f7fd f9f1 	bl	8006b48 <_printf_float>
 8009766:	4607      	mov	r7, r0
 8009768:	1c78      	adds	r0, r7, #1
 800976a:	d1d6      	bne.n	800971a <_vfiprintf_r+0x19a>
 800976c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800976e:	07d9      	lsls	r1, r3, #31
 8009770:	d405      	bmi.n	800977e <_vfiprintf_r+0x1fe>
 8009772:	89ab      	ldrh	r3, [r5, #12]
 8009774:	059a      	lsls	r2, r3, #22
 8009776:	d402      	bmi.n	800977e <_vfiprintf_r+0x1fe>
 8009778:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800977a:	f7fd ff65 	bl	8007648 <__retarget_lock_release_recursive>
 800977e:	89ab      	ldrh	r3, [r5, #12]
 8009780:	065b      	lsls	r3, r3, #25
 8009782:	f53f af1f 	bmi.w	80095c4 <_vfiprintf_r+0x44>
 8009786:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009788:	e71e      	b.n	80095c8 <_vfiprintf_r+0x48>
 800978a:	ab03      	add	r3, sp, #12
 800978c:	9300      	str	r3, [sp, #0]
 800978e:	462a      	mov	r2, r5
 8009790:	4b05      	ldr	r3, [pc, #20]	@ (80097a8 <_vfiprintf_r+0x228>)
 8009792:	a904      	add	r1, sp, #16
 8009794:	4630      	mov	r0, r6
 8009796:	f7fd fc6f 	bl	8007078 <_printf_i>
 800979a:	e7e4      	b.n	8009766 <_vfiprintf_r+0x1e6>
 800979c:	08009e5c 	.word	0x08009e5c
 80097a0:	08009e66 	.word	0x08009e66
 80097a4:	08006b49 	.word	0x08006b49
 80097a8:	0800955d 	.word	0x0800955d
 80097ac:	08009e62 	.word	0x08009e62

080097b0 <__sflush_r>:
 80097b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80097b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097b8:	0716      	lsls	r6, r2, #28
 80097ba:	4605      	mov	r5, r0
 80097bc:	460c      	mov	r4, r1
 80097be:	d454      	bmi.n	800986a <__sflush_r+0xba>
 80097c0:	684b      	ldr	r3, [r1, #4]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	dc02      	bgt.n	80097cc <__sflush_r+0x1c>
 80097c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	dd48      	ble.n	800985e <__sflush_r+0xae>
 80097cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097ce:	2e00      	cmp	r6, #0
 80097d0:	d045      	beq.n	800985e <__sflush_r+0xae>
 80097d2:	2300      	movs	r3, #0
 80097d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80097d8:	682f      	ldr	r7, [r5, #0]
 80097da:	6a21      	ldr	r1, [r4, #32]
 80097dc:	602b      	str	r3, [r5, #0]
 80097de:	d030      	beq.n	8009842 <__sflush_r+0x92>
 80097e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80097e2:	89a3      	ldrh	r3, [r4, #12]
 80097e4:	0759      	lsls	r1, r3, #29
 80097e6:	d505      	bpl.n	80097f4 <__sflush_r+0x44>
 80097e8:	6863      	ldr	r3, [r4, #4]
 80097ea:	1ad2      	subs	r2, r2, r3
 80097ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80097ee:	b10b      	cbz	r3, 80097f4 <__sflush_r+0x44>
 80097f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80097f2:	1ad2      	subs	r2, r2, r3
 80097f4:	2300      	movs	r3, #0
 80097f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097f8:	6a21      	ldr	r1, [r4, #32]
 80097fa:	4628      	mov	r0, r5
 80097fc:	47b0      	blx	r6
 80097fe:	1c43      	adds	r3, r0, #1
 8009800:	89a3      	ldrh	r3, [r4, #12]
 8009802:	d106      	bne.n	8009812 <__sflush_r+0x62>
 8009804:	6829      	ldr	r1, [r5, #0]
 8009806:	291d      	cmp	r1, #29
 8009808:	d82b      	bhi.n	8009862 <__sflush_r+0xb2>
 800980a:	4a2a      	ldr	r2, [pc, #168]	@ (80098b4 <__sflush_r+0x104>)
 800980c:	40ca      	lsrs	r2, r1
 800980e:	07d6      	lsls	r6, r2, #31
 8009810:	d527      	bpl.n	8009862 <__sflush_r+0xb2>
 8009812:	2200      	movs	r2, #0
 8009814:	6062      	str	r2, [r4, #4]
 8009816:	04d9      	lsls	r1, r3, #19
 8009818:	6922      	ldr	r2, [r4, #16]
 800981a:	6022      	str	r2, [r4, #0]
 800981c:	d504      	bpl.n	8009828 <__sflush_r+0x78>
 800981e:	1c42      	adds	r2, r0, #1
 8009820:	d101      	bne.n	8009826 <__sflush_r+0x76>
 8009822:	682b      	ldr	r3, [r5, #0]
 8009824:	b903      	cbnz	r3, 8009828 <__sflush_r+0x78>
 8009826:	6560      	str	r0, [r4, #84]	@ 0x54
 8009828:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800982a:	602f      	str	r7, [r5, #0]
 800982c:	b1b9      	cbz	r1, 800985e <__sflush_r+0xae>
 800982e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009832:	4299      	cmp	r1, r3
 8009834:	d002      	beq.n	800983c <__sflush_r+0x8c>
 8009836:	4628      	mov	r0, r5
 8009838:	f7fe fd76 	bl	8008328 <_free_r>
 800983c:	2300      	movs	r3, #0
 800983e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009840:	e00d      	b.n	800985e <__sflush_r+0xae>
 8009842:	2301      	movs	r3, #1
 8009844:	4628      	mov	r0, r5
 8009846:	47b0      	blx	r6
 8009848:	4602      	mov	r2, r0
 800984a:	1c50      	adds	r0, r2, #1
 800984c:	d1c9      	bne.n	80097e2 <__sflush_r+0x32>
 800984e:	682b      	ldr	r3, [r5, #0]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d0c6      	beq.n	80097e2 <__sflush_r+0x32>
 8009854:	2b1d      	cmp	r3, #29
 8009856:	d001      	beq.n	800985c <__sflush_r+0xac>
 8009858:	2b16      	cmp	r3, #22
 800985a:	d11e      	bne.n	800989a <__sflush_r+0xea>
 800985c:	602f      	str	r7, [r5, #0]
 800985e:	2000      	movs	r0, #0
 8009860:	e022      	b.n	80098a8 <__sflush_r+0xf8>
 8009862:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009866:	b21b      	sxth	r3, r3
 8009868:	e01b      	b.n	80098a2 <__sflush_r+0xf2>
 800986a:	690f      	ldr	r7, [r1, #16]
 800986c:	2f00      	cmp	r7, #0
 800986e:	d0f6      	beq.n	800985e <__sflush_r+0xae>
 8009870:	0793      	lsls	r3, r2, #30
 8009872:	680e      	ldr	r6, [r1, #0]
 8009874:	bf08      	it	eq
 8009876:	694b      	ldreq	r3, [r1, #20]
 8009878:	600f      	str	r7, [r1, #0]
 800987a:	bf18      	it	ne
 800987c:	2300      	movne	r3, #0
 800987e:	eba6 0807 	sub.w	r8, r6, r7
 8009882:	608b      	str	r3, [r1, #8]
 8009884:	f1b8 0f00 	cmp.w	r8, #0
 8009888:	dde9      	ble.n	800985e <__sflush_r+0xae>
 800988a:	6a21      	ldr	r1, [r4, #32]
 800988c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800988e:	4643      	mov	r3, r8
 8009890:	463a      	mov	r2, r7
 8009892:	4628      	mov	r0, r5
 8009894:	47b0      	blx	r6
 8009896:	2800      	cmp	r0, #0
 8009898:	dc08      	bgt.n	80098ac <__sflush_r+0xfc>
 800989a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800989e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098a2:	81a3      	strh	r3, [r4, #12]
 80098a4:	f04f 30ff 	mov.w	r0, #4294967295
 80098a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098ac:	4407      	add	r7, r0
 80098ae:	eba8 0800 	sub.w	r8, r8, r0
 80098b2:	e7e7      	b.n	8009884 <__sflush_r+0xd4>
 80098b4:	20400001 	.word	0x20400001

080098b8 <_fflush_r>:
 80098b8:	b538      	push	{r3, r4, r5, lr}
 80098ba:	690b      	ldr	r3, [r1, #16]
 80098bc:	4605      	mov	r5, r0
 80098be:	460c      	mov	r4, r1
 80098c0:	b913      	cbnz	r3, 80098c8 <_fflush_r+0x10>
 80098c2:	2500      	movs	r5, #0
 80098c4:	4628      	mov	r0, r5
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	b118      	cbz	r0, 80098d2 <_fflush_r+0x1a>
 80098ca:	6a03      	ldr	r3, [r0, #32]
 80098cc:	b90b      	cbnz	r3, 80098d2 <_fflush_r+0x1a>
 80098ce:	f7fd fd7d 	bl	80073cc <__sinit>
 80098d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d0f3      	beq.n	80098c2 <_fflush_r+0xa>
 80098da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80098dc:	07d0      	lsls	r0, r2, #31
 80098de:	d404      	bmi.n	80098ea <_fflush_r+0x32>
 80098e0:	0599      	lsls	r1, r3, #22
 80098e2:	d402      	bmi.n	80098ea <_fflush_r+0x32>
 80098e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098e6:	f7fd feae 	bl	8007646 <__retarget_lock_acquire_recursive>
 80098ea:	4628      	mov	r0, r5
 80098ec:	4621      	mov	r1, r4
 80098ee:	f7ff ff5f 	bl	80097b0 <__sflush_r>
 80098f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098f4:	07da      	lsls	r2, r3, #31
 80098f6:	4605      	mov	r5, r0
 80098f8:	d4e4      	bmi.n	80098c4 <_fflush_r+0xc>
 80098fa:	89a3      	ldrh	r3, [r4, #12]
 80098fc:	059b      	lsls	r3, r3, #22
 80098fe:	d4e1      	bmi.n	80098c4 <_fflush_r+0xc>
 8009900:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009902:	f7fd fea1 	bl	8007648 <__retarget_lock_release_recursive>
 8009906:	e7dd      	b.n	80098c4 <_fflush_r+0xc>

08009908 <__swbuf_r>:
 8009908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990a:	460e      	mov	r6, r1
 800990c:	4614      	mov	r4, r2
 800990e:	4605      	mov	r5, r0
 8009910:	b118      	cbz	r0, 800991a <__swbuf_r+0x12>
 8009912:	6a03      	ldr	r3, [r0, #32]
 8009914:	b90b      	cbnz	r3, 800991a <__swbuf_r+0x12>
 8009916:	f7fd fd59 	bl	80073cc <__sinit>
 800991a:	69a3      	ldr	r3, [r4, #24]
 800991c:	60a3      	str	r3, [r4, #8]
 800991e:	89a3      	ldrh	r3, [r4, #12]
 8009920:	071a      	lsls	r2, r3, #28
 8009922:	d501      	bpl.n	8009928 <__swbuf_r+0x20>
 8009924:	6923      	ldr	r3, [r4, #16]
 8009926:	b943      	cbnz	r3, 800993a <__swbuf_r+0x32>
 8009928:	4621      	mov	r1, r4
 800992a:	4628      	mov	r0, r5
 800992c:	f000 f82a 	bl	8009984 <__swsetup_r>
 8009930:	b118      	cbz	r0, 800993a <__swbuf_r+0x32>
 8009932:	f04f 37ff 	mov.w	r7, #4294967295
 8009936:	4638      	mov	r0, r7
 8009938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800993a:	6823      	ldr	r3, [r4, #0]
 800993c:	6922      	ldr	r2, [r4, #16]
 800993e:	1a98      	subs	r0, r3, r2
 8009940:	6963      	ldr	r3, [r4, #20]
 8009942:	b2f6      	uxtb	r6, r6
 8009944:	4283      	cmp	r3, r0
 8009946:	4637      	mov	r7, r6
 8009948:	dc05      	bgt.n	8009956 <__swbuf_r+0x4e>
 800994a:	4621      	mov	r1, r4
 800994c:	4628      	mov	r0, r5
 800994e:	f7ff ffb3 	bl	80098b8 <_fflush_r>
 8009952:	2800      	cmp	r0, #0
 8009954:	d1ed      	bne.n	8009932 <__swbuf_r+0x2a>
 8009956:	68a3      	ldr	r3, [r4, #8]
 8009958:	3b01      	subs	r3, #1
 800995a:	60a3      	str	r3, [r4, #8]
 800995c:	6823      	ldr	r3, [r4, #0]
 800995e:	1c5a      	adds	r2, r3, #1
 8009960:	6022      	str	r2, [r4, #0]
 8009962:	701e      	strb	r6, [r3, #0]
 8009964:	6962      	ldr	r2, [r4, #20]
 8009966:	1c43      	adds	r3, r0, #1
 8009968:	429a      	cmp	r2, r3
 800996a:	d004      	beq.n	8009976 <__swbuf_r+0x6e>
 800996c:	89a3      	ldrh	r3, [r4, #12]
 800996e:	07db      	lsls	r3, r3, #31
 8009970:	d5e1      	bpl.n	8009936 <__swbuf_r+0x2e>
 8009972:	2e0a      	cmp	r6, #10
 8009974:	d1df      	bne.n	8009936 <__swbuf_r+0x2e>
 8009976:	4621      	mov	r1, r4
 8009978:	4628      	mov	r0, r5
 800997a:	f7ff ff9d 	bl	80098b8 <_fflush_r>
 800997e:	2800      	cmp	r0, #0
 8009980:	d0d9      	beq.n	8009936 <__swbuf_r+0x2e>
 8009982:	e7d6      	b.n	8009932 <__swbuf_r+0x2a>

08009984 <__swsetup_r>:
 8009984:	b538      	push	{r3, r4, r5, lr}
 8009986:	4b29      	ldr	r3, [pc, #164]	@ (8009a2c <__swsetup_r+0xa8>)
 8009988:	4605      	mov	r5, r0
 800998a:	6818      	ldr	r0, [r3, #0]
 800998c:	460c      	mov	r4, r1
 800998e:	b118      	cbz	r0, 8009998 <__swsetup_r+0x14>
 8009990:	6a03      	ldr	r3, [r0, #32]
 8009992:	b90b      	cbnz	r3, 8009998 <__swsetup_r+0x14>
 8009994:	f7fd fd1a 	bl	80073cc <__sinit>
 8009998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800999c:	0719      	lsls	r1, r3, #28
 800999e:	d422      	bmi.n	80099e6 <__swsetup_r+0x62>
 80099a0:	06da      	lsls	r2, r3, #27
 80099a2:	d407      	bmi.n	80099b4 <__swsetup_r+0x30>
 80099a4:	2209      	movs	r2, #9
 80099a6:	602a      	str	r2, [r5, #0]
 80099a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099ac:	81a3      	strh	r3, [r4, #12]
 80099ae:	f04f 30ff 	mov.w	r0, #4294967295
 80099b2:	e033      	b.n	8009a1c <__swsetup_r+0x98>
 80099b4:	0758      	lsls	r0, r3, #29
 80099b6:	d512      	bpl.n	80099de <__swsetup_r+0x5a>
 80099b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099ba:	b141      	cbz	r1, 80099ce <__swsetup_r+0x4a>
 80099bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099c0:	4299      	cmp	r1, r3
 80099c2:	d002      	beq.n	80099ca <__swsetup_r+0x46>
 80099c4:	4628      	mov	r0, r5
 80099c6:	f7fe fcaf 	bl	8008328 <_free_r>
 80099ca:	2300      	movs	r3, #0
 80099cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80099ce:	89a3      	ldrh	r3, [r4, #12]
 80099d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80099d4:	81a3      	strh	r3, [r4, #12]
 80099d6:	2300      	movs	r3, #0
 80099d8:	6063      	str	r3, [r4, #4]
 80099da:	6923      	ldr	r3, [r4, #16]
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	89a3      	ldrh	r3, [r4, #12]
 80099e0:	f043 0308 	orr.w	r3, r3, #8
 80099e4:	81a3      	strh	r3, [r4, #12]
 80099e6:	6923      	ldr	r3, [r4, #16]
 80099e8:	b94b      	cbnz	r3, 80099fe <__swsetup_r+0x7a>
 80099ea:	89a3      	ldrh	r3, [r4, #12]
 80099ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80099f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099f4:	d003      	beq.n	80099fe <__swsetup_r+0x7a>
 80099f6:	4621      	mov	r1, r4
 80099f8:	4628      	mov	r0, r5
 80099fa:	f000 f893 	bl	8009b24 <__smakebuf_r>
 80099fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a02:	f013 0201 	ands.w	r2, r3, #1
 8009a06:	d00a      	beq.n	8009a1e <__swsetup_r+0x9a>
 8009a08:	2200      	movs	r2, #0
 8009a0a:	60a2      	str	r2, [r4, #8]
 8009a0c:	6962      	ldr	r2, [r4, #20]
 8009a0e:	4252      	negs	r2, r2
 8009a10:	61a2      	str	r2, [r4, #24]
 8009a12:	6922      	ldr	r2, [r4, #16]
 8009a14:	b942      	cbnz	r2, 8009a28 <__swsetup_r+0xa4>
 8009a16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009a1a:	d1c5      	bne.n	80099a8 <__swsetup_r+0x24>
 8009a1c:	bd38      	pop	{r3, r4, r5, pc}
 8009a1e:	0799      	lsls	r1, r3, #30
 8009a20:	bf58      	it	pl
 8009a22:	6962      	ldrpl	r2, [r4, #20]
 8009a24:	60a2      	str	r2, [r4, #8]
 8009a26:	e7f4      	b.n	8009a12 <__swsetup_r+0x8e>
 8009a28:	2000      	movs	r0, #0
 8009a2a:	e7f7      	b.n	8009a1c <__swsetup_r+0x98>
 8009a2c:	200001a0 	.word	0x200001a0

08009a30 <_sbrk_r>:
 8009a30:	b538      	push	{r3, r4, r5, lr}
 8009a32:	4d06      	ldr	r5, [pc, #24]	@ (8009a4c <_sbrk_r+0x1c>)
 8009a34:	2300      	movs	r3, #0
 8009a36:	4604      	mov	r4, r0
 8009a38:	4608      	mov	r0, r1
 8009a3a:	602b      	str	r3, [r5, #0]
 8009a3c:	f7f8 ffda 	bl	80029f4 <_sbrk>
 8009a40:	1c43      	adds	r3, r0, #1
 8009a42:	d102      	bne.n	8009a4a <_sbrk_r+0x1a>
 8009a44:	682b      	ldr	r3, [r5, #0]
 8009a46:	b103      	cbz	r3, 8009a4a <_sbrk_r+0x1a>
 8009a48:	6023      	str	r3, [r4, #0]
 8009a4a:	bd38      	pop	{r3, r4, r5, pc}
 8009a4c:	200004f8 	.word	0x200004f8

08009a50 <__assert_func>:
 8009a50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a52:	4614      	mov	r4, r2
 8009a54:	461a      	mov	r2, r3
 8009a56:	4b09      	ldr	r3, [pc, #36]	@ (8009a7c <__assert_func+0x2c>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4605      	mov	r5, r0
 8009a5c:	68d8      	ldr	r0, [r3, #12]
 8009a5e:	b14c      	cbz	r4, 8009a74 <__assert_func+0x24>
 8009a60:	4b07      	ldr	r3, [pc, #28]	@ (8009a80 <__assert_func+0x30>)
 8009a62:	9100      	str	r1, [sp, #0]
 8009a64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a68:	4906      	ldr	r1, [pc, #24]	@ (8009a84 <__assert_func+0x34>)
 8009a6a:	462b      	mov	r3, r5
 8009a6c:	f000 f822 	bl	8009ab4 <fiprintf>
 8009a70:	f000 f8b6 	bl	8009be0 <abort>
 8009a74:	4b04      	ldr	r3, [pc, #16]	@ (8009a88 <__assert_func+0x38>)
 8009a76:	461c      	mov	r4, r3
 8009a78:	e7f3      	b.n	8009a62 <__assert_func+0x12>
 8009a7a:	bf00      	nop
 8009a7c:	200001a0 	.word	0x200001a0
 8009a80:	08009e6d 	.word	0x08009e6d
 8009a84:	08009e7a 	.word	0x08009e7a
 8009a88:	08009ea8 	.word	0x08009ea8

08009a8c <_calloc_r>:
 8009a8c:	b570      	push	{r4, r5, r6, lr}
 8009a8e:	fba1 5402 	umull	r5, r4, r1, r2
 8009a92:	b934      	cbnz	r4, 8009aa2 <_calloc_r+0x16>
 8009a94:	4629      	mov	r1, r5
 8009a96:	f7fe fff5 	bl	8008a84 <_malloc_r>
 8009a9a:	4606      	mov	r6, r0
 8009a9c:	b928      	cbnz	r0, 8009aaa <_calloc_r+0x1e>
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	bd70      	pop	{r4, r5, r6, pc}
 8009aa2:	220c      	movs	r2, #12
 8009aa4:	6002      	str	r2, [r0, #0]
 8009aa6:	2600      	movs	r6, #0
 8009aa8:	e7f9      	b.n	8009a9e <_calloc_r+0x12>
 8009aaa:	462a      	mov	r2, r5
 8009aac:	4621      	mov	r1, r4
 8009aae:	f7fd fd18 	bl	80074e2 <memset>
 8009ab2:	e7f4      	b.n	8009a9e <_calloc_r+0x12>

08009ab4 <fiprintf>:
 8009ab4:	b40e      	push	{r1, r2, r3}
 8009ab6:	b503      	push	{r0, r1, lr}
 8009ab8:	4601      	mov	r1, r0
 8009aba:	ab03      	add	r3, sp, #12
 8009abc:	4805      	ldr	r0, [pc, #20]	@ (8009ad4 <fiprintf+0x20>)
 8009abe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ac2:	6800      	ldr	r0, [r0, #0]
 8009ac4:	9301      	str	r3, [sp, #4]
 8009ac6:	f7ff fd5b 	bl	8009580 <_vfiprintf_r>
 8009aca:	b002      	add	sp, #8
 8009acc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ad0:	b003      	add	sp, #12
 8009ad2:	4770      	bx	lr
 8009ad4:	200001a0 	.word	0x200001a0

08009ad8 <__swhatbuf_r>:
 8009ad8:	b570      	push	{r4, r5, r6, lr}
 8009ada:	460c      	mov	r4, r1
 8009adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ae0:	2900      	cmp	r1, #0
 8009ae2:	b096      	sub	sp, #88	@ 0x58
 8009ae4:	4615      	mov	r5, r2
 8009ae6:	461e      	mov	r6, r3
 8009ae8:	da0d      	bge.n	8009b06 <__swhatbuf_r+0x2e>
 8009aea:	89a3      	ldrh	r3, [r4, #12]
 8009aec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009af0:	f04f 0100 	mov.w	r1, #0
 8009af4:	bf14      	ite	ne
 8009af6:	2340      	movne	r3, #64	@ 0x40
 8009af8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009afc:	2000      	movs	r0, #0
 8009afe:	6031      	str	r1, [r6, #0]
 8009b00:	602b      	str	r3, [r5, #0]
 8009b02:	b016      	add	sp, #88	@ 0x58
 8009b04:	bd70      	pop	{r4, r5, r6, pc}
 8009b06:	466a      	mov	r2, sp
 8009b08:	f000 f848 	bl	8009b9c <_fstat_r>
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	dbec      	blt.n	8009aea <__swhatbuf_r+0x12>
 8009b10:	9901      	ldr	r1, [sp, #4]
 8009b12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009b16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009b1a:	4259      	negs	r1, r3
 8009b1c:	4159      	adcs	r1, r3
 8009b1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b22:	e7eb      	b.n	8009afc <__swhatbuf_r+0x24>

08009b24 <__smakebuf_r>:
 8009b24:	898b      	ldrh	r3, [r1, #12]
 8009b26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b28:	079d      	lsls	r5, r3, #30
 8009b2a:	4606      	mov	r6, r0
 8009b2c:	460c      	mov	r4, r1
 8009b2e:	d507      	bpl.n	8009b40 <__smakebuf_r+0x1c>
 8009b30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009b34:	6023      	str	r3, [r4, #0]
 8009b36:	6123      	str	r3, [r4, #16]
 8009b38:	2301      	movs	r3, #1
 8009b3a:	6163      	str	r3, [r4, #20]
 8009b3c:	b003      	add	sp, #12
 8009b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b40:	ab01      	add	r3, sp, #4
 8009b42:	466a      	mov	r2, sp
 8009b44:	f7ff ffc8 	bl	8009ad8 <__swhatbuf_r>
 8009b48:	9f00      	ldr	r7, [sp, #0]
 8009b4a:	4605      	mov	r5, r0
 8009b4c:	4639      	mov	r1, r7
 8009b4e:	4630      	mov	r0, r6
 8009b50:	f7fe ff98 	bl	8008a84 <_malloc_r>
 8009b54:	b948      	cbnz	r0, 8009b6a <__smakebuf_r+0x46>
 8009b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b5a:	059a      	lsls	r2, r3, #22
 8009b5c:	d4ee      	bmi.n	8009b3c <__smakebuf_r+0x18>
 8009b5e:	f023 0303 	bic.w	r3, r3, #3
 8009b62:	f043 0302 	orr.w	r3, r3, #2
 8009b66:	81a3      	strh	r3, [r4, #12]
 8009b68:	e7e2      	b.n	8009b30 <__smakebuf_r+0xc>
 8009b6a:	89a3      	ldrh	r3, [r4, #12]
 8009b6c:	6020      	str	r0, [r4, #0]
 8009b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b72:	81a3      	strh	r3, [r4, #12]
 8009b74:	9b01      	ldr	r3, [sp, #4]
 8009b76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009b7a:	b15b      	cbz	r3, 8009b94 <__smakebuf_r+0x70>
 8009b7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b80:	4630      	mov	r0, r6
 8009b82:	f000 f81d 	bl	8009bc0 <_isatty_r>
 8009b86:	b128      	cbz	r0, 8009b94 <__smakebuf_r+0x70>
 8009b88:	89a3      	ldrh	r3, [r4, #12]
 8009b8a:	f023 0303 	bic.w	r3, r3, #3
 8009b8e:	f043 0301 	orr.w	r3, r3, #1
 8009b92:	81a3      	strh	r3, [r4, #12]
 8009b94:	89a3      	ldrh	r3, [r4, #12]
 8009b96:	431d      	orrs	r5, r3
 8009b98:	81a5      	strh	r5, [r4, #12]
 8009b9a:	e7cf      	b.n	8009b3c <__smakebuf_r+0x18>

08009b9c <_fstat_r>:
 8009b9c:	b538      	push	{r3, r4, r5, lr}
 8009b9e:	4d07      	ldr	r5, [pc, #28]	@ (8009bbc <_fstat_r+0x20>)
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	4604      	mov	r4, r0
 8009ba4:	4608      	mov	r0, r1
 8009ba6:	4611      	mov	r1, r2
 8009ba8:	602b      	str	r3, [r5, #0]
 8009baa:	f7f8 fefb 	bl	80029a4 <_fstat>
 8009bae:	1c43      	adds	r3, r0, #1
 8009bb0:	d102      	bne.n	8009bb8 <_fstat_r+0x1c>
 8009bb2:	682b      	ldr	r3, [r5, #0]
 8009bb4:	b103      	cbz	r3, 8009bb8 <_fstat_r+0x1c>
 8009bb6:	6023      	str	r3, [r4, #0]
 8009bb8:	bd38      	pop	{r3, r4, r5, pc}
 8009bba:	bf00      	nop
 8009bbc:	200004f8 	.word	0x200004f8

08009bc0 <_isatty_r>:
 8009bc0:	b538      	push	{r3, r4, r5, lr}
 8009bc2:	4d06      	ldr	r5, [pc, #24]	@ (8009bdc <_isatty_r+0x1c>)
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	4608      	mov	r0, r1
 8009bca:	602b      	str	r3, [r5, #0]
 8009bcc:	f7f8 fefa 	bl	80029c4 <_isatty>
 8009bd0:	1c43      	adds	r3, r0, #1
 8009bd2:	d102      	bne.n	8009bda <_isatty_r+0x1a>
 8009bd4:	682b      	ldr	r3, [r5, #0]
 8009bd6:	b103      	cbz	r3, 8009bda <_isatty_r+0x1a>
 8009bd8:	6023      	str	r3, [r4, #0]
 8009bda:	bd38      	pop	{r3, r4, r5, pc}
 8009bdc:	200004f8 	.word	0x200004f8

08009be0 <abort>:
 8009be0:	b508      	push	{r3, lr}
 8009be2:	2006      	movs	r0, #6
 8009be4:	f000 f82c 	bl	8009c40 <raise>
 8009be8:	2001      	movs	r0, #1
 8009bea:	f7f8 fea7 	bl	800293c <_exit>

08009bee <_raise_r>:
 8009bee:	291f      	cmp	r1, #31
 8009bf0:	b538      	push	{r3, r4, r5, lr}
 8009bf2:	4605      	mov	r5, r0
 8009bf4:	460c      	mov	r4, r1
 8009bf6:	d904      	bls.n	8009c02 <_raise_r+0x14>
 8009bf8:	2316      	movs	r3, #22
 8009bfa:	6003      	str	r3, [r0, #0]
 8009bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8009c00:	bd38      	pop	{r3, r4, r5, pc}
 8009c02:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c04:	b112      	cbz	r2, 8009c0c <_raise_r+0x1e>
 8009c06:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c0a:	b94b      	cbnz	r3, 8009c20 <_raise_r+0x32>
 8009c0c:	4628      	mov	r0, r5
 8009c0e:	f000 f831 	bl	8009c74 <_getpid_r>
 8009c12:	4622      	mov	r2, r4
 8009c14:	4601      	mov	r1, r0
 8009c16:	4628      	mov	r0, r5
 8009c18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c1c:	f000 b818 	b.w	8009c50 <_kill_r>
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d00a      	beq.n	8009c3a <_raise_r+0x4c>
 8009c24:	1c59      	adds	r1, r3, #1
 8009c26:	d103      	bne.n	8009c30 <_raise_r+0x42>
 8009c28:	2316      	movs	r3, #22
 8009c2a:	6003      	str	r3, [r0, #0]
 8009c2c:	2001      	movs	r0, #1
 8009c2e:	e7e7      	b.n	8009c00 <_raise_r+0x12>
 8009c30:	2100      	movs	r1, #0
 8009c32:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c36:	4620      	mov	r0, r4
 8009c38:	4798      	blx	r3
 8009c3a:	2000      	movs	r0, #0
 8009c3c:	e7e0      	b.n	8009c00 <_raise_r+0x12>
	...

08009c40 <raise>:
 8009c40:	4b02      	ldr	r3, [pc, #8]	@ (8009c4c <raise+0xc>)
 8009c42:	4601      	mov	r1, r0
 8009c44:	6818      	ldr	r0, [r3, #0]
 8009c46:	f7ff bfd2 	b.w	8009bee <_raise_r>
 8009c4a:	bf00      	nop
 8009c4c:	200001a0 	.word	0x200001a0

08009c50 <_kill_r>:
 8009c50:	b538      	push	{r3, r4, r5, lr}
 8009c52:	4d07      	ldr	r5, [pc, #28]	@ (8009c70 <_kill_r+0x20>)
 8009c54:	2300      	movs	r3, #0
 8009c56:	4604      	mov	r4, r0
 8009c58:	4608      	mov	r0, r1
 8009c5a:	4611      	mov	r1, r2
 8009c5c:	602b      	str	r3, [r5, #0]
 8009c5e:	f7f8 fe5d 	bl	800291c <_kill>
 8009c62:	1c43      	adds	r3, r0, #1
 8009c64:	d102      	bne.n	8009c6c <_kill_r+0x1c>
 8009c66:	682b      	ldr	r3, [r5, #0]
 8009c68:	b103      	cbz	r3, 8009c6c <_kill_r+0x1c>
 8009c6a:	6023      	str	r3, [r4, #0]
 8009c6c:	bd38      	pop	{r3, r4, r5, pc}
 8009c6e:	bf00      	nop
 8009c70:	200004f8 	.word	0x200004f8

08009c74 <_getpid_r>:
 8009c74:	f7f8 be4a 	b.w	800290c <_getpid>

08009c78 <_init>:
 8009c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7a:	bf00      	nop
 8009c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c7e:	bc08      	pop	{r3}
 8009c80:	469e      	mov	lr, r3
 8009c82:	4770      	bx	lr

08009c84 <_fini>:
 8009c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c86:	bf00      	nop
 8009c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c8a:	bc08      	pop	{r3}
 8009c8c:	469e      	mov	lr, r3
 8009c8e:	4770      	bx	lr
