Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto 9f9c6b4da75d42ea97faa55ddef3658d --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cordic_unit_behav xil_defaultlib.test_cordic_unit xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_sub(N=32)
Compiling module xil_defaultlib.correction(N=32)
Compiling module xil_defaultlib.CORDIC_UNIT(I=28)
Compiling module xil_defaultlib.test_cordic_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cordic_unit_behav
