# RISCV-multi-cycle-cpu
32-bit RISC-V multicycle CPU implemented in Verilog HDL using an FSM-based control unit. Supports a subset of the RV32I instruction set including R-type, I-type, load, store, and branch instructions.
