Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Apr 19 13:12:34 2021
| Host         : AERO-15X running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAController_control_sets_placed.rpt
| Design       : VGAController
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   192 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           52 |
| No           | No                    | Yes                    |             160 |          108 |
| No           | Yes                   | No                     |              49 |           15 |
| Yes          | No                    | No                     |             444 |          188 |
| Yes          | No                    | Yes                    |              20 |           10 |
| Yes          | Yes                   | No                     |              55 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                     Enable Signal                    |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  ssClock_BUFG                                          |                                                      | AN2Reg_i_1_n_0                                      |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/div/counter/d_2/q_reg_0[0]          |                                                      | myCPU/CPU/DX[3]/ctrl_DIV                            |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/div/counter/d_0/q_reg_0[0]          |                                                      | myCPU/CPU/DX[3]/ctrl_DIV                            |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/div/counter/d_3/q_reg_0[0]          |                                                      | myCPU/CPU/DX[3]/ctrl_DIV                            |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/div/counter/d_4/q_reg_0[0]          |                                                      | myCPU/CPU/DX[3]/ctrl_DIV                            |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/div/counter/d_1/q_reg_0[0]          |                                                      | myCPU/CPU/DX[3]/ctrl_DIV                            |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/mult/control/counter/d_2/q_reg_0    |                                                      | myCPU/CPU/DX[3]/ctrl_MULT                           |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/mult/control/counter/d_0/q_reg_0[0] |                                                      | myCPU/CPU/DX[3]/ctrl_MULT                           |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/mult/control/counter/d_1/q_reg_0    |                                                      | myCPU/CPU/DX[3]/ctrl_MULT                           |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/mult/control/counter/d_4/q_reg_0    |                                                      | myCPU/CPU/DX[3]/ctrl_MULT                           |                1 |              1 |         1.00 |
| ~myCPU/CPU/multdiv/mult/control/counter/d_3/q_reg_0    |                                                      | myCPU/CPU/DX[3]/ctrl_MULT                           |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                                         |                                                      |                                                     |                1 |              1 |         1.00 |
|  ssClock_BUFG                                          |                                                      | AN0Reg                                              |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                                         | myInterface/n_reg                                    |                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | Display/E[0]                                         | Display/yCoord3_reg[8][0]                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                         | Display/noteToReset_reg[1]_0[0]                      |                                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                         | Display/noteToReset_reg[0]_0[0]                      |                                                     |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG                                         | Display/noteToReset_reg[1]_1[0]                      |                                                     |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG                                         | Display/SR[0]                                        |                                                     |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                                         |                                                      | keyReset                                            |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG                                         | Display/screenEnd                                    | Display/noteToReset_reg[1]_1[0]                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                         | Display/screenEnd                                    | Display/noteToReset_reg[0]_0[0]                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                         | Display/screenEnd                                    | Display/noteToReset_reg[1]_0[0]                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                         | myInterface/d_reg[10]_i_1_n_0                        | keyReset                                            |                5 |             10 |         2.00 |
|  clk25                                                 |                                                      | reset_IBUF                                          |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                         | myCPU/RegisterFile/registers[1]/registers[12]/E[0]   | myCPU/RegisterFile/registers[1]/registers[12]/SR[0] |                2 |             10 |         5.00 |
|  clk25                                                 | Display/vPos                                         | reset_IBUF                                          |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                                         | Display/screenEnd                                    | Display/SR[0]                                       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                         |                                                      | clear                                               |                4 |             14 |         3.50 |
|  Display/yCoord4_reg[9][0]                             |                                                      |                                                     |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                                         | myCPU/RegisterFile/write_enable_and_decoder[2]       |                                                     |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                                         | myCPU/RegisterFile/write_enable_and_decoder[3]       |                                                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                         | myCPU/RegisterFile/write_enable_and_decoder[1]       |                                                     |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                         |                                                      | counter_reg[0]_i_1_n_7                              |                8 |             32 |         4.00 |
|  ssClock_BUFG                                          |                                                      |                                                     |               14 |             34 |         2.43 |
|  clk_IBUF_BUFG                                         |                                                      |                                                     |               27 |             54 |         2.00 |
|  clk_IBUF_BUFG                                         |                                                      | myCPU/CPU/DX[3]/ctrl_MULT                           |               43 |             65 |         1.51 |
|  clk_IBUF_BUFG                                         |                                                      | myCPU/CPU/DX[3]/ctrl_DIV                            |               46 |             66 |         1.43 |
| ~clk_IBUF_BUFG                                         | myCPU/CPU/multdiv_status_latch/en16_in               |                                                     |               22 |             76 |         3.45 |
| ~clk_IBUF_BUFG                                         | myCPU/CPU/multdiv/mult/control/counter/d_2/en012_out |                                                     |              103 |            248 |         2.41 |
+--------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


