Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 20 23:09:03 2019
| Host         : DESKTOP-5DO16DV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file z80_tester_timing_summary_routed.rpt -pb z80_tester_timing_summary_routed.pb -rpx z80_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : z80_tester
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 347 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/CLK50MHZ_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mem/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mem/uut/db_clk/O_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem/uut/keycode_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 829 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 69 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.129       -0.821                     15                 4219        0.156        0.000                      0                 4219        3.750        0.000                       0                  4200  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.129       -0.821                     15                 4219        0.156        0.000                      0                 4219        3.750        0.000                       0                  4200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack       -0.129ns,  Total Violation       -0.821ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 mem/mem_reg_29184_29439_2_2/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_16896_17151_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 3.132ns (34.251%)  route 6.012ns (65.749%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.739     5.260    mem/mem_reg_29184_29439_2_2/WCLK
    SLICE_X54Y101        RAMS64E                                      r  mem/mem_reg_29184_29439_2_2/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.574 r  mem/mem_reg_29184_29439_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.574    mem/mem_reg_29184_29439_2_2/OC
    SLICE_X54Y101        MUXF7 (Prop_muxf7_I1_O)      0.247     6.821 r  mem/mem_reg_29184_29439_2_2/F7.B/O
                         net (fo=1, routed)           0.000     6.821    mem/mem_reg_29184_29439_2_2/O0
    SLICE_X54Y101        MUXF8 (Prop_muxf8_I0_O)      0.098     6.919 r  mem/mem_reg_29184_29439_2_2/F8/O
                         net (fo=1, routed)           1.195     8.114    mem/mem_reg_29184_29439_2_2_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.319     8.433 r  mem/ballPosX[4]_i_37/O
                         net (fo=1, routed)           0.000     8.433    mem/ballPosX[4]_i_37_n_0
    SLICE_X55Y89         MUXF7 (Prop_muxf7_I0_O)      0.238     8.671 r  mem/ballPosX_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     8.671    mem/ballPosX_reg[4]_i_21_n_0
    SLICE_X55Y89         MUXF8 (Prop_muxf8_I0_O)      0.104     8.775 r  mem/ballPosX_reg[4]_i_13/O
                         net (fo=1, routed)           1.081     9.856    mem/ballPosX_reg[4]_i_13_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.316    10.172 r  mem/ballPosX[4]_i_9/O
                         net (fo=1, routed)           0.919    11.091    cpu/address_pins_/ballPosX[4]_i_4_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.215 r  cpu/address_pins_/ballPosX[4]_i_5/O
                         net (fo=1, routed)           0.154    11.370    cpu/address_pins_/mem/data_out0[2]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.494 r  cpu/address_pins_/ballPosX[4]_i_4/O
                         net (fo=1, routed)           0.462    11.956    cpu/data_pins_/timer_reg[2]
    SLICE_X47Y75         LUT4 (Prop_lut4_I2_O)        0.124    12.080 r  cpu/data_pins_/ballPosX[4]_i_2/O
                         net (fo=1, routed)           0.264    12.344    cpu/data_pins_/ballPosX[4]_i_2_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.468 r  cpu/data_pins_/ballPosX[4]_i_1/O
                         net (fo=521, routed)         1.936    14.404    mem/mem_reg_16896_17151_2_2/D
    SLICE_X60Y96         RAMS64E                                      r  mem/mem_reg_16896_17151_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.508    14.849    mem/mem_reg_16896_17151_2_2/WCLK
    SLICE_X60Y96         RAMS64E                                      r  mem/mem_reg_16896_17151_2_2/RAMS64E_A/CLK
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X60Y96         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.275    mem/mem_reg_16896_17151_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 mem/mem_reg_29184_29439_2_2/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_29440_29695_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 3.132ns (34.251%)  route 6.012ns (65.749%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.739     5.260    mem/mem_reg_29184_29439_2_2/WCLK
    SLICE_X54Y101        RAMS64E                                      r  mem/mem_reg_29184_29439_2_2/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.574 r  mem/mem_reg_29184_29439_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.574    mem/mem_reg_29184_29439_2_2/OC
    SLICE_X54Y101        MUXF7 (Prop_muxf7_I1_O)      0.247     6.821 r  mem/mem_reg_29184_29439_2_2/F7.B/O
                         net (fo=1, routed)           0.000     6.821    mem/mem_reg_29184_29439_2_2/O0
    SLICE_X54Y101        MUXF8 (Prop_muxf8_I0_O)      0.098     6.919 r  mem/mem_reg_29184_29439_2_2/F8/O
                         net (fo=1, routed)           1.195     8.114    mem/mem_reg_29184_29439_2_2_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.319     8.433 r  mem/ballPosX[4]_i_37/O
                         net (fo=1, routed)           0.000     8.433    mem/ballPosX[4]_i_37_n_0
    SLICE_X55Y89         MUXF7 (Prop_muxf7_I0_O)      0.238     8.671 r  mem/ballPosX_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     8.671    mem/ballPosX_reg[4]_i_21_n_0
    SLICE_X55Y89         MUXF8 (Prop_muxf8_I0_O)      0.104     8.775 r  mem/ballPosX_reg[4]_i_13/O
                         net (fo=1, routed)           1.081     9.856    mem/ballPosX_reg[4]_i_13_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.316    10.172 r  mem/ballPosX[4]_i_9/O
                         net (fo=1, routed)           0.919    11.091    cpu/address_pins_/ballPosX[4]_i_4_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.215 r  cpu/address_pins_/ballPosX[4]_i_5/O
                         net (fo=1, routed)           0.154    11.370    cpu/address_pins_/mem/data_out0[2]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.494 r  cpu/address_pins_/ballPosX[4]_i_4/O
                         net (fo=1, routed)           0.462    11.956    cpu/data_pins_/timer_reg[2]
    SLICE_X47Y75         LUT4 (Prop_lut4_I2_O)        0.124    12.080 r  cpu/data_pins_/ballPosX[4]_i_2/O
                         net (fo=1, routed)           0.264    12.344    cpu/data_pins_/ballPosX[4]_i_2_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.468 r  cpu/data_pins_/ballPosX[4]_i_1/O
                         net (fo=521, routed)         1.937    14.405    mem/mem_reg_29440_29695_2_2/D
    SLICE_X60Y97         RAMS64E                                      r  mem/mem_reg_29440_29695_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.509    14.850    mem/mem_reg_29440_29695_2_2/WCLK
    SLICE_X60Y97         RAMS64E                                      r  mem/mem_reg_29440_29695_2_2/RAMS64E_A/CLK
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X60Y97         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.276    mem/mem_reg_29440_29695_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_4352_4607_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 3.427ns (37.102%)  route 5.810ns (62.898%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.560     5.081    mem/mem_reg_13824_14079_4_4/WCLK
    SLICE_X30Y14         RAMS64E                                      r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.395 r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.395    mem/mem_reg_13824_14079_4_4/OC
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     6.642 r  mem/mem_reg_13824_14079_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.642    mem/mem_reg_13824_14079_4_4/O0
    SLICE_X30Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     6.740 r  mem/mem_reg_13824_14079_4_4/F8/O
                         net (fo=1, routed)           1.175     7.915    mem/mem_reg_13824_14079_4_4_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.319     8.234 r  mem/ballPosX[6]_i_37/O
                         net (fo=1, routed)           0.000     8.234    mem/ballPosX[6]_i_37_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     8.479 r  mem/ballPosX_reg[6]_i_20/O
                         net (fo=1, routed)           0.000     8.479    mem/ballPosX_reg[6]_i_20_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.583 r  mem/ballPosX_reg[6]_i_12/O
                         net (fo=1, routed)           1.377     9.961    cpu/address_pins_/ballPosX_reg[6]_i_6_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.316    10.277 r  cpu/address_pins_/ballPosX[6]_i_9/O
                         net (fo=1, routed)           0.000    10.277    cpu/address_pins_/ballPosX[6]_i_9_n_0
    SLICE_X41Y43         MUXF7 (Prop_muxf7_I0_O)      0.238    10.515 r  cpu/address_pins_/ballPosX_reg[6]_i_6/O
                         net (fo=1, routed)           0.292    10.806    cpu/address_pins_/ballPosX_reg[6]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.298    11.104 r  cpu/address_pins_/ballPosX[6]_i_4/O
                         net (fo=1, routed)           0.614    11.718    cpu/data_pins_/timer_reg[4]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.842 r  cpu/data_pins_/ballPosX[6]_i_2/O
                         net (fo=1, routed)           0.608    12.450    cpu/data_pins_/ballPosX[6]_i_2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.574 r  cpu/data_pins_/ballPosX[6]_i_1/O
                         net (fo=519, routed)         1.744    14.318    mem/mem_reg_4352_4607_4_4/D
    SLICE_X54Y18         RAMS64E                                      r  mem/mem_reg_4352_4607_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.442    14.783    mem/mem_reg_4352_4607_4_4/WCLK
    SLICE_X54Y18         RAMS64E                                      r  mem/mem_reg_4352_4607_4_4/RAMS64E_A/CLK
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X54Y18         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.211    mem/mem_reg_4352_4607_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_6144_6399_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 3.427ns (37.098%)  route 5.811ns (62.902%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.560     5.081    mem/mem_reg_13824_14079_4_4/WCLK
    SLICE_X30Y14         RAMS64E                                      r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.395 r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.395    mem/mem_reg_13824_14079_4_4/OC
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     6.642 r  mem/mem_reg_13824_14079_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.642    mem/mem_reg_13824_14079_4_4/O0
    SLICE_X30Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     6.740 r  mem/mem_reg_13824_14079_4_4/F8/O
                         net (fo=1, routed)           1.175     7.915    mem/mem_reg_13824_14079_4_4_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.319     8.234 r  mem/ballPosX[6]_i_37/O
                         net (fo=1, routed)           0.000     8.234    mem/ballPosX[6]_i_37_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     8.479 r  mem/ballPosX_reg[6]_i_20/O
                         net (fo=1, routed)           0.000     8.479    mem/ballPosX_reg[6]_i_20_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.583 r  mem/ballPosX_reg[6]_i_12/O
                         net (fo=1, routed)           1.377     9.961    cpu/address_pins_/ballPosX_reg[6]_i_6_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.316    10.277 r  cpu/address_pins_/ballPosX[6]_i_9/O
                         net (fo=1, routed)           0.000    10.277    cpu/address_pins_/ballPosX[6]_i_9_n_0
    SLICE_X41Y43         MUXF7 (Prop_muxf7_I0_O)      0.238    10.515 r  cpu/address_pins_/ballPosX_reg[6]_i_6/O
                         net (fo=1, routed)           0.292    10.806    cpu/address_pins_/ballPosX_reg[6]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.298    11.104 r  cpu/address_pins_/ballPosX[6]_i_4/O
                         net (fo=1, routed)           0.614    11.718    cpu/data_pins_/timer_reg[4]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.842 r  cpu/data_pins_/ballPosX[6]_i_2/O
                         net (fo=1, routed)           0.608    12.450    cpu/data_pins_/ballPosX[6]_i_2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.574 r  cpu/data_pins_/ballPosX[6]_i_1/O
                         net (fo=519, routed)         1.745    14.319    mem/mem_reg_6144_6399_4_4/D
    SLICE_X54Y16         RAMS64E                                      r  mem/mem_reg_6144_6399_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.445    14.786    mem/mem_reg_6144_6399_4_4/WCLK
    SLICE_X54Y16         RAMS64E                                      r  mem/mem_reg_6144_6399_4_4/RAMS64E_A/CLK
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X54Y16         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.214    mem/mem_reg_6144_6399_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_9984_10239_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 3.427ns (37.142%)  route 5.800ns (62.858%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.560     5.081    mem/mem_reg_13824_14079_4_4/WCLK
    SLICE_X30Y14         RAMS64E                                      r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.395 r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.395    mem/mem_reg_13824_14079_4_4/OC
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     6.642 r  mem/mem_reg_13824_14079_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.642    mem/mem_reg_13824_14079_4_4/O0
    SLICE_X30Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     6.740 r  mem/mem_reg_13824_14079_4_4/F8/O
                         net (fo=1, routed)           1.175     7.915    mem/mem_reg_13824_14079_4_4_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.319     8.234 r  mem/ballPosX[6]_i_37/O
                         net (fo=1, routed)           0.000     8.234    mem/ballPosX[6]_i_37_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     8.479 r  mem/ballPosX_reg[6]_i_20/O
                         net (fo=1, routed)           0.000     8.479    mem/ballPosX_reg[6]_i_20_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.583 r  mem/ballPosX_reg[6]_i_12/O
                         net (fo=1, routed)           1.377     9.961    cpu/address_pins_/ballPosX_reg[6]_i_6_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.316    10.277 r  cpu/address_pins_/ballPosX[6]_i_9/O
                         net (fo=1, routed)           0.000    10.277    cpu/address_pins_/ballPosX[6]_i_9_n_0
    SLICE_X41Y43         MUXF7 (Prop_muxf7_I0_O)      0.238    10.515 r  cpu/address_pins_/ballPosX_reg[6]_i_6/O
                         net (fo=1, routed)           0.292    10.806    cpu/address_pins_/ballPosX_reg[6]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.298    11.104 r  cpu/address_pins_/ballPosX[6]_i_4/O
                         net (fo=1, routed)           0.614    11.718    cpu/data_pins_/timer_reg[4]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.842 r  cpu/data_pins_/ballPosX[6]_i_2/O
                         net (fo=1, routed)           0.608    12.450    cpu/data_pins_/ballPosX[6]_i_2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.574 r  cpu/data_pins_/ballPosX[6]_i_1/O
                         net (fo=519, routed)         1.734    14.308    mem/mem_reg_9984_10239_4_4/D
    SLICE_X52Y14         RAMS64E                                      r  mem/mem_reg_9984_10239_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.447    14.788    mem/mem_reg_9984_10239_4_4/WCLK
    SLICE_X52Y14         RAMS64E                                      r  mem/mem_reg_9984_10239_4_4/RAMS64E_A/CLK
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X52Y14         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.216    mem/mem_reg_9984_10239_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -14.308    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 mem/mem_reg_29184_29439_2_2/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_256_511_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 3.132ns (34.820%)  route 5.863ns (65.180%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.739     5.260    mem/mem_reg_29184_29439_2_2/WCLK
    SLICE_X54Y101        RAMS64E                                      r  mem/mem_reg_29184_29439_2_2/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.574 r  mem/mem_reg_29184_29439_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.574    mem/mem_reg_29184_29439_2_2/OC
    SLICE_X54Y101        MUXF7 (Prop_muxf7_I1_O)      0.247     6.821 r  mem/mem_reg_29184_29439_2_2/F7.B/O
                         net (fo=1, routed)           0.000     6.821    mem/mem_reg_29184_29439_2_2/O0
    SLICE_X54Y101        MUXF8 (Prop_muxf8_I0_O)      0.098     6.919 r  mem/mem_reg_29184_29439_2_2/F8/O
                         net (fo=1, routed)           1.195     8.114    mem/mem_reg_29184_29439_2_2_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.319     8.433 r  mem/ballPosX[4]_i_37/O
                         net (fo=1, routed)           0.000     8.433    mem/ballPosX[4]_i_37_n_0
    SLICE_X55Y89         MUXF7 (Prop_muxf7_I0_O)      0.238     8.671 r  mem/ballPosX_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     8.671    mem/ballPosX_reg[4]_i_21_n_0
    SLICE_X55Y89         MUXF8 (Prop_muxf8_I0_O)      0.104     8.775 r  mem/ballPosX_reg[4]_i_13/O
                         net (fo=1, routed)           1.081     9.856    mem/ballPosX_reg[4]_i_13_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.316    10.172 r  mem/ballPosX[4]_i_9/O
                         net (fo=1, routed)           0.919    11.091    cpu/address_pins_/ballPosX[4]_i_4_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.215 r  cpu/address_pins_/ballPosX[4]_i_5/O
                         net (fo=1, routed)           0.154    11.370    cpu/address_pins_/mem/data_out0[2]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.494 r  cpu/address_pins_/ballPosX[4]_i_4/O
                         net (fo=1, routed)           0.462    11.956    cpu/data_pins_/timer_reg[2]
    SLICE_X47Y75         LUT4 (Prop_lut4_I2_O)        0.124    12.080 r  cpu/data_pins_/ballPosX[4]_i_2/O
                         net (fo=1, routed)           0.264    12.344    cpu/data_pins_/ballPosX[4]_i_2_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.468 r  cpu/data_pins_/ballPosX[4]_i_1/O
                         net (fo=521, routed)         1.787    14.255    mem/mem_reg_256_511_2_2/D
    SLICE_X14Y90         RAMS64E                                      r  mem/mem_reg_256_511_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.438    14.779    mem/mem_reg_256_511_2_2/WCLK
    SLICE_X14Y90         RAMS64E                                      r  mem/mem_reg_256_511_2_2/RAMS64E_A/CLK
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X14Y90         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.205    mem/mem_reg_256_511_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 mem/mem_reg_29184_29439_2_2/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_17664_17919_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 3.132ns (34.580%)  route 5.925ns (65.420%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.739     5.260    mem/mem_reg_29184_29439_2_2/WCLK
    SLICE_X54Y101        RAMS64E                                      r  mem/mem_reg_29184_29439_2_2/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.574 r  mem/mem_reg_29184_29439_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.574    mem/mem_reg_29184_29439_2_2/OC
    SLICE_X54Y101        MUXF7 (Prop_muxf7_I1_O)      0.247     6.821 r  mem/mem_reg_29184_29439_2_2/F7.B/O
                         net (fo=1, routed)           0.000     6.821    mem/mem_reg_29184_29439_2_2/O0
    SLICE_X54Y101        MUXF8 (Prop_muxf8_I0_O)      0.098     6.919 r  mem/mem_reg_29184_29439_2_2/F8/O
                         net (fo=1, routed)           1.195     8.114    mem/mem_reg_29184_29439_2_2_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.319     8.433 r  mem/ballPosX[4]_i_37/O
                         net (fo=1, routed)           0.000     8.433    mem/ballPosX[4]_i_37_n_0
    SLICE_X55Y89         MUXF7 (Prop_muxf7_I0_O)      0.238     8.671 r  mem/ballPosX_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     8.671    mem/ballPosX_reg[4]_i_21_n_0
    SLICE_X55Y89         MUXF8 (Prop_muxf8_I0_O)      0.104     8.775 r  mem/ballPosX_reg[4]_i_13/O
                         net (fo=1, routed)           1.081     9.856    mem/ballPosX_reg[4]_i_13_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.316    10.172 r  mem/ballPosX[4]_i_9/O
                         net (fo=1, routed)           0.919    11.091    cpu/address_pins_/ballPosX[4]_i_4_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.215 r  cpu/address_pins_/ballPosX[4]_i_5/O
                         net (fo=1, routed)           0.154    11.370    cpu/address_pins_/mem/data_out0[2]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.494 r  cpu/address_pins_/ballPosX[4]_i_4/O
                         net (fo=1, routed)           0.462    11.956    cpu/data_pins_/timer_reg[2]
    SLICE_X47Y75         LUT4 (Prop_lut4_I2_O)        0.124    12.080 r  cpu/data_pins_/ballPosX[4]_i_2/O
                         net (fo=1, routed)           0.264    12.344    cpu/data_pins_/ballPosX[4]_i_2_n_0
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.468 r  cpu/data_pins_/ballPosX[4]_i_1/O
                         net (fo=521, routed)         1.850    14.318    mem/mem_reg_17664_17919_2_2/D
    SLICE_X64Y89         RAMS64E                                      r  mem/mem_reg_17664_17919_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.507    14.848    mem/mem_reg_17664_17919_2_2/WCLK
    SLICE_X64Y89         RAMS64E                                      r  mem/mem_reg_17664_17919_2_2/RAMS64E_A/CLK
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X64Y89         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.274    mem/mem_reg_17664_17919_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_6912_7167_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.427ns (37.121%)  route 5.805ns (62.879%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.560     5.081    mem/mem_reg_13824_14079_4_4/WCLK
    SLICE_X30Y14         RAMS64E                                      r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.395 r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.395    mem/mem_reg_13824_14079_4_4/OC
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     6.642 r  mem/mem_reg_13824_14079_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.642    mem/mem_reg_13824_14079_4_4/O0
    SLICE_X30Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     6.740 r  mem/mem_reg_13824_14079_4_4/F8/O
                         net (fo=1, routed)           1.175     7.915    mem/mem_reg_13824_14079_4_4_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.319     8.234 r  mem/ballPosX[6]_i_37/O
                         net (fo=1, routed)           0.000     8.234    mem/ballPosX[6]_i_37_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     8.479 r  mem/ballPosX_reg[6]_i_20/O
                         net (fo=1, routed)           0.000     8.479    mem/ballPosX_reg[6]_i_20_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.583 r  mem/ballPosX_reg[6]_i_12/O
                         net (fo=1, routed)           1.377     9.961    cpu/address_pins_/ballPosX_reg[6]_i_6_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.316    10.277 r  cpu/address_pins_/ballPosX[6]_i_9/O
                         net (fo=1, routed)           0.000    10.277    cpu/address_pins_/ballPosX[6]_i_9_n_0
    SLICE_X41Y43         MUXF7 (Prop_muxf7_I0_O)      0.238    10.515 r  cpu/address_pins_/ballPosX_reg[6]_i_6/O
                         net (fo=1, routed)           0.292    10.806    cpu/address_pins_/ballPosX_reg[6]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.298    11.104 r  cpu/address_pins_/ballPosX[6]_i_4/O
                         net (fo=1, routed)           0.614    11.718    cpu/data_pins_/timer_reg[4]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.842 r  cpu/data_pins_/ballPosX[6]_i_2/O
                         net (fo=1, routed)           0.608    12.450    cpu/data_pins_/ballPosX[6]_i_2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.574 r  cpu/data_pins_/ballPosX[6]_i_1/O
                         net (fo=519, routed)         1.740    14.313    mem/mem_reg_6912_7167_4_4/D
    SLICE_X60Y20         RAMS64E                                      r  mem/mem_reg_6912_7167_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.507    14.848    mem/mem_reg_6912_7167_4_4/WCLK
    SLICE_X60Y20         RAMS64E                                      r  mem/mem_reg_6912_7167_4_4/RAMS64E_A/CLK
                         clock pessimism              0.188    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X60Y20         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.276    mem/mem_reg_6912_7167_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_9728_9983_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 3.427ns (37.396%)  route 5.737ns (62.604%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.560     5.081    mem/mem_reg_13824_14079_4_4/WCLK
    SLICE_X30Y14         RAMS64E                                      r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.395 r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.395    mem/mem_reg_13824_14079_4_4/OC
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     6.642 r  mem/mem_reg_13824_14079_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.642    mem/mem_reg_13824_14079_4_4/O0
    SLICE_X30Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     6.740 r  mem/mem_reg_13824_14079_4_4/F8/O
                         net (fo=1, routed)           1.175     7.915    mem/mem_reg_13824_14079_4_4_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.319     8.234 r  mem/ballPosX[6]_i_37/O
                         net (fo=1, routed)           0.000     8.234    mem/ballPosX[6]_i_37_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     8.479 r  mem/ballPosX_reg[6]_i_20/O
                         net (fo=1, routed)           0.000     8.479    mem/ballPosX_reg[6]_i_20_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.583 r  mem/ballPosX_reg[6]_i_12/O
                         net (fo=1, routed)           1.377     9.961    cpu/address_pins_/ballPosX_reg[6]_i_6_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.316    10.277 r  cpu/address_pins_/ballPosX[6]_i_9/O
                         net (fo=1, routed)           0.000    10.277    cpu/address_pins_/ballPosX[6]_i_9_n_0
    SLICE_X41Y43         MUXF7 (Prop_muxf7_I0_O)      0.238    10.515 r  cpu/address_pins_/ballPosX_reg[6]_i_6/O
                         net (fo=1, routed)           0.292    10.806    cpu/address_pins_/ballPosX_reg[6]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.298    11.104 r  cpu/address_pins_/ballPosX[6]_i_4/O
                         net (fo=1, routed)           0.614    11.718    cpu/data_pins_/timer_reg[4]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.842 r  cpu/data_pins_/ballPosX[6]_i_2/O
                         net (fo=1, routed)           0.608    12.450    cpu/data_pins_/ballPosX[6]_i_2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.574 r  cpu/data_pins_/ballPosX[6]_i_1/O
                         net (fo=519, routed)         1.672    14.245    mem/mem_reg_9728_9983_4_4/D
    SLICE_X50Y17         RAMS64E                                      r  mem/mem_reg_9728_9983_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.444    14.785    mem/mem_reg_9728_9983_4_4/WCLK
    SLICE_X50Y17         RAMS64E                                      r  mem/mem_reg_9728_9983_4_4/RAMS64E_A/CLK
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X50Y17         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.213    mem/mem_reg_9728_9983_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_30720_30975_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 3.427ns (37.425%)  route 5.730ns (62.575%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.560     5.081    mem/mem_reg_13824_14079_4_4/WCLK
    SLICE_X30Y14         RAMS64E                                      r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.395 r  mem/mem_reg_13824_14079_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.395    mem/mem_reg_13824_14079_4_4/OC
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     6.642 r  mem/mem_reg_13824_14079_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.642    mem/mem_reg_13824_14079_4_4/O0
    SLICE_X30Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     6.740 r  mem/mem_reg_13824_14079_4_4/F8/O
                         net (fo=1, routed)           1.175     7.915    mem/mem_reg_13824_14079_4_4_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.319     8.234 r  mem/ballPosX[6]_i_37/O
                         net (fo=1, routed)           0.000     8.234    mem/ballPosX[6]_i_37_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     8.479 r  mem/ballPosX_reg[6]_i_20/O
                         net (fo=1, routed)           0.000     8.479    mem/ballPosX_reg[6]_i_20_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.583 r  mem/ballPosX_reg[6]_i_12/O
                         net (fo=1, routed)           1.377     9.961    cpu/address_pins_/ballPosX_reg[6]_i_6_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.316    10.277 r  cpu/address_pins_/ballPosX[6]_i_9/O
                         net (fo=1, routed)           0.000    10.277    cpu/address_pins_/ballPosX[6]_i_9_n_0
    SLICE_X41Y43         MUXF7 (Prop_muxf7_I0_O)      0.238    10.515 r  cpu/address_pins_/ballPosX_reg[6]_i_6/O
                         net (fo=1, routed)           0.292    10.806    cpu/address_pins_/ballPosX_reg[6]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.298    11.104 r  cpu/address_pins_/ballPosX[6]_i_4/O
                         net (fo=1, routed)           0.614    11.718    cpu/data_pins_/timer_reg[4]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.842 r  cpu/data_pins_/ballPosX[6]_i_2/O
                         net (fo=1, routed)           0.608    12.450    cpu/data_pins_/ballPosX[6]_i_2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.574 r  cpu/data_pins_/ballPosX[6]_i_1/O
                         net (fo=519, routed)         1.664    14.238    mem/mem_reg_30720_30975_4_4/D
    SLICE_X54Y20         RAMS64E                                      r  mem/mem_reg_30720_30975_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        1.441    14.782    mem/mem_reg_30720_30975_4_4/WCLK
    SLICE_X54Y20         RAMS64E                                      r  mem/mem_reg_30720_30975_4_4/RAMS64E_A/CLK
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X54Y20         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.210    mem/mem_reg_30720_30975_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.159%)  route 0.104ns (35.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.552     1.435    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y76         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  mem/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.104     1.680    mem/vga_sync_unit/v_count_reg_reg[9]_0[4]
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.725 r  mem/vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.725    mem/vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X14Y76         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.818     1.946    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y76         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X14Y76         FDCE (Hold_fdce_C_D)         0.121     1.569    mem/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.554     1.437    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  mem/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=20, routed)          0.138     1.716    mem/vga_sync_unit/v_count_reg_reg_n_0_[0]
    SLICE_X14Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.761 r  mem/vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.761    mem/vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X14Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.820     1.948    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X14Y77         FDCE (Hold_fdce_C_D)         0.121     1.571    mem/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.981%)  route 0.145ns (41.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.552     1.435    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y76         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  mem/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=24, routed)          0.145     1.745    mem/vga_sync_unit/v_count_reg_reg[9]_0[3]
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  mem/vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    mem/vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X15Y76         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.818     1.946    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y76         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X15Y76         FDCE (Hold_fdce_C_D)         0.092     1.540    mem/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.105%)  route 0.209ns (52.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.552     1.435    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y76         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  mem/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.209     1.785    mem/vga_sync_unit/v_count_reg_reg[9]_0[4]
    SLICE_X14Y77         LUT5 (Prop_lut5_I1_O)        0.045     1.830 r  mem/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.830    mem/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X14Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.820     1.948    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X14Y77         FDCE (Hold_fdce_C_D)         0.120     1.570    mem/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.589     1.472    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.781    genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X61Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  genblk1[0].fdiv/clkDiv_i_1__18/O
                         net (fo=1, routed)           0.000     1.826    genblk1[0].fdiv/clkDiv_i_1__18_n_0
    SLICE_X61Y16         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.857     1.984    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.091     1.563    genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem/resetgame_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/resetgame_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.555     1.438    mem/clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  mem/resetgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mem/resetgame_reg/Q
                         net (fo=2, routed)           0.170     1.750    cpu/address_pins_/resetgame_reg_1
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.795 r  cpu/address_pins_/resetgame_i_1/O
                         net (fo=1, routed)           0.000     1.795    mem/resetgame_reg_1
    SLICE_X15Y70         FDRE                                         r  mem/resetgame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.822     1.950    mem/clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  mem/resetgame_reg/C
                         clock pessimism             -0.512     1.438    
    SLICE_X15Y70         FDRE (Hold_fdre_C_D)         0.091     1.529    mem/resetgame_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 mem/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.556     1.439    mem/clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  mem/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mem/state_reg/Q
                         net (fo=15, routed)          0.183     1.763    cpu/address_pins_/state_reg_1
    SLICE_X15Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  cpu/address_pins_/state_i_1/O
                         net (fo=1, routed)           0.000     1.808    mem/state_reg_1
    SLICE_X15Y69         FDRE                                         r  mem/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.823     1.951    mem/clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  mem/state_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X15Y69         FDRE (Hold_fdre_C_D)         0.091     1.530    mem/state_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.453%)  route 0.203ns (52.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.554     1.437    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  mem/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=20, routed)          0.203     1.781    mem/vga_sync_unit/v_count_reg_reg_n_0_[0]
    SLICE_X15Y77         LUT2 (Prop_lut2_I0_O)        0.042     1.823 r  mem/vga_sync_unit/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    mem/vga_sync_unit/v_count_reg[1]_i_1_n_0
    SLICE_X15Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.820     1.948    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X15Y77         FDCE (Hold_fdce_C_D)         0.107     1.544    mem/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mem/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.563     1.446    mem/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  mem/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mem/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.185     1.772    mem/CLK50MHZ_reg_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  mem/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.817    mem/CLK50MHZ_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  mem/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.832     1.959    mem/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  mem/CLK50MHZ_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    mem/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.134%)  route 0.193ns (50.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.554     1.437    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  mem/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=19, routed)          0.193     1.771    mem/vga_sync_unit/v_count_reg_reg[9]_0[8]
    SLICE_X15Y77         LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  mem/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.816    mem/vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X15Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4199, routed)        0.820     1.948    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y77         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X15Y77         FDCE (Hold_fdce_C_D)         0.092     1.529    mem/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y46   mem/CLK50MHZ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y64   mem/acceralationX_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y64   mem/acceralationY_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y69   mem/state_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y69   mem/timer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y65   mem/timer_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y72   mem/timer_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y71   mem/timer_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y49   mem/timer_reg[4]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y47   mem/mem_reg_23040_23295_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y47   mem/mem_reg_23040_23295_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y69   mem/mem_reg_12800_13055_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y69   mem/mem_reg_12800_13055_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y69   mem/mem_reg_12800_13055_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y69   mem/mem_reg_12800_13055_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y47   mem/mem_reg_23040_23295_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y47   mem/mem_reg_23040_23295_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y35   mem/mem_reg_26112_26367_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y35   mem/mem_reg_26112_26367_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y62   mem/mem_reg_15872_16127_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y62   mem/mem_reg_15872_16127_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y62   mem/mem_reg_15872_16127_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   mem/mem_reg_26112_26367_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   mem/mem_reg_26112_26367_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   mem/mem_reg_26112_26367_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   mem/mem_reg_26112_26367_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y68   mem/mem_reg_29696_29951_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y68   mem/mem_reg_29696_29951_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y68   mem/mem_reg_29696_29951_3_3/RAMS64E_C/CLK



