
RodNamHaiTee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a84  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000074c  08009c28  08009c28  00019c28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a374  0800a374  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800a374  0800a374  0001a374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a37c  0800a37c  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a37c  0800a37c  0001a37c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a380  0800a380  0001a380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800a384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007d14  20000200  0800a584  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007f14  0800a584  00027f14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d17c  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f96  00000000  00000000  0002d3ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000980  00000000  00000000  0002f348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008c8  00000000  00000000  0002fcc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c4f  00000000  00000000  00030590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5c2  00000000  00000000  000481df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009343a  00000000  00000000  000537a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e6bdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e00  00000000  00000000  000e6c30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000200 	.word	0x20000200
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009c0c 	.word	0x08009c0c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000204 	.word	0x20000204
 80001dc:	08009c0c 	.word	0x08009c0c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a4 	b.w	8001018 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468c      	mov	ip, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f040 8083 	bne.w	8000e6a <__udivmoddi4+0x116>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d947      	bls.n	8000dfa <__udivmoddi4+0xa6>
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	b142      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	f1c2 0020 	rsb	r0, r2, #32
 8000d74:	fa24 f000 	lsr.w	r0, r4, r0
 8000d78:	4091      	lsls	r1, r2
 8000d7a:	4097      	lsls	r7, r2
 8000d7c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d80:	4094      	lsls	r4, r2
 8000d82:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d86:	0c23      	lsrs	r3, r4, #16
 8000d88:	fbbc f6f8 	udiv	r6, ip, r8
 8000d8c:	fa1f fe87 	uxth.w	lr, r7
 8000d90:	fb08 c116 	mls	r1, r8, r6, ip
 8000d94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d98:	fb06 f10e 	mul.w	r1, r6, lr
 8000d9c:	4299      	cmp	r1, r3
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x60>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000da6:	f080 8119 	bcs.w	8000fdc <__udivmoddi4+0x288>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 8116 	bls.w	8000fdc <__udivmoddi4+0x288>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dbc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d909      	bls.n	8000de0 <__udivmoddi4+0x8c>
 8000dcc:	193c      	adds	r4, r7, r4
 8000dce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd2:	f080 8105 	bcs.w	8000fe0 <__udivmoddi4+0x28c>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f240 8102 	bls.w	8000fe0 <__udivmoddi4+0x28c>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	443c      	add	r4, r7
 8000de0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de4:	eba4 040e 	sub.w	r4, r4, lr
 8000de8:	2600      	movs	r6, #0
 8000dea:	b11d      	cbz	r5, 8000df4 <__udivmoddi4+0xa0>
 8000dec:	40d4      	lsrs	r4, r2
 8000dee:	2300      	movs	r3, #0
 8000df0:	e9c5 4300 	strd	r4, r3, [r5]
 8000df4:	4631      	mov	r1, r6
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	b902      	cbnz	r2, 8000dfe <__udivmoddi4+0xaa>
 8000dfc:	deff      	udf	#255	; 0xff
 8000dfe:	fab2 f282 	clz	r2, r2
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d150      	bne.n	8000ea8 <__udivmoddi4+0x154>
 8000e06:	1bcb      	subs	r3, r1, r7
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	fa1f f887 	uxth.w	r8, r7
 8000e10:	2601      	movs	r6, #1
 8000e12:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e16:	0c21      	lsrs	r1, r4, #16
 8000e18:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e20:	fb08 f30c 	mul.w	r3, r8, ip
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d907      	bls.n	8000e38 <__udivmoddi4+0xe4>
 8000e28:	1879      	adds	r1, r7, r1
 8000e2a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0xe2>
 8000e30:	428b      	cmp	r3, r1
 8000e32:	f200 80e9 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e36:	4684      	mov	ip, r0
 8000e38:	1ac9      	subs	r1, r1, r3
 8000e3a:	b2a3      	uxth	r3, r4
 8000e3c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e40:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e44:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e48:	fb08 f800 	mul.w	r8, r8, r0
 8000e4c:	45a0      	cmp	r8, r4
 8000e4e:	d907      	bls.n	8000e60 <__udivmoddi4+0x10c>
 8000e50:	193c      	adds	r4, r7, r4
 8000e52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x10a>
 8000e58:	45a0      	cmp	r8, r4
 8000e5a:	f200 80d9 	bhi.w	8001010 <__udivmoddi4+0x2bc>
 8000e5e:	4618      	mov	r0, r3
 8000e60:	eba4 0408 	sub.w	r4, r4, r8
 8000e64:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e68:	e7bf      	b.n	8000dea <__udivmoddi4+0x96>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d909      	bls.n	8000e82 <__udivmoddi4+0x12e>
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	f000 80b1 	beq.w	8000fd6 <__udivmoddi4+0x282>
 8000e74:	2600      	movs	r6, #0
 8000e76:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	fab3 f683 	clz	r6, r3
 8000e86:	2e00      	cmp	r6, #0
 8000e88:	d14a      	bne.n	8000f20 <__udivmoddi4+0x1cc>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d302      	bcc.n	8000e94 <__udivmoddi4+0x140>
 8000e8e:	4282      	cmp	r2, r0
 8000e90:	f200 80b8 	bhi.w	8001004 <__udivmoddi4+0x2b0>
 8000e94:	1a84      	subs	r4, r0, r2
 8000e96:	eb61 0103 	sbc.w	r1, r1, r3
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	468c      	mov	ip, r1
 8000e9e:	2d00      	cmp	r5, #0
 8000ea0:	d0a8      	beq.n	8000df4 <__udivmoddi4+0xa0>
 8000ea2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ea6:	e7a5      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f603 	lsr.w	r6, r0, r3
 8000eb0:	4097      	lsls	r7, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eba:	40d9      	lsrs	r1, r3
 8000ebc:	4330      	orrs	r0, r6
 8000ebe:	0c03      	lsrs	r3, r0, #16
 8000ec0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ec4:	fa1f f887 	uxth.w	r8, r7
 8000ec8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ecc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed0:	fb06 f108 	mul.w	r1, r6, r8
 8000ed4:	4299      	cmp	r1, r3
 8000ed6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eda:	d909      	bls.n	8000ef0 <__udivmoddi4+0x19c>
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ee2:	f080 808d 	bcs.w	8001000 <__udivmoddi4+0x2ac>
 8000ee6:	4299      	cmp	r1, r3
 8000ee8:	f240 808a 	bls.w	8001000 <__udivmoddi4+0x2ac>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	443b      	add	r3, r7
 8000ef0:	1a5b      	subs	r3, r3, r1
 8000ef2:	b281      	uxth	r1, r0
 8000ef4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f00:	fb00 f308 	mul.w	r3, r0, r8
 8000f04:	428b      	cmp	r3, r1
 8000f06:	d907      	bls.n	8000f18 <__udivmoddi4+0x1c4>
 8000f08:	1879      	adds	r1, r7, r1
 8000f0a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f0e:	d273      	bcs.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d971      	bls.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4439      	add	r1, r7
 8000f18:	1acb      	subs	r3, r1, r3
 8000f1a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f1e:	e778      	b.n	8000e12 <__udivmoddi4+0xbe>
 8000f20:	f1c6 0c20 	rsb	ip, r6, #32
 8000f24:	fa03 f406 	lsl.w	r4, r3, r6
 8000f28:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f2c:	431c      	orrs	r4, r3
 8000f2e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f32:	fa01 f306 	lsl.w	r3, r1, r6
 8000f36:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f3a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f3e:	431f      	orrs	r7, r3
 8000f40:	0c3b      	lsrs	r3, r7, #16
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fa1f f884 	uxth.w	r8, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f52:	fb09 fa08 	mul.w	sl, r9, r8
 8000f56:	458a      	cmp	sl, r1
 8000f58:	fa02 f206 	lsl.w	r2, r2, r6
 8000f5c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x220>
 8000f62:	1861      	adds	r1, r4, r1
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f68:	d248      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6a:	458a      	cmp	sl, r1
 8000f6c:	d946      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	4421      	add	r1, r4
 8000f74:	eba1 010a 	sub.w	r1, r1, sl
 8000f78:	b2bf      	uxth	r7, r7
 8000f7a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f7e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f82:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45b8      	cmp	r8, r7
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x24a>
 8000f8e:	19e7      	adds	r7, r4, r7
 8000f90:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f94:	d22e      	bcs.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f96:	45b8      	cmp	r8, r7
 8000f98:	d92c      	bls.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	4427      	add	r7, r4
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba7 0708 	sub.w	r7, r7, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454f      	cmp	r7, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	4649      	mov	r1, r9
 8000fb0:	d31a      	bcc.n	8000fe8 <__udivmoddi4+0x294>
 8000fb2:	d017      	beq.n	8000fe4 <__udivmoddi4+0x290>
 8000fb4:	b15d      	cbz	r5, 8000fce <__udivmoddi4+0x27a>
 8000fb6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fba:	eb67 0701 	sbc.w	r7, r7, r1
 8000fbe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fc2:	40f2      	lsrs	r2, r6
 8000fc4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fc8:	40f7      	lsrs	r7, r6
 8000fca:	e9c5 2700 	strd	r2, r7, [r5]
 8000fce:	2600      	movs	r6, #0
 8000fd0:	4631      	mov	r1, r6
 8000fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e70b      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e9      	b.n	8000db4 <__udivmoddi4+0x60>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6fd      	b.n	8000de0 <__udivmoddi4+0x8c>
 8000fe4:	4543      	cmp	r3, r8
 8000fe6:	d2e5      	bcs.n	8000fb4 <__udivmoddi4+0x260>
 8000fe8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fec:	eb69 0104 	sbc.w	r1, r9, r4
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7df      	b.n	8000fb4 <__udivmoddi4+0x260>
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e7d2      	b.n	8000f9e <__udivmoddi4+0x24a>
 8000ff8:	4660      	mov	r0, ip
 8000ffa:	e78d      	b.n	8000f18 <__udivmoddi4+0x1c4>
 8000ffc:	4681      	mov	r9, r0
 8000ffe:	e7b9      	b.n	8000f74 <__udivmoddi4+0x220>
 8001000:	4666      	mov	r6, ip
 8001002:	e775      	b.n	8000ef0 <__udivmoddi4+0x19c>
 8001004:	4630      	mov	r0, r6
 8001006:	e74a      	b.n	8000e9e <__udivmoddi4+0x14a>
 8001008:	f1ac 0c02 	sub.w	ip, ip, #2
 800100c:	4439      	add	r1, r7
 800100e:	e713      	b.n	8000e38 <__udivmoddi4+0xe4>
 8001010:	3802      	subs	r0, #2
 8001012:	443c      	add	r4, r7
 8001014:	e724      	b.n	8000e60 <__udivmoddi4+0x10c>
 8001016:	bf00      	nop

08001018 <__aeabi_idiv0>:
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <serialSend>:
float parSoilHumidity = 70;
int parHumidity = 50;
int parWater = 5;
int parDoEvery = 20;

void serialSend(char* str){
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, str, strlen(str), 10);
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f7ff f8e5 	bl	80001f4 <strlen>
 800102a:	4603      	mov	r3, r0
 800102c:	b29a      	uxth	r2, r3
 800102e:	230a      	movs	r3, #10
 8001030:	6879      	ldr	r1, [r7, #4]
 8001032:	4803      	ldr	r0, [pc, #12]	; (8001040 <serialSend+0x24>)
 8001034:	f002 fdcf 	bl	8003bd6 <HAL_UART_Transmit>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200056b8 	.word	0x200056b8

08001044 <wifisend>:

#define log(x)	serialSend(x)
void wifisend(char* str){
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, str, strlen(str), 10);
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f7ff f8d1 	bl	80001f4 <strlen>
 8001052:	4603      	mov	r3, r0
 8001054:	b29a      	uxth	r2, r3
 8001056:	230a      	movs	r3, #10
 8001058:	6879      	ldr	r1, [r7, #4]
 800105a:	4803      	ldr	r0, [pc, #12]	; (8001068 <wifisend+0x24>)
 800105c:	f002 fdbb 	bl	8003bd6 <HAL_UART_Transmit>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20005674 	.word	0x20005674

0800106c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	if (huart == &huart1) { // Current UART
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a17      	ldr	r2, [pc, #92]	; (80010d4 <HAL_UART_RxCpltCallback+0x68>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d111      	bne.n	80010a0 <HAL_UART_RxCpltCallback+0x34>
		Rx_data[Rx_indx++] = Rx_byte;    // Add data to Rx_Buffer
 800107c:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <HAL_UART_RxCpltCallback+0x6c>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	1c5a      	adds	r2, r3, #1
 8001084:	b2d1      	uxtb	r1, r2
 8001086:	4a14      	ldr	r2, [pc, #80]	; (80010d8 <HAL_UART_RxCpltCallback+0x6c>)
 8001088:	7011      	strb	r1, [r2, #0]
 800108a:	461a      	mov	r2, r3
 800108c:	4b13      	ldr	r3, [pc, #76]	; (80010dc <HAL_UART_RxCpltCallback+0x70>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b2d9      	uxtb	r1, r3
 8001092:	4b13      	ldr	r3, [pc, #76]	; (80010e0 <HAL_UART_RxCpltCallback+0x74>)
 8001094:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_IT(&huart1, &Rx_byte, 1);
 8001096:	2201      	movs	r2, #1
 8001098:	4910      	ldr	r1, [pc, #64]	; (80010dc <HAL_UART_RxCpltCallback+0x70>)
 800109a:	480e      	ldr	r0, [pc, #56]	; (80010d4 <HAL_UART_RxCpltCallback+0x68>)
 800109c:	f002 fe2d 	bl	8003cfa <HAL_UART_Receive_IT>
	}
	if (huart == &huart2) { // Current UART
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a10      	ldr	r2, [pc, #64]	; (80010e4 <HAL_UART_RxCpltCallback+0x78>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d111      	bne.n	80010cc <HAL_UART_RxCpltCallback+0x60>
		Rx_data2[Rx_indx2++] = Rx_byte2;    // Add data to Rx_Buffer
 80010a8:	4b0f      	ldr	r3, [pc, #60]	; (80010e8 <HAL_UART_RxCpltCallback+0x7c>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	1c5a      	adds	r2, r3, #1
 80010b0:	b2d1      	uxtb	r1, r2
 80010b2:	4a0d      	ldr	r2, [pc, #52]	; (80010e8 <HAL_UART_RxCpltCallback+0x7c>)
 80010b4:	7011      	strb	r1, [r2, #0]
 80010b6:	461a      	mov	r2, r3
 80010b8:	4b0c      	ldr	r3, [pc, #48]	; (80010ec <HAL_UART_RxCpltCallback+0x80>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	b2d9      	uxtb	r1, r3
 80010be:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <HAL_UART_RxCpltCallback+0x84>)
 80010c0:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_IT(&huart2, &Rx_byte2, 1);
 80010c2:	2201      	movs	r2, #1
 80010c4:	4909      	ldr	r1, [pc, #36]	; (80010ec <HAL_UART_RxCpltCallback+0x80>)
 80010c6:	4807      	ldr	r0, [pc, #28]	; (80010e4 <HAL_UART_RxCpltCallback+0x78>)
 80010c8:	f002 fe17 	bl	8003cfa <HAL_UART_Receive_IT>
	}
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20005674 	.word	0x20005674
 80010d8:	2000021c 	.word	0x2000021c
 80010dc:	20007efc 	.word	0x20007efc
 80010e0:	20002e28 	.word	0x20002e28
 80010e4:	200056b8 	.word	0x200056b8
 80010e8:	2000021d 	.word	0x2000021d
 80010ec:	20005628 	.word	0x20005628
 80010f0:	20000628 	.word	0x20000628

080010f4 <sendCommand>:

void sendCommand(char* id,float hum,int soil,float temp,float light,int relay){
 80010f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010f8:	b0b0      	sub	sp, #192	; 0xc0
 80010fa:	af0a      	add	r7, sp, #40	; 0x28
 80010fc:	6178      	str	r0, [r7, #20]
 80010fe:	ed87 0a04 	vstr	s0, [r7, #16]
 8001102:	60f9      	str	r1, [r7, #12]
 8001104:	edc7 0a02 	vstr	s1, [r7, #8]
 8001108:	ed87 1a01 	vstr	s2, [r7, #4]
 800110c:	603a      	str	r2, [r7, #0]
	char command[128];
	sprintf(command,"sendData('%s %f %d %f %f %d')\r\n",id,hum,soil,temp,light,relay);
 800110e:	6938      	ldr	r0, [r7, #16]
 8001110:	f7ff fa32 	bl	8000578 <__aeabi_f2d>
 8001114:	4604      	mov	r4, r0
 8001116:	460d      	mov	r5, r1
 8001118:	68b8      	ldr	r0, [r7, #8]
 800111a:	f7ff fa2d 	bl	8000578 <__aeabi_f2d>
 800111e:	4680      	mov	r8, r0
 8001120:	4689      	mov	r9, r1
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff fa28 	bl	8000578 <__aeabi_f2d>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	f107 0018 	add.w	r0, r7, #24
 8001130:	6839      	ldr	r1, [r7, #0]
 8001132:	9108      	str	r1, [sp, #32]
 8001134:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001138:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	9302      	str	r3, [sp, #8]
 8001140:	e9cd 4500 	strd	r4, r5, [sp]
 8001144:	697a      	ldr	r2, [r7, #20]
 8001146:	4909      	ldr	r1, [pc, #36]	; (800116c <sendCommand+0x78>)
 8001148:	f004 fb7c 	bl	8005844 <siprintf>
	log(command);
 800114c:	f107 0318 	add.w	r3, r7, #24
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ff63 	bl	800101c <serialSend>
	wifisend(command);
 8001156:	f107 0318 	add.w	r3, r7, #24
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff72 	bl	8001044 <wifisend>
}
 8001160:	bf00      	nop
 8001162:	3798      	adds	r7, #152	; 0x98
 8001164:	46bd      	mov	sp, r7
 8001166:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800116a:	bf00      	nop
 800116c:	08009c28 	.word	0x08009c28

08001170 <readLineUart>:

int  readLineUart(char* buffer){
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	for(int i = 0;i< Rx_indx;i++){
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	e00b      	b.n	8001196 <readLineUart+0x26>
		buffer[i] = Rx_data[i];
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	4413      	add	r3, r2
 8001184:	4912      	ldr	r1, [pc, #72]	; (80011d0 <readLineUart+0x60>)
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	440a      	add	r2, r1
 800118a:	7812      	ldrb	r2, [r2, #0]
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	701a      	strb	r2, [r3, #0]
	for(int i = 0;i< Rx_indx;i++){
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	3301      	adds	r3, #1
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <readLineUart+0x64>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	461a      	mov	r2, r3
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	4293      	cmp	r3, r2
 80011a2:	dbec      	blt.n	800117e <readLineUart+0xe>
	}
	int ret = Rx_indx;
 80011a4:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <readLineUart+0x64>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	60bb      	str	r3, [r7, #8]
	buffer[Rx_indx] = 0;
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <readLineUart+0x64>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	461a      	mov	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4413      	add	r3, r2
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
	Rx_indx = 0;
 80011bc:	4b05      	ldr	r3, [pc, #20]	; (80011d4 <readLineUart+0x64>)
 80011be:	2200      	movs	r2, #0
 80011c0:	701a      	strb	r2, [r3, #0]
	return ret;
 80011c2:	68bb      	ldr	r3, [r7, #8]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	20002e28 	.word	0x20002e28
 80011d4:	2000021c 	.word	0x2000021c

080011d8 <readLineUart2>:

int  readLineUart2(char* buffer){
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	for(int i = 0;i< Rx_indx2;i++){
 80011e0:	2300      	movs	r3, #0
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	e00b      	b.n	80011fe <readLineUart2+0x26>
		buffer[i] = Rx_data2[i];
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	4413      	add	r3, r2
 80011ec:	4912      	ldr	r1, [pc, #72]	; (8001238 <readLineUart2+0x60>)
 80011ee:	68fa      	ldr	r2, [r7, #12]
 80011f0:	440a      	add	r2, r1
 80011f2:	7812      	ldrb	r2, [r2, #0]
 80011f4:	b2d2      	uxtb	r2, r2
 80011f6:	701a      	strb	r2, [r3, #0]
	for(int i = 0;i< Rx_indx2;i++){
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	3301      	adds	r3, #1
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	4b0f      	ldr	r3, [pc, #60]	; (800123c <readLineUart2+0x64>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	b2db      	uxtb	r3, r3
 8001204:	461a      	mov	r2, r3
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	4293      	cmp	r3, r2
 800120a:	dbec      	blt.n	80011e6 <readLineUart2+0xe>
	}
	int ret = Rx_indx2;
 800120c:	4b0b      	ldr	r3, [pc, #44]	; (800123c <readLineUart2+0x64>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	60bb      	str	r3, [r7, #8]
	buffer[Rx_indx2] = 0;
 8001214:	4b09      	ldr	r3, [pc, #36]	; (800123c <readLineUart2+0x64>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	461a      	mov	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4413      	add	r3, r2
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
	Rx_indx2 = 0;
 8001224:	4b05      	ldr	r3, [pc, #20]	; (800123c <readLineUart2+0x64>)
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
	return ret;
 800122a:	68bb      	ldr	r3, [r7, #8]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3714      	adds	r7, #20
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	20000628 	.word	0x20000628
 800123c:	2000021d 	.word	0x2000021d

08001240 <powerOnSensor>:
//DHT_DataTypedef DHT11_Data;
float Temperature, Humidity = 1.0;
uint16_t SoilHumidity = 0;
float light = 40.0;
int relayRunning = 0;
void powerOnSensor(){
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
	log("powerOnSensor\n");
 8001244:	4807      	ldr	r0, [pc, #28]	; (8001264 <powerOnSensor+0x24>)
 8001246:	f7ff fee9 	bl	800101c <serialSend>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1); //On
 800124a:	2201      	movs	r2, #1
 800124c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001250:	4805      	ldr	r0, [pc, #20]	; (8001268 <powerOnSensor+0x28>)
 8001252:	f001 ffe5 	bl	8003220 <HAL_GPIO_WritePin>
	// delay 2 sec for DHT
	HAL_Delay(2000);
 8001256:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800125a:	f001 f8d7 	bl	800240c <HAL_Delay>
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	08009c54 	.word	0x08009c54
 8001268:	40020800 	.word	0x40020800

0800126c <powerOffSensor>:
void powerOffSensor(){
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
	log("powerOffSensor\n");
 8001270:	4802      	ldr	r0, [pc, #8]	; (800127c <powerOffSensor+0x10>)
 8001272:	f7ff fed3 	bl	800101c <serialSend>
	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0); //On

}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	08009c64 	.word	0x08009c64

08001280 <relayOn>:
void relayOn(){
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
	log("relayOn\n");
 8001284:	4806      	ldr	r0, [pc, #24]	; (80012a0 <relayOn+0x20>)
 8001286:	f7ff fec9 	bl	800101c <serialSend>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1); //On
 800128a:	2201      	movs	r2, #1
 800128c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001290:	4804      	ldr	r0, [pc, #16]	; (80012a4 <relayOn+0x24>)
 8001292:	f001 ffc5 	bl	8003220 <HAL_GPIO_WritePin>
	relayRunning = 1;
 8001296:	4b04      	ldr	r3, [pc, #16]	; (80012a8 <relayOn+0x28>)
 8001298:	2201      	movs	r2, #1
 800129a:	601a      	str	r2, [r3, #0]
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	08009c74 	.word	0x08009c74
 80012a4:	40020400 	.word	0x40020400
 80012a8:	20000220 	.word	0x20000220

080012ac <relayOff>:

void relayOff(){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	log("relayOff\n");
 80012b0:	4806      	ldr	r0, [pc, #24]	; (80012cc <relayOff+0x20>)
 80012b2:	f7ff feb3 	bl	800101c <serialSend>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0); //On
 80012b6:	2200      	movs	r2, #0
 80012b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012bc:	4804      	ldr	r0, [pc, #16]	; (80012d0 <relayOff+0x24>)
 80012be:	f001 ffaf 	bl	8003220 <HAL_GPIO_WritePin>
	relayRunning = 0;
 80012c2:	4b04      	ldr	r3, [pc, #16]	; (80012d4 <relayOff+0x28>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	08009c80 	.word	0x08009c80
 80012d0:	40020400 	.word	0x40020400
 80012d4:	20000220 	.word	0x20000220

080012d8 <getWifiStatus>:
	for(int i=0;i<len;i++){
		sprintf(tmp,"%02X ",buffer[i]);log(tmp);
	}
	log("\r\n");
}
int getWifiStatus(){
 80012d8:	b580      	push	{r7, lr}
 80012da:	b092      	sub	sp, #72	; 0x48
 80012dc:	af00      	add	r7, sp, #0
	char cmd[64];
	//wifisend("showConnectionStatus()\n");
	wifisend("print(connected)\n");
 80012de:	481a      	ldr	r0, [pc, #104]	; (8001348 <getWifiStatus+0x70>)
 80012e0:	f7ff feb0 	bl	8001044 <wifisend>
	HAL_Delay(200);
 80012e4:	20c8      	movs	r0, #200	; 0xc8
 80012e6:	f001 f891 	bl	800240c <HAL_Delay>
	int numread = readLineUart(str);
 80012ea:	4818      	ldr	r0, [pc, #96]	; (800134c <getWifiStatus+0x74>)
 80012ec:	f7ff ff40 	bl	8001170 <readLineUart>
 80012f0:	6478      	str	r0, [r7, #68]	; 0x44

	if(numread >0){
 80012f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	dd22      	ble.n	800133e <getWifiStatus+0x66>
		char *ptr = strstr(str,"\n");
 80012f8:	210a      	movs	r1, #10
 80012fa:	4814      	ldr	r0, [pc, #80]	; (800134c <getWifiStatus+0x74>)
 80012fc:	f004 fb33 	bl	8005966 <strchr>
 8001300:	6438      	str	r0, [r7, #64]	; 0x40
		if(ptr!=NULL){
 8001302:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001304:	2b00      	cmp	r3, #0
 8001306:	d01a      	beq.n	800133e <getWifiStatus+0x66>
			//log(ptr);
			if(sscanf(ptr,"%s",cmd) == 1){
 8001308:	463b      	mov	r3, r7
 800130a:	461a      	mov	r2, r3
 800130c:	4910      	ldr	r1, [pc, #64]	; (8001350 <getWifiStatus+0x78>)
 800130e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001310:	f004 fab8 	bl	8005884 <siscanf>
 8001314:	4603      	mov	r3, r0
 8001316:	2b01      	cmp	r3, #1
 8001318:	d111      	bne.n	800133e <getWifiStatus+0x66>
				//sprintf(tmp,"%d %d\r\n",numread,strlen(str));log(tmp);
				//sprintf(tmp,"[%s]",ptr);log(tmp);
				//dumpData(ptr,strlen(ptr));
				if(strcmp(cmd,"true")==0){
 800131a:	463b      	mov	r3, r7
 800131c:	490d      	ldr	r1, [pc, #52]	; (8001354 <getWifiStatus+0x7c>)
 800131e:	4618      	mov	r0, r3
 8001320:	f7fe ff5e 	bl	80001e0 <strcmp>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d104      	bne.n	8001334 <getWifiStatus+0x5c>
					log("connected\r\n");
 800132a:	480b      	ldr	r0, [pc, #44]	; (8001358 <getWifiStatus+0x80>)
 800132c:	f7ff fe76 	bl	800101c <serialSend>
					return 1;
 8001330:	2301      	movs	r3, #1
 8001332:	e004      	b.n	800133e <getWifiStatus+0x66>
				}
				else{
					log("disconnect\r\n");
 8001334:	4809      	ldr	r0, [pc, #36]	; (800135c <getWifiStatus+0x84>)
 8001336:	f7ff fe71 	bl	800101c <serialSend>
					return 0;
 800133a:	2300      	movs	r3, #0
 800133c:	e7ff      	b.n	800133e <getWifiStatus+0x66>
				}
			}
		}
	}
}
 800133e:	4618      	mov	r0, r3
 8001340:	3748      	adds	r7, #72	; 0x48
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	08009c98 	.word	0x08009c98
 800134c:	200056fc 	.word	0x200056fc
 8001350:	08009cac 	.word	0x08009cac
 8001354:	08009cb0 	.word	0x08009cb0
 8001358:	08009cb8 	.word	0x08009cb8
 800135c:	08009cc4 	.word	0x08009cc4

08001360 <getDHT>:
int getDHT(int debug){
 8001360:	b580      	push	{r7, lr}
 8001362:	b096      	sub	sp, #88	; 0x58
 8001364:	af02      	add	r7, sp, #8
 8001366:	6078      	str	r0, [r7, #4]
	if(debug == 2){
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b02      	cmp	r3, #2
 800136c:	d101      	bne.n	8001372 <getDHT+0x12>
		powerOnSensor();
 800136e:	f7ff ff67 	bl	8001240 <powerOnSensor>
	}

	char tmp[64];
	wifisend("getDHT()\n");
 8001372:	481c      	ldr	r0, [pc, #112]	; (80013e4 <getDHT+0x84>)
 8001374:	f7ff fe66 	bl	8001044 <wifisend>
	HAL_Delay(2000);
 8001378:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800137c:	f001 f846 	bl	800240c <HAL_Delay>
	int numread = readLineUart(str);
 8001380:	4819      	ldr	r0, [pc, #100]	; (80013e8 <getDHT+0x88>)
 8001382:	f7ff fef5 	bl	8001170 <readLineUart>
 8001386:	64f8      	str	r0, [r7, #76]	; 0x4c
	//sprintf(tmplog,"numread=%d\r\n",numread);log(tmplog);
	if(numread >0){
 8001388:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800138a:	2b00      	cmp	r3, #0
 800138c:	dd20      	ble.n	80013d0 <getDHT+0x70>
		if(debug == 1){
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d102      	bne.n	800139a <getDHT+0x3a>
			log(str);
 8001394:	4814      	ldr	r0, [pc, #80]	; (80013e8 <getDHT+0x88>)
 8001396:	f7ff fe41 	bl	800101c <serialSend>
		}
		char *ptr = strstr(str,"\n");
 800139a:	210a      	movs	r1, #10
 800139c:	4812      	ldr	r0, [pc, #72]	; (80013e8 <getDHT+0x88>)
 800139e:	f004 fae2 	bl	8005966 <strchr>
 80013a2:	64b8      	str	r0, [r7, #72]	; 0x48
		if(ptr!=NULL){
 80013a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d012      	beq.n	80013d0 <getDHT+0x70>
			//log(ptr);
			if(sscanf(ptr,"%s %f %f",&tmp[0],&Temperature,&Humidity)==3){
 80013aa:	f107 0208 	add.w	r2, r7, #8
 80013ae:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <getDHT+0x8c>)
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <getDHT+0x90>)
 80013b4:	490f      	ldr	r1, [pc, #60]	; (80013f4 <getDHT+0x94>)
 80013b6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80013b8:	f004 fa64 	bl	8005884 <siscanf>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b03      	cmp	r3, #3
 80013c0:	d106      	bne.n	80013d0 <getDHT+0x70>
				if(debug == 2){
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d101      	bne.n	80013cc <getDHT+0x6c>
					powerOffSensor();
 80013c8:	f7ff ff50 	bl	800126c <powerOffSensor>
				}

				return 1;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e005      	b.n	80013dc <getDHT+0x7c>
			}
		}
	}
	if(debug == 2){
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d101      	bne.n	80013da <getDHT+0x7a>
		powerOffSensor();
 80013d6:	f7ff ff49 	bl	800126c <powerOffSensor>
	}
	return 0;
 80013da:	2300      	movs	r3, #0
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3750      	adds	r7, #80	; 0x50
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	08009cd4 	.word	0x08009cd4
 80013e8:	200056fc 	.word	0x200056fc
 80013ec:	20000018 	.word	0x20000018
 80013f0:	20000620 	.word	0x20000620
 80013f4:	08009ce0 	.word	0x08009ce0

080013f8 <getSoil>:

void getSoil(int debug){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	if(debug == 2){
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2b02      	cmp	r3, #2
 8001404:	d101      	bne.n	800140a <getSoil+0x12>
		powerOnSensor();
 8001406:	f7ff ff1b 	bl	8001240 <powerOnSensor>
	}
	HAL_ADC_Start(&hadc1);
 800140a:	480b      	ldr	r0, [pc, #44]	; (8001438 <getSoil+0x40>)
 800140c:	f001 f866 	bl	80024dc <HAL_ADC_Start>
	// Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001410:	2164      	movs	r1, #100	; 0x64
 8001412:	4809      	ldr	r0, [pc, #36]	; (8001438 <getSoil+0x40>)
 8001414:	f001 f916 	bl	8002644 <HAL_ADC_PollForConversion>
	// Read The ADC Conversion Result & Map It To PWM DutyCycle
	SoilHumidity = HAL_ADC_GetValue(&hadc1);
 8001418:	4807      	ldr	r0, [pc, #28]	; (8001438 <getSoil+0x40>)
 800141a:	f001 f99e 	bl	800275a <HAL_ADC_GetValue>
 800141e:	4603      	mov	r3, r0
 8001420:	b29a      	uxth	r2, r3
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <getSoil+0x44>)
 8001424:	801a      	strh	r2, [r3, #0]
	if(debug == 2){
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b02      	cmp	r3, #2
 800142a:	d101      	bne.n	8001430 <getSoil+0x38>
		powerOffSensor();
 800142c:	f7ff ff1e 	bl	800126c <powerOffSensor>
	}
}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	2000562c 	.word	0x2000562c
 800143c:	2000021e 	.word	0x2000021e

08001440 <upload>:

void upload(){
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
	sendCommand(deviceID, Humidity, SoilHumidity, Temperature, light, relayRunning);
 8001446:	4b14      	ldr	r3, [pc, #80]	; (8001498 <upload+0x58>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a14      	ldr	r2, [pc, #80]	; (800149c <upload+0x5c>)
 800144c:	edd2 7a00 	vldr	s15, [r2]
 8001450:	4a13      	ldr	r2, [pc, #76]	; (80014a0 <upload+0x60>)
 8001452:	8812      	ldrh	r2, [r2, #0]
 8001454:	4611      	mov	r1, r2
 8001456:	4a13      	ldr	r2, [pc, #76]	; (80014a4 <upload+0x64>)
 8001458:	ed92 7a00 	vldr	s14, [r2]
 800145c:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <upload+0x68>)
 800145e:	edd2 6a00 	vldr	s13, [r2]
 8001462:	4a12      	ldr	r2, [pc, #72]	; (80014ac <upload+0x6c>)
 8001464:	6812      	ldr	r2, [r2, #0]
 8001466:	eeb0 1a66 	vmov.f32	s2, s13
 800146a:	eef0 0a47 	vmov.f32	s1, s14
 800146e:	eeb0 0a67 	vmov.f32	s0, s15
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff fe3e 	bl	80010f4 <sendCommand>
	HAL_Delay(2000);
 8001478:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800147c:	f000 ffc6 	bl	800240c <HAL_Delay>
	int numread = readLineUart(str);
 8001480:	480b      	ldr	r0, [pc, #44]	; (80014b0 <upload+0x70>)
 8001482:	f7ff fe75 	bl	8001170 <readLineUart>
 8001486:	6078      	str	r0, [r7, #4]
	log(str);
 8001488:	4809      	ldr	r0, [pc, #36]	; (80014b0 <upload+0x70>)
 800148a:	f7ff fdc7 	bl	800101c <serialSend>
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000014 	.word	0x20000014
 800149c:	20000018 	.word	0x20000018
 80014a0:	2000021e 	.word	0x2000021e
 80014a4:	20000620 	.word	0x20000620
 80014a8:	2000001c 	.word	0x2000001c
 80014ac:	20000220 	.word	0x20000220
 80014b0:	200056fc 	.word	0x200056fc
 80014b4:	00000000 	.word	0x00000000

080014b8 <shoudWater>:

int shoudWater(float Humidity, int SoilHumidity, float Temperature){
 80014b8:	b5b0      	push	{r4, r5, r7, lr}
 80014ba:	b08a      	sub	sp, #40	; 0x28
 80014bc:	af04      	add	r7, sp, #16
 80014be:	ed87 0a03 	vstr	s0, [r7, #12]
 80014c2:	60b8      	str	r0, [r7, #8]
 80014c4:	edc7 0a01 	vstr	s1, [r7, #4]
//	temp //
//	x //
//	if (SoilHumidity <1400) SoilHumidity =1400;
//	if (SoilHumidity >3600) SoilHumidity =3600;
//	loadSetting();
	float moisture = (4500.0 - SoilHumidity)/4000.0*100.0; //
 80014c8:	68b8      	ldr	r0, [r7, #8]
 80014ca:	f7ff f843 	bl	8000554 <__aeabi_i2d>
 80014ce:	4602      	mov	r2, r0
 80014d0:	460b      	mov	r3, r1
 80014d2:	a149      	add	r1, pc, #292	; (adr r1, 80015f8 <shoudWater+0x140>)
 80014d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014d8:	f7fe feee 	bl	80002b8 <__aeabi_dsub>
 80014dc:	4602      	mov	r2, r0
 80014de:	460b      	mov	r3, r1
 80014e0:	4610      	mov	r0, r2
 80014e2:	4619      	mov	r1, r3
 80014e4:	f04f 0200 	mov.w	r2, #0
 80014e8:	4b3b      	ldr	r3, [pc, #236]	; (80015d8 <shoudWater+0x120>)
 80014ea:	f7ff f9c7 	bl	800087c <__aeabi_ddiv>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	4610      	mov	r0, r2
 80014f4:	4619      	mov	r1, r3
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	4b38      	ldr	r3, [pc, #224]	; (80015dc <shoudWater+0x124>)
 80014fc:	f7ff f894 	bl	8000628 <__aeabi_dmul>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	4610      	mov	r0, r2
 8001506:	4619      	mov	r1, r3
 8001508:	f7ff fb86 	bl	8000c18 <__aeabi_d2f>
 800150c:	4603      	mov	r3, r0
 800150e:	617b      	str	r3, [r7, #20]
	if (moisture < parSoilHumidity ) {
 8001510:	4b33      	ldr	r3, [pc, #204]	; (80015e0 <shoudWater+0x128>)
 8001512:	edd3 7a00 	vldr	s15, [r3]
 8001516:	ed97 7a05 	vldr	s14, [r7, #20]
 800151a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800151e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001522:	d518      	bpl.n	8001556 <shoudWater+0x9e>
		sprintf(tmp,"bec soil = %f < %f \r\n",moisture,parSoilHumidity );
 8001524:	6978      	ldr	r0, [r7, #20]
 8001526:	f7ff f827 	bl	8000578 <__aeabi_f2d>
 800152a:	4604      	mov	r4, r0
 800152c:	460d      	mov	r5, r1
 800152e:	4b2c      	ldr	r3, [pc, #176]	; (80015e0 <shoudWater+0x128>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff f820 	bl	8000578 <__aeabi_f2d>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	e9cd 2300 	strd	r2, r3, [sp]
 8001540:	4622      	mov	r2, r4
 8001542:	462b      	mov	r3, r5
 8001544:	4927      	ldr	r1, [pc, #156]	; (80015e4 <shoudWater+0x12c>)
 8001546:	4828      	ldr	r0, [pc, #160]	; (80015e8 <shoudWater+0x130>)
 8001548:	f004 f97c 	bl	8005844 <siprintf>
		log(tmp);
 800154c:	4826      	ldr	r0, [pc, #152]	; (80015e8 <shoudWater+0x130>)
 800154e:	f7ff fd65 	bl	800101c <serialSend>
		return 1;
 8001552:	2301      	movs	r3, #1
 8001554:	e03a      	b.n	80015cc <shoudWater+0x114>

	}
	else if(Temperature > parTemperature){
 8001556:	4b25      	ldr	r3, [pc, #148]	; (80015ec <shoudWater+0x134>)
 8001558:	edd3 7a00 	vldr	s15, [r3]
 800155c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001560:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001568:	dd18      	ble.n	800159c <shoudWater+0xe4>
		sprintf(tmp,"bec temp = %f > %f \r\n",Temperature,parTemperature );
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff f804 	bl	8000578 <__aeabi_f2d>
 8001570:	4604      	mov	r4, r0
 8001572:	460d      	mov	r5, r1
 8001574:	4b1d      	ldr	r3, [pc, #116]	; (80015ec <shoudWater+0x134>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4618      	mov	r0, r3
 800157a:	f7fe fffd 	bl	8000578 <__aeabi_f2d>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	e9cd 2300 	strd	r2, r3, [sp]
 8001586:	4622      	mov	r2, r4
 8001588:	462b      	mov	r3, r5
 800158a:	4919      	ldr	r1, [pc, #100]	; (80015f0 <shoudWater+0x138>)
 800158c:	4816      	ldr	r0, [pc, #88]	; (80015e8 <shoudWater+0x130>)
 800158e:	f004 f959 	bl	8005844 <siprintf>
		log(tmp);
 8001592:	4815      	ldr	r0, [pc, #84]	; (80015e8 <shoudWater+0x130>)
 8001594:	f7ff fd42 	bl	800101c <serialSend>
		return 1;
 8001598:	2301      	movs	r3, #1
 800159a:	e017      	b.n	80015cc <shoudWater+0x114>
	}
	sprintf(tmp,"DONT bec soil = %f % [%d] temp = %f \r\n",moisture,SoilHumidity,Temperature );
 800159c:	6978      	ldr	r0, [r7, #20]
 800159e:	f7fe ffeb 	bl	8000578 <__aeabi_f2d>
 80015a2:	4604      	mov	r4, r0
 80015a4:	460d      	mov	r5, r1
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7fe ffe6 	bl	8000578 <__aeabi_f2d>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	4622      	mov	r2, r4
 80015ba:	462b      	mov	r3, r5
 80015bc:	490d      	ldr	r1, [pc, #52]	; (80015f4 <shoudWater+0x13c>)
 80015be:	480a      	ldr	r0, [pc, #40]	; (80015e8 <shoudWater+0x130>)
 80015c0:	f004 f940 	bl	8005844 <siprintf>
	log(tmp);
 80015c4:	4808      	ldr	r0, [pc, #32]	; (80015e8 <shoudWater+0x130>)
 80015c6:	f7ff fd29 	bl	800101c <serialSend>

//	if(rand()%5 == 0){
//		return 1;
//	}
	return 0;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3718      	adds	r7, #24
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bdb0      	pop	{r4, r5, r7, pc}
 80015d4:	f3af 8000 	nop.w
 80015d8:	40af4000 	.word	0x40af4000
 80015dc:	40590000 	.word	0x40590000
 80015e0:	20000004 	.word	0x20000004
 80015e4:	08009cec 	.word	0x08009cec
 80015e8:	20000230 	.word	0x20000230
 80015ec:	20000000 	.word	0x20000000
 80015f0:	08009d04 	.word	0x08009d04
 80015f4:	08009d1c 	.word	0x08009d1c
 80015f8:	00000000 	.word	0x00000000
 80015fc:	40b19400 	.word	0x40b19400

08001600 <readSensor>:

void readSensor()
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
	powerOnSensor();
 8001604:	f7ff fe1c 	bl	8001240 <powerOnSensor>
	getDHT(0);
 8001608:	2000      	movs	r0, #0
 800160a:	f7ff fea9 	bl	8001360 <getDHT>
	getSoil(0);
 800160e:	2000      	movs	r0, #0
 8001610:	f7ff fef2 	bl	80013f8 <getSoil>
	powerOffSensor();
 8001614:	f7ff fe2a 	bl	800126c <powerOffSensor>
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}

0800161c <showESPOutput>:

void showESPOutput()
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
	int numread = readLineUart(str);
 8001622:	4807      	ldr	r0, [pc, #28]	; (8001640 <showESPOutput+0x24>)
 8001624:	f7ff fda4 	bl	8001170 <readLineUart>
 8001628:	6078      	str	r0, [r7, #4]
	if(numread>0){
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	dd02      	ble.n	8001636 <showESPOutput+0x1a>
		log(str);
 8001630:	4803      	ldr	r0, [pc, #12]	; (8001640 <showESPOutput+0x24>)
 8001632:	f7ff fcf3 	bl	800101c <serialSend>
	}
}
 8001636:	bf00      	nop
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	200056fc 	.word	0x200056fc

08001644 <getSetting>:
void getSetting()
{
 8001644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001646:	b08b      	sub	sp, #44	; 0x2c
 8001648:	af06      	add	r7, sp, #24
	int numread = readLineUart(str);
 800164a:	4831      	ldr	r0, [pc, #196]	; (8001710 <getSetting+0xcc>)
 800164c:	f7ff fd90 	bl	8001170 <readLineUart>
 8001650:	60b8      	str	r0, [r7, #8]
	if(numread>0){
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	2b00      	cmp	r3, #0
 8001656:	dd57      	ble.n	8001708 <getSetting+0xc4>
//		log(str);
		char *ptr = strstr(str,"\n");
 8001658:	210a      	movs	r1, #10
 800165a:	482d      	ldr	r0, [pc, #180]	; (8001710 <getSetting+0xcc>)
 800165c:	f004 f983 	bl	8005966 <strchr>
 8001660:	6078      	str	r0, [r7, #4]
//		float parTemperature = 36.0;
//		float parSoilHumidity = 70;
//		float parHumidity = 50;
//		float parWater = 5;
//		float parDoEvery = 20;
		for(int i = 0;i< strlen(ptr);i++){
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	e00d      	b.n	8001684 <getSetting+0x40>
			if(ptr[i] == '"'){
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b22      	cmp	r3, #34	; 0x22
 8001672:	d104      	bne.n	800167e <getSetting+0x3a>
				ptr[i] = ' ';
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	4413      	add	r3, r2
 800167a:	2220      	movs	r2, #32
 800167c:	701a      	strb	r2, [r3, #0]
		for(int i = 0;i< strlen(ptr);i++){
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	3301      	adds	r3, #1
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7fe fdb5 	bl	80001f4 <strlen>
 800168a:	4602      	mov	r2, r0
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	429a      	cmp	r2, r3
 8001690:	d8ea      	bhi.n	8001668 <getSetting+0x24>
			}
		}
		log(ptr);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff fcc2 	bl	800101c <serialSend>
//		if(sscanf(str,"%d %s",&tmp[0],&parTemperature,&parSoilHumidity,&parHumidity,&parWater,&parDoEvery) ==6){
//					log("good\r\n");
//				}
		int t;
		if(sscanf(ptr,"%s %d %f %f %d %d %d",&tmp[0],&t,&parTemperature,&parSoilHumidity,&parHumidity,&parWater,&parDoEvery) ==7){
 8001698:	463b      	mov	r3, r7
 800169a:	4a1e      	ldr	r2, [pc, #120]	; (8001714 <getSetting+0xd0>)
 800169c:	9204      	str	r2, [sp, #16]
 800169e:	4a1e      	ldr	r2, [pc, #120]	; (8001718 <getSetting+0xd4>)
 80016a0:	9203      	str	r2, [sp, #12]
 80016a2:	4a1e      	ldr	r2, [pc, #120]	; (800171c <getSetting+0xd8>)
 80016a4:	9202      	str	r2, [sp, #8]
 80016a6:	4a1e      	ldr	r2, [pc, #120]	; (8001720 <getSetting+0xdc>)
 80016a8:	9201      	str	r2, [sp, #4]
 80016aa:	4a1e      	ldr	r2, [pc, #120]	; (8001724 <getSetting+0xe0>)
 80016ac:	9200      	str	r2, [sp, #0]
 80016ae:	4a1e      	ldr	r2, [pc, #120]	; (8001728 <getSetting+0xe4>)
 80016b0:	491e      	ldr	r1, [pc, #120]	; (800172c <getSetting+0xe8>)
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f004 f8e6 	bl	8005884 <siscanf>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b07      	cmp	r3, #7
 80016bc:	d102      	bne.n	80016c4 <getSetting+0x80>
			log("good\r\n");
 80016be:	481c      	ldr	r0, [pc, #112]	; (8001730 <getSetting+0xec>)
 80016c0:	f7ff fcac 	bl	800101c <serialSend>
		}
		sprintf(tmp,"setting in STM32: %f %f %d %d %d \r\n",parTemperature,parSoilHumidity,parHumidity,parWater,parDoEvery);
 80016c4:	4b17      	ldr	r3, [pc, #92]	; (8001724 <getSetting+0xe0>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7fe ff55 	bl	8000578 <__aeabi_f2d>
 80016ce:	4604      	mov	r4, r0
 80016d0:	460d      	mov	r5, r1
 80016d2:	4b13      	ldr	r3, [pc, #76]	; (8001720 <getSetting+0xdc>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe ff4e 	bl	8000578 <__aeabi_f2d>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	490e      	ldr	r1, [pc, #56]	; (800171c <getSetting+0xd8>)
 80016e2:	6809      	ldr	r1, [r1, #0]
 80016e4:	480c      	ldr	r0, [pc, #48]	; (8001718 <getSetting+0xd4>)
 80016e6:	6800      	ldr	r0, [r0, #0]
 80016e8:	4e0a      	ldr	r6, [pc, #40]	; (8001714 <getSetting+0xd0>)
 80016ea:	6836      	ldr	r6, [r6, #0]
 80016ec:	9604      	str	r6, [sp, #16]
 80016ee:	9003      	str	r0, [sp, #12]
 80016f0:	9102      	str	r1, [sp, #8]
 80016f2:	e9cd 2300 	strd	r2, r3, [sp]
 80016f6:	4622      	mov	r2, r4
 80016f8:	462b      	mov	r3, r5
 80016fa:	490e      	ldr	r1, [pc, #56]	; (8001734 <getSetting+0xf0>)
 80016fc:	480a      	ldr	r0, [pc, #40]	; (8001728 <getSetting+0xe4>)
 80016fe:	f004 f8a1 	bl	8005844 <siprintf>
		log(tmp);
 8001702:	4809      	ldr	r0, [pc, #36]	; (8001728 <getSetting+0xe4>)
 8001704:	f7ff fc8a 	bl	800101c <serialSend>
	}
}
 8001708:	bf00      	nop
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001710:	200056fc 	.word	0x200056fc
 8001714:	20000010 	.word	0x20000010
 8001718:	2000000c 	.word	0x2000000c
 800171c:	20000008 	.word	0x20000008
 8001720:	20000004 	.word	0x20000004
 8001724:	20000000 	.word	0x20000000
 8001728:	20000230 	.word	0x20000230
 800172c:	08009d44 	.word	0x08009d44
 8001730:	08009d5c 	.word	0x08009d5c
 8001734:	08009d64 	.word	0x08009d64

08001738 <loadSetting>:
void loadSetting()
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	wifisend("loadSetting()\n");
 800173c:	4805      	ldr	r0, [pc, #20]	; (8001754 <loadSetting+0x1c>)
 800173e:	f7ff fc81 	bl	8001044 <wifisend>
	HAL_Delay(1000);
 8001742:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001746:	f000 fe61 	bl	800240c <HAL_Delay>
//	showESPOutput();
	getSetting();
 800174a:	f7ff ff7b 	bl	8001644 <getSetting>

}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	08009d88 	.word	0x08009d88

08001758 <processCommand>:

void processCommand()
{
 8001758:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800175c:	f2ad 4d3c 	subw	sp, sp, #1084	; 0x43c
 8001760:	af0a      	add	r7, sp, #40	; 0x28
	char cmd[1024];
	int numread = readLineUart2(cmd);
 8001762:	f107 030c 	add.w	r3, r7, #12
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff fd36 	bl	80011d8 <readLineUart2>
 800176c:	f8c7 040c 	str.w	r0, [r7, #1036]	; 0x40c
	if(numread>0){
 8001770:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8001774:	2b00      	cmp	r3, #0
 8001776:	f340 80a6 	ble.w	80018c6 <processCommand+0x16e>
		sprintf(tmp,"cmd=%s",cmd);log(tmp);
 800177a:	f107 030c 	add.w	r3, r7, #12
 800177e:	461a      	mov	r2, r3
 8001780:	4953      	ldr	r1, [pc, #332]	; (80018d0 <processCommand+0x178>)
 8001782:	4854      	ldr	r0, [pc, #336]	; (80018d4 <processCommand+0x17c>)
 8001784:	f004 f85e 	bl	8005844 <siprintf>
 8001788:	4852      	ldr	r0, [pc, #328]	; (80018d4 <processCommand+0x17c>)
 800178a:	f7ff fc47 	bl	800101c <serialSend>
		if(strcmp(cmd,"water\n")==0){
 800178e:	f107 030c 	add.w	r3, r7, #12
 8001792:	4951      	ldr	r1, [pc, #324]	; (80018d8 <processCommand+0x180>)
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe fd23 	bl	80001e0 <strcmp>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d116      	bne.n	80017ce <processCommand+0x76>
			loadSetting();
 80017a0:	f7ff ffca 	bl	8001738 <loadSetting>
			readSensor();
 80017a4:	f7ff ff2c 	bl	8001600 <readSensor>
			relayOn();
 80017a8:	f7ff fd6a 	bl	8001280 <relayOn>
			relayRunning = 2; 	// make it as manual watering
 80017ac:	4b4b      	ldr	r3, [pc, #300]	; (80018dc <processCommand+0x184>)
 80017ae:	2202      	movs	r2, #2
 80017b0:	601a      	str	r2, [r3, #0]
			upload();
 80017b2:	f7ff fe45 	bl	8001440 <upload>
			HAL_Delay(1000*parWater);
 80017b6:	4b4a      	ldr	r3, [pc, #296]	; (80018e0 <processCommand+0x188>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017be:	fb02 f303 	mul.w	r3, r2, r3
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 fe22 	bl	800240c <HAL_Delay>
			relayOff();
 80017c8:	f7ff fd70 	bl	80012ac <relayOff>
			return;
 80017cc:	e07b      	b.n	80018c6 <processCommand+0x16e>
		}
		if(strcmp(cmd,"upload\n")==0){
 80017ce:	f107 030c 	add.w	r3, r7, #12
 80017d2:	4944      	ldr	r1, [pc, #272]	; (80018e4 <processCommand+0x18c>)
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fd03 	bl	80001e0 <strcmp>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d104      	bne.n	80017ea <processCommand+0x92>
			readSensor();
 80017e0:	f7ff ff0e 	bl	8001600 <readSensor>
			upload();
 80017e4:	f7ff fe2c 	bl	8001440 <upload>
			return;
 80017e8:	e06d      	b.n	80018c6 <processCommand+0x16e>
		}
		if(strcmp(cmd,"status\n")==0){
 80017ea:	f107 030c 	add.w	r3, r7, #12
 80017ee:	493e      	ldr	r1, [pc, #248]	; (80018e8 <processCommand+0x190>)
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fcf5 	bl	80001e0 <strcmp>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d12f      	bne.n	800185c <processCommand+0x104>
			readSensor();
 80017fc:	f7ff ff00 	bl	8001600 <readSensor>
			sprintf(tmp,"%s %f %d %f %f %d\r\n",deviceID, Humidity, SoilHumidity, Temperature, light, relayRunning);
 8001800:	4b3a      	ldr	r3, [pc, #232]	; (80018ec <processCommand+0x194>)
 8001802:	681e      	ldr	r6, [r3, #0]
 8001804:	4b3a      	ldr	r3, [pc, #232]	; (80018f0 <processCommand+0x198>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe feb5 	bl	8000578 <__aeabi_f2d>
 800180e:	4604      	mov	r4, r0
 8001810:	460d      	mov	r5, r1
 8001812:	4b38      	ldr	r3, [pc, #224]	; (80018f4 <processCommand+0x19c>)
 8001814:	881b      	ldrh	r3, [r3, #0]
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	4b37      	ldr	r3, [pc, #220]	; (80018f8 <processCommand+0x1a0>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe feab 	bl	8000578 <__aeabi_f2d>
 8001822:	4680      	mov	r8, r0
 8001824:	4689      	mov	r9, r1
 8001826:	4b35      	ldr	r3, [pc, #212]	; (80018fc <processCommand+0x1a4>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f7fe fea4 	bl	8000578 <__aeabi_f2d>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	4929      	ldr	r1, [pc, #164]	; (80018dc <processCommand+0x184>)
 8001836:	6809      	ldr	r1, [r1, #0]
 8001838:	9108      	str	r1, [sp, #32]
 800183a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800183e:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	9302      	str	r3, [sp, #8]
 8001846:	e9cd 4500 	strd	r4, r5, [sp]
 800184a:	4632      	mov	r2, r6
 800184c:	492c      	ldr	r1, [pc, #176]	; (8001900 <processCommand+0x1a8>)
 800184e:	4821      	ldr	r0, [pc, #132]	; (80018d4 <processCommand+0x17c>)
 8001850:	f003 fff8 	bl	8005844 <siprintf>
			log(tmp);
 8001854:	481f      	ldr	r0, [pc, #124]	; (80018d4 <processCommand+0x17c>)
 8001856:	f7ff fbe1 	bl	800101c <serialSend>
			return;
 800185a:	e034      	b.n	80018c6 <processCommand+0x16e>
		}
		if(strcmp(cmd,"wifi\n")==0){
 800185c:	f107 030c 	add.w	r3, r7, #12
 8001860:	4928      	ldr	r1, [pc, #160]	; (8001904 <processCommand+0x1ac>)
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fcbc 	bl	80001e0 <strcmp>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d102      	bne.n	8001874 <processCommand+0x11c>
			getWifiStatus();
 800186e:	f7ff fd33 	bl	80012d8 <getWifiStatus>
			return;
 8001872:	e028      	b.n	80018c6 <processCommand+0x16e>
		}
		if(strcmp(cmd,"ls\n")==0){
 8001874:	f107 030c 	add.w	r3, r7, #12
 8001878:	4923      	ldr	r1, [pc, #140]	; (8001908 <processCommand+0x1b0>)
 800187a:	4618      	mov	r0, r3
 800187c:	f7fe fcb0 	bl	80001e0 <strcmp>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d102      	bne.n	800188c <processCommand+0x134>
			loadSetting();
 8001886:	f7ff ff57 	bl	8001738 <loadSetting>
			return;
 800188a:	e01c      	b.n	80018c6 <processCommand+0x16e>
		}
		if(cmd[0] == '#'){
 800188c:	f107 030c 	add.w	r3, r7, #12
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b23      	cmp	r3, #35	; 0x23
 8001894:	d10c      	bne.n	80018b0 <processCommand+0x158>
			wifisend(&cmd[1]);
 8001896:	f107 030c 	add.w	r3, r7, #12
 800189a:	3301      	adds	r3, #1
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff fbd1 	bl	8001044 <wifisend>
			HAL_Delay(2000);
 80018a2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80018a6:	f000 fdb1 	bl	800240c <HAL_Delay>
			showESPOutput();
 80018aa:	f7ff feb7 	bl	800161c <showESPOutput>
			return;
 80018ae:	e00a      	b.n	80018c6 <processCommand+0x16e>
		}
		sprintf(tmp,"Unknow command: %s",cmd);log(tmp);
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	461a      	mov	r2, r3
 80018b6:	4915      	ldr	r1, [pc, #84]	; (800190c <processCommand+0x1b4>)
 80018b8:	4806      	ldr	r0, [pc, #24]	; (80018d4 <processCommand+0x17c>)
 80018ba:	f003 ffc3 	bl	8005844 <siprintf>
 80018be:	4805      	ldr	r0, [pc, #20]	; (80018d4 <processCommand+0x17c>)
 80018c0:	f7ff fbac 	bl	800101c <serialSend>
		return;
 80018c4:	bf00      	nop
	}
}
 80018c6:	f207 4714 	addw	r7, r7, #1044	; 0x414
 80018ca:	46bd      	mov	sp, r7
 80018cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80018d0:	08009d98 	.word	0x08009d98
 80018d4:	20000230 	.word	0x20000230
 80018d8:	08009da0 	.word	0x08009da0
 80018dc:	20000220 	.word	0x20000220
 80018e0:	2000000c 	.word	0x2000000c
 80018e4:	08009da8 	.word	0x08009da8
 80018e8:	08009db0 	.word	0x08009db0
 80018ec:	20000014 	.word	0x20000014
 80018f0:	20000018 	.word	0x20000018
 80018f4:	2000021e 	.word	0x2000021e
 80018f8:	20000620 	.word	0x20000620
 80018fc:	2000001c 	.word	0x2000001c
 8001900:	08009db8 	.word	0x08009db8
 8001904:	08009dcc 	.word	0x08009dcc
 8001908:	08009dd4 	.word	0x08009dd4
 800190c:	08009dd8 	.word	0x08009dd8

08001910 <waitingForESP>:

void waitingForESP()
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
	// delay 5 sec for ESP reboot
	HAL_Delay(5000);
 8001916:	f241 3088 	movw	r0, #5000	; 0x1388
 800191a:	f000 fd77 	bl	800240c <HAL_Delay>
	log("waitingForESP start\r\n");
 800191e:	4815      	ldr	r0, [pc, #84]	; (8001974 <waitingForESP+0x64>)
 8001920:	f7ff fb7c 	bl	800101c <serialSend>
	for(int i=0;i<60;i++){
 8001924:	2300      	movs	r3, #0
 8001926:	607b      	str	r3, [r7, #4]
 8001928:	e019      	b.n	800195e <waitingForESP+0x4e>
		if(getWifiStatus()==1){
 800192a:	f7ff fcd5 	bl	80012d8 <getWifiStatus>
 800192e:	4603      	mov	r3, r0
 8001930:	2b01      	cmp	r3, #1
 8001932:	d103      	bne.n	800193c <waitingForESP+0x2c>
			log("ESP WIFI ready\r\n");
 8001934:	4810      	ldr	r0, [pc, #64]	; (8001978 <waitingForESP+0x68>)
 8001936:	f7ff fb71 	bl	800101c <serialSend>
			break;
 800193a:	e013      	b.n	8001964 <waitingForESP+0x54>
		}else{
			sprintf(tmp,"wait for ESP WIFI %d\r\n",i+1);log(tmp);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3301      	adds	r3, #1
 8001940:	461a      	mov	r2, r3
 8001942:	490e      	ldr	r1, [pc, #56]	; (800197c <waitingForESP+0x6c>)
 8001944:	480e      	ldr	r0, [pc, #56]	; (8001980 <waitingForESP+0x70>)
 8001946:	f003 ff7d 	bl	8005844 <siprintf>
 800194a:	480d      	ldr	r0, [pc, #52]	; (8001980 <waitingForESP+0x70>)
 800194c:	f7ff fb66 	bl	800101c <serialSend>
			HAL_Delay(1000);
 8001950:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001954:	f000 fd5a 	bl	800240c <HAL_Delay>
	for(int i=0;i<60;i++){
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3301      	adds	r3, #1
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b3b      	cmp	r3, #59	; 0x3b
 8001962:	dde2      	ble.n	800192a <waitingForESP+0x1a>
		}
	}
	log("waitingForESP end\r\n");
 8001964:	4807      	ldr	r0, [pc, #28]	; (8001984 <waitingForESP+0x74>)
 8001966:	f7ff fb59 	bl	800101c <serialSend>
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	08009dec 	.word	0x08009dec
 8001978:	08009e04 	.word	0x08009e04
 800197c:	08009e18 	.word	0x08009e18
 8001980:	20000230 	.word	0x20000230
 8001984:	08009e30 	.word	0x08009e30

08001988 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001988:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800198c:	b0ab      	sub	sp, #172	; 0xac
 800198e:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001990:	f000 fcca 	bl	8002328 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001994:	f000 f8d4 	bl	8001b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001998:	f000 f9e0 	bl	8001d5c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800199c:	f000 f9b4 	bl	8001d08 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80019a0:	f000 f988 	bl	8001cb4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80019a4:	f000 f934 	bl	8001c10 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
//  HAL_ADCEx_Calibration_Start(&hadc1);
//  ESP_Init("muminoiais_5G", "99775533");
//  HAL_UART_Receive_IT(&huart1, &uart_recv, 1);
  HAL_UART_Receive_IT(&huart1, &Rx_byte, 1);
 80019a8:	2201      	movs	r2, #1
 80019aa:	4952      	ldr	r1, [pc, #328]	; (8001af4 <main+0x16c>)
 80019ac:	4852      	ldr	r0, [pc, #328]	; (8001af8 <main+0x170>)
 80019ae:	f002 f9a4 	bl	8003cfa <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &Rx_byte2, 1);
 80019b2:	2201      	movs	r2, #1
 80019b4:	4951      	ldr	r1, [pc, #324]	; (8001afc <main+0x174>)
 80019b6:	4852      	ldr	r0, [pc, #328]	; (8001b00 <main+0x178>)
 80019b8:	f002 f99f 	bl	8003cfa <HAL_UART_Receive_IT>
  log("**-----------------------------------------------\r\n");
 80019bc:	4851      	ldr	r0, [pc, #324]	; (8001b04 <main+0x17c>)
 80019be:	f7ff fb2d 	bl	800101c <serialSend>
  char UART1_rxBuffer[100] = {'a'};
 80019c2:	2361      	movs	r3, #97	; 0x61
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	f107 0310 	add.w	r3, r7, #16
 80019ca:	2260      	movs	r2, #96	; 0x60
 80019cc:	2100      	movs	r1, #0
 80019ce:	4618      	mov	r0, r3
 80019d0:	f003 f8b0 	bl	8004b34 <memset>




  /*constrain part */
  float tempConst = 30.0;
 80019d4:	4b4c      	ldr	r3, [pc, #304]	; (8001b08 <main+0x180>)
 80019d6:	67bb      	str	r3, [r7, #120]	; 0x78
  float soilConst = 1000; // low = moist
 80019d8:	4b4c      	ldr	r3, [pc, #304]	; (8001b0c <main+0x184>)
 80019da:	677b      	str	r3, [r7, #116]	; 0x74
  float  humidConst = 60;  // high = moist
 80019dc:	4b4c      	ldr	r3, [pc, #304]	; (8001b10 <main+0x188>)
 80019de:	673b      	str	r3, [r7, #112]	; 0x70
  int count = 1;
 80019e0:	2301      	movs	r3, #1
 80019e2:	67fb      	str	r3, [r7, #124]	; 0x7c

  //waiting for ESP ready by checking wifistatus
  waitingForESP();
 80019e4:	f7ff ff94 	bl	8001910 <waitingForESP>
  loadSetting();
 80019e8:	f7ff fea6 	bl	8001738 <loadSetting>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	count++;
 80019ec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80019ee:	3301      	adds	r3, #1
 80019f0:	67fb      	str	r3, [r7, #124]	; 0x7c
	sprintf(tmp,"count=%d\r\n",count);log(tmp);
 80019f2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80019f4:	4947      	ldr	r1, [pc, #284]	; (8001b14 <main+0x18c>)
 80019f6:	4848      	ldr	r0, [pc, #288]	; (8001b18 <main+0x190>)
 80019f8:	f003 ff24 	bl	8005844 <siprintf>
 80019fc:	4846      	ldr	r0, [pc, #280]	; (8001b18 <main+0x190>)
 80019fe:	f7ff fb0d 	bl	800101c <serialSend>
//	loadSetting();
	if(count % (60*parDoEvery) == 0){
 8001a02:	4b46      	ldr	r3, [pc, #280]	; (8001b1c <main+0x194>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	4613      	mov	r3, r2
 8001a08:	011b      	lsls	r3, r3, #4
 8001a0a:	1a9b      	subs	r3, r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	461a      	mov	r2, r3
 8001a10:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a12:	fb93 f1f2 	sdiv	r1, r3, r2
 8001a16:	fb02 f201 	mul.w	r2, r2, r1
 8001a1a:	1a9b      	subs	r3, r3, r2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d160      	bne.n	8001ae2 <main+0x15a>
		loadSetting();
 8001a20:	f7ff fe8a 	bl	8001738 <loadSetting>
	//if(count % (10) == 0){
		powerOnSensor();
 8001a24:	f7ff fc0c 	bl	8001240 <powerOnSensor>
		if(getDHT(0)){
 8001a28:	2000      	movs	r0, #0
 8001a2a:	f7ff fc99 	bl	8001360 <getDHT>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d054      	beq.n	8001ade <main+0x156>
			getSoil(0);
 8001a34:	2000      	movs	r0, #0
 8001a36:	f7ff fcdf 	bl	80013f8 <getSoil>
//			readSensor();
			sprintf(tmp,"%s %f %d %f %f %d\r\n",deviceID, Humidity, SoilHumidity, Temperature, light, relayRunning);
 8001a3a:	4b39      	ldr	r3, [pc, #228]	; (8001b20 <main+0x198>)
 8001a3c:	681e      	ldr	r6, [r3, #0]
 8001a3e:	4b39      	ldr	r3, [pc, #228]	; (8001b24 <main+0x19c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7fe fd98 	bl	8000578 <__aeabi_f2d>
 8001a48:	4604      	mov	r4, r0
 8001a4a:	460d      	mov	r5, r1
 8001a4c:	4b36      	ldr	r3, [pc, #216]	; (8001b28 <main+0x1a0>)
 8001a4e:	881b      	ldrh	r3, [r3, #0]
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	4b36      	ldr	r3, [pc, #216]	; (8001b2c <main+0x1a4>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7fe fd8e 	bl	8000578 <__aeabi_f2d>
 8001a5c:	4680      	mov	r8, r0
 8001a5e:	4689      	mov	r9, r1
 8001a60:	4b33      	ldr	r3, [pc, #204]	; (8001b30 <main+0x1a8>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7fe fd87 	bl	8000578 <__aeabi_f2d>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	4931      	ldr	r1, [pc, #196]	; (8001b34 <main+0x1ac>)
 8001a70:	6809      	ldr	r1, [r1, #0]
 8001a72:	9108      	str	r1, [sp, #32]
 8001a74:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001a78:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	9302      	str	r3, [sp, #8]
 8001a80:	e9cd 4500 	strd	r4, r5, [sp]
 8001a84:	4632      	mov	r2, r6
 8001a86:	492c      	ldr	r1, [pc, #176]	; (8001b38 <main+0x1b0>)
 8001a88:	4823      	ldr	r0, [pc, #140]	; (8001b18 <main+0x190>)
 8001a8a:	f003 fedb 	bl	8005844 <siprintf>
			//sprintf(tmp,"%s %.2f %.2f %.2f %.2f %d\r\n",deviceID, Humidity, SoilHumidity, Temperature, light, relayRunning);
			log(tmp);
 8001a8e:	4822      	ldr	r0, [pc, #136]	; (8001b18 <main+0x190>)
 8001a90:	f7ff fac4 	bl	800101c <serialSend>
			if(shoudWater(Humidity, SoilHumidity, Temperature)){
 8001a94:	4b23      	ldr	r3, [pc, #140]	; (8001b24 <main+0x19c>)
 8001a96:	edd3 7a00 	vldr	s15, [r3]
 8001a9a:	4b23      	ldr	r3, [pc, #140]	; (8001b28 <main+0x1a0>)
 8001a9c:	881b      	ldrh	r3, [r3, #0]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	4b22      	ldr	r3, [pc, #136]	; (8001b2c <main+0x1a4>)
 8001aa2:	ed93 7a00 	vldr	s14, [r3]
 8001aa6:	eef0 0a47 	vmov.f32	s1, s14
 8001aaa:	4610      	mov	r0, r2
 8001aac:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab0:	f7ff fd02 	bl	80014b8 <shoudWater>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d00f      	beq.n	8001ada <main+0x152>
				relayOn();
 8001aba:	f7ff fbe1 	bl	8001280 <relayOn>
				upload();
 8001abe:	f7ff fcbf 	bl	8001440 <upload>
				HAL_Delay(1000*parWater);
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <main+0x1b4>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001aca:	fb02 f303 	mul.w	r3, r2, r3
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f000 fc9c 	bl	800240c <HAL_Delay>
				relayOff();
 8001ad4:	f7ff fbea 	bl	80012ac <relayOff>
 8001ad8:	e001      	b.n	8001ade <main+0x156>
			}else{
				upload();
 8001ada:	f7ff fcb1 	bl	8001440 <upload>
			}
		}
		powerOffSensor();
 8001ade:	f7ff fbc5 	bl	800126c <powerOffSensor>
	}
	HAL_Delay(1000);
 8001ae2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ae6:	f000 fc91 	bl	800240c <HAL_Delay>
	showESPOutput();
 8001aea:	f7ff fd97 	bl	800161c <showESPOutput>
	processCommand();
 8001aee:	f7ff fe33 	bl	8001758 <processCommand>
  {
 8001af2:	e77b      	b.n	80019ec <main+0x64>
 8001af4:	20007efc 	.word	0x20007efc
 8001af8:	20005674 	.word	0x20005674
 8001afc:	20005628 	.word	0x20005628
 8001b00:	200056b8 	.word	0x200056b8
 8001b04:	08009e44 	.word	0x08009e44
 8001b08:	41f00000 	.word	0x41f00000
 8001b0c:	447a0000 	.word	0x447a0000
 8001b10:	42700000 	.word	0x42700000
 8001b14:	08009e78 	.word	0x08009e78
 8001b18:	20000230 	.word	0x20000230
 8001b1c:	20000010 	.word	0x20000010
 8001b20:	20000014 	.word	0x20000014
 8001b24:	20000018 	.word	0x20000018
 8001b28:	2000021e 	.word	0x2000021e
 8001b2c:	20000620 	.word	0x20000620
 8001b30:	2000001c 	.word	0x2000001c
 8001b34:	20000220 	.word	0x20000220
 8001b38:	08009db8 	.word	0x08009db8
 8001b3c:	2000000c 	.word	0x2000000c

08001b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b094      	sub	sp, #80	; 0x50
 8001b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b46:	f107 0320 	add.w	r3, r7, #32
 8001b4a:	2230      	movs	r2, #48	; 0x30
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f002 fff0 	bl	8004b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b54:	f107 030c 	add.w	r3, r7, #12
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b64:	2300      	movs	r3, #0
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	4b27      	ldr	r3, [pc, #156]	; (8001c08 <SystemClock_Config+0xc8>)
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6c:	4a26      	ldr	r2, [pc, #152]	; (8001c08 <SystemClock_Config+0xc8>)
 8001b6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b72:	6413      	str	r3, [r2, #64]	; 0x40
 8001b74:	4b24      	ldr	r3, [pc, #144]	; (8001c08 <SystemClock_Config+0xc8>)
 8001b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	4b21      	ldr	r3, [pc, #132]	; (8001c0c <SystemClock_Config+0xcc>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a20      	ldr	r2, [pc, #128]	; (8001c0c <SystemClock_Config+0xcc>)
 8001b8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	4b1e      	ldr	r3, [pc, #120]	; (8001c0c <SystemClock_Config+0xcc>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ba4:	2310      	movs	r3, #16
 8001ba6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bac:	2300      	movs	r3, #0
 8001bae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001bb0:	2308      	movs	r3, #8
 8001bb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001bb4:	2354      	movs	r3, #84	; 0x54
 8001bb6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001bbc:	2304      	movs	r3, #4
 8001bbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bc0:	f107 0320 	add.w	r3, r7, #32
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f001 fb45 	bl	8003254 <HAL_RCC_OscConfig>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001bd0:	f000 f96c 	bl	8001eac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bd4:	230f      	movs	r3, #15
 8001bd6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001be0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bea:	f107 030c 	add.w	r3, r7, #12
 8001bee:	2102      	movs	r1, #2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f001 fda7 	bl	8003744 <HAL_RCC_ClockConfig>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001bfc:	f000 f956 	bl	8001eac <Error_Handler>
  }
}
 8001c00:	bf00      	nop
 8001c02:	3750      	adds	r7, #80	; 0x50
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40007000 	.word	0x40007000

08001c10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c16:	463b      	mov	r3, r7
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c22:	4b21      	ldr	r3, [pc, #132]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c24:	4a21      	ldr	r2, [pc, #132]	; (8001cac <MX_ADC1_Init+0x9c>)
 8001c26:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c28:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c2a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c2e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c30:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c42:	4b19      	ldr	r3, [pc, #100]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c52:	4a17      	ldr	r2, [pc, #92]	; (8001cb0 <MX_ADC1_Init+0xa0>)
 8001c54:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c62:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c70:	480d      	ldr	r0, [pc, #52]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c72:	f000 fbef 	bl	8002454 <HAL_ADC_Init>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001c7c:	f000 f916 	bl	8001eac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001c80:	2307      	movs	r3, #7
 8001c82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c84:	2301      	movs	r3, #1
 8001c86:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c8c:	463b      	mov	r3, r7
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4805      	ldr	r0, [pc, #20]	; (8001ca8 <MX_ADC1_Init+0x98>)
 8001c92:	f000 fd6f 	bl	8002774 <HAL_ADC_ConfigChannel>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001c9c:	f000 f906 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ca0:	bf00      	nop
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	2000562c 	.word	0x2000562c
 8001cac:	40012000 	.word	0x40012000
 8001cb0:	0f000001 	.word	0x0f000001

08001cb4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cb8:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cba:	4a12      	ldr	r2, [pc, #72]	; (8001d04 <MX_USART1_UART_Init+0x50>)
 8001cbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cbe:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cd8:	4b09      	ldr	r3, [pc, #36]	; (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cda:	220c      	movs	r2, #12
 8001cdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cde:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce4:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cea:	4805      	ldr	r0, [pc, #20]	; (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cec:	f001 ff26 	bl	8003b3c <HAL_UART_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001cf6:	f000 f8d9 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20005674 	.word	0x20005674
 8001d04:	40011000 	.word	0x40011000

08001d08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d0e:	4a12      	ldr	r2, [pc, #72]	; (8001d58 <MX_USART2_UART_Init+0x50>)
 8001d10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d12:	4b10      	ldr	r3, [pc, #64]	; (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d1a:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d20:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d26:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d2e:	220c      	movs	r2, #12
 8001d30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d32:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d38:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d3e:	4805      	ldr	r0, [pc, #20]	; (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d40:	f001 fefc 	bl	8003b3c <HAL_UART_Init>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d4a:	f000 f8af 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	200056b8 	.word	0x200056b8
 8001d58:	40004400 	.word	0x40004400

08001d5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	; 0x28
 8001d60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d62:	f107 0314 	add.w	r3, r7, #20
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	609a      	str	r2, [r3, #8]
 8001d6e:	60da      	str	r2, [r3, #12]
 8001d70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	4b49      	ldr	r3, [pc, #292]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	4a48      	ldr	r2, [pc, #288]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001d7c:	f043 0304 	orr.w	r3, r3, #4
 8001d80:	6313      	str	r3, [r2, #48]	; 0x30
 8001d82:	4b46      	ldr	r3, [pc, #280]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	f003 0304 	and.w	r3, r3, #4
 8001d8a:	613b      	str	r3, [r7, #16]
 8001d8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	4b42      	ldr	r3, [pc, #264]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a41      	ldr	r2, [pc, #260]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9e:	4b3f      	ldr	r3, [pc, #252]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	60bb      	str	r3, [r7, #8]
 8001dae:	4b3b      	ldr	r3, [pc, #236]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	4a3a      	ldr	r2, [pc, #232]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001db4:	f043 0301 	orr.w	r3, r3, #1
 8001db8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dba:	4b38      	ldr	r3, [pc, #224]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	607b      	str	r3, [r7, #4]
 8001dca:	4b34      	ldr	r3, [pc, #208]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	4a33      	ldr	r2, [pc, #204]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001dd0:	f043 0302 	orr.w	r3, r3, #2
 8001dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd6:	4b31      	ldr	r3, [pc, #196]	; (8001e9c <MX_GPIO_Init+0x140>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	607b      	str	r3, [r7, #4]
 8001de0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001de2:	2200      	movs	r2, #0
 8001de4:	2120      	movs	r1, #32
 8001de6:	482e      	ldr	r0, [pc, #184]	; (8001ea0 <MX_GPIO_Init+0x144>)
 8001de8:	f001 fa1a 	bl	8003220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001dec:	2200      	movs	r2, #0
 8001dee:	f44f 7144 	mov.w	r1, #784	; 0x310
 8001df2:	482c      	ldr	r0, [pc, #176]	; (8001ea4 <MX_GPIO_Init+0x148>)
 8001df4:	f001 fa14 	bl	8003220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001dfe:	482a      	ldr	r0, [pc, #168]	; (8001ea8 <MX_GPIO_Init+0x14c>)
 8001e00:	f001 fa0e 	bl	8003220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e0a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001e0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4822      	ldr	r0, [pc, #136]	; (8001ea4 <MX_GPIO_Init+0x148>)
 8001e1c:	f001 f87c 	bl	8002f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001e20:	2320      	movs	r3, #32
 8001e22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e24:	2301      	movs	r3, #1
 8001e26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	4619      	mov	r1, r3
 8001e36:	481a      	ldr	r0, [pc, #104]	; (8001ea0 <MX_GPIO_Init+0x144>)
 8001e38:	f001 f86e 	bl	8002f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9;
 8001e3c:	f44f 7344 	mov.w	r3, #784	; 0x310
 8001e40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e42:	2301      	movs	r3, #1
 8001e44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e4e:	f107 0314 	add.w	r3, r7, #20
 8001e52:	4619      	mov	r1, r3
 8001e54:	4813      	ldr	r0, [pc, #76]	; (8001ea4 <MX_GPIO_Init+0x148>)
 8001e56:	f001 f85f 	bl	8002f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e68:	f107 0314 	add.w	r3, r7, #20
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	480d      	ldr	r0, [pc, #52]	; (8001ea4 <MX_GPIO_Init+0x148>)
 8001e70:	f001 f852 	bl	8002f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e74:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2300      	movs	r3, #0
 8001e84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e86:	f107 0314 	add.w	r3, r7, #20
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4806      	ldr	r0, [pc, #24]	; (8001ea8 <MX_GPIO_Init+0x14c>)
 8001e8e:	f001 f843 	bl	8002f18 <HAL_GPIO_Init>

}
 8001e92:	bf00      	nop
 8001e94:	3728      	adds	r7, #40	; 0x28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	40020800 	.word	0x40020800
 8001ea8:	40020400 	.word	0x40020400

08001eac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eb0:	b672      	cpsid	i
}
 8001eb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eb4:	e7fe      	b.n	8001eb4 <Error_Handler+0x8>
	...

08001eb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	607b      	str	r3, [r7, #4]
 8001ec2:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <HAL_MspInit+0x4c>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec6:	4a0f      	ldr	r2, [pc, #60]	; (8001f04 <HAL_MspInit+0x4c>)
 8001ec8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ecc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ece:	4b0d      	ldr	r3, [pc, #52]	; (8001f04 <HAL_MspInit+0x4c>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ed6:	607b      	str	r3, [r7, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	603b      	str	r3, [r7, #0]
 8001ede:	4b09      	ldr	r3, [pc, #36]	; (8001f04 <HAL_MspInit+0x4c>)
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee2:	4a08      	ldr	r2, [pc, #32]	; (8001f04 <HAL_MspInit+0x4c>)
 8001ee4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ee8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eea:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <HAL_MspInit+0x4c>)
 8001eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef2:	603b      	str	r3, [r7, #0]
 8001ef4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40023800 	.word	0x40023800

08001f08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08a      	sub	sp, #40	; 0x28
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	f107 0314 	add.w	r3, r7, #20
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
 8001f1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a17      	ldr	r2, [pc, #92]	; (8001f84 <HAL_ADC_MspInit+0x7c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d127      	bne.n	8001f7a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	613b      	str	r3, [r7, #16]
 8001f2e:	4b16      	ldr	r3, [pc, #88]	; (8001f88 <HAL_ADC_MspInit+0x80>)
 8001f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f32:	4a15      	ldr	r2, [pc, #84]	; (8001f88 <HAL_ADC_MspInit+0x80>)
 8001f34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f38:	6453      	str	r3, [r2, #68]	; 0x44
 8001f3a:	4b13      	ldr	r3, [pc, #76]	; (8001f88 <HAL_ADC_MspInit+0x80>)
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f42:	613b      	str	r3, [r7, #16]
 8001f44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <HAL_ADC_MspInit+0x80>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	4a0e      	ldr	r2, [pc, #56]	; (8001f88 <HAL_ADC_MspInit+0x80>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	6313      	str	r3, [r2, #48]	; 0x30
 8001f56:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <HAL_ADC_MspInit+0x80>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f62:	2380      	movs	r3, #128	; 0x80
 8001f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f66:	2303      	movs	r3, #3
 8001f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6e:	f107 0314 	add.w	r3, r7, #20
 8001f72:	4619      	mov	r1, r3
 8001f74:	4805      	ldr	r0, [pc, #20]	; (8001f8c <HAL_ADC_MspInit+0x84>)
 8001f76:	f000 ffcf 	bl	8002f18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f7a:	bf00      	nop
 8001f7c:	3728      	adds	r7, #40	; 0x28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40012000 	.word	0x40012000
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40020000 	.word	0x40020000

08001f90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08c      	sub	sp, #48	; 0x30
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 031c 	add.w	r3, r7, #28
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a3a      	ldr	r2, [pc, #232]	; (8002098 <HAL_UART_MspInit+0x108>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d135      	bne.n	800201e <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61bb      	str	r3, [r7, #24]
 8001fb6:	4b39      	ldr	r3, [pc, #228]	; (800209c <HAL_UART_MspInit+0x10c>)
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fba:	4a38      	ldr	r2, [pc, #224]	; (800209c <HAL_UART_MspInit+0x10c>)
 8001fbc:	f043 0310 	orr.w	r3, r3, #16
 8001fc0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fc2:	4b36      	ldr	r3, [pc, #216]	; (800209c <HAL_UART_MspInit+0x10c>)
 8001fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc6:	f003 0310 	and.w	r3, r3, #16
 8001fca:	61bb      	str	r3, [r7, #24]
 8001fcc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	4b32      	ldr	r3, [pc, #200]	; (800209c <HAL_UART_MspInit+0x10c>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a31      	ldr	r2, [pc, #196]	; (800209c <HAL_UART_MspInit+0x10c>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b2f      	ldr	r3, [pc, #188]	; (800209c <HAL_UART_MspInit+0x10c>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001fea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ffc:	2307      	movs	r3, #7
 8001ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	4619      	mov	r1, r3
 8002006:	4826      	ldr	r0, [pc, #152]	; (80020a0 <HAL_UART_MspInit+0x110>)
 8002008:	f000 ff86 	bl	8002f18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800200c:	2200      	movs	r2, #0
 800200e:	2100      	movs	r1, #0
 8002010:	2025      	movs	r0, #37	; 0x25
 8002012:	f000 feb8 	bl	8002d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002016:	2025      	movs	r0, #37	; 0x25
 8002018:	f000 fed1 	bl	8002dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800201c:	e038      	b.n	8002090 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a20      	ldr	r2, [pc, #128]	; (80020a4 <HAL_UART_MspInit+0x114>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d133      	bne.n	8002090 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002028:	2300      	movs	r3, #0
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	4b1b      	ldr	r3, [pc, #108]	; (800209c <HAL_UART_MspInit+0x10c>)
 800202e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002030:	4a1a      	ldr	r2, [pc, #104]	; (800209c <HAL_UART_MspInit+0x10c>)
 8002032:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002036:	6413      	str	r3, [r2, #64]	; 0x40
 8002038:	4b18      	ldr	r3, [pc, #96]	; (800209c <HAL_UART_MspInit+0x10c>)
 800203a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002040:	613b      	str	r3, [r7, #16]
 8002042:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002044:	2300      	movs	r3, #0
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	4b14      	ldr	r3, [pc, #80]	; (800209c <HAL_UART_MspInit+0x10c>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	4a13      	ldr	r2, [pc, #76]	; (800209c <HAL_UART_MspInit+0x10c>)
 800204e:	f043 0301 	orr.w	r3, r3, #1
 8002052:	6313      	str	r3, [r2, #48]	; 0x30
 8002054:	4b11      	ldr	r3, [pc, #68]	; (800209c <HAL_UART_MspInit+0x10c>)
 8002056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002060:	230c      	movs	r3, #12
 8002062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002064:	2302      	movs	r3, #2
 8002066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206c:	2303      	movs	r3, #3
 800206e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002070:	2307      	movs	r3, #7
 8002072:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002074:	f107 031c 	add.w	r3, r7, #28
 8002078:	4619      	mov	r1, r3
 800207a:	4809      	ldr	r0, [pc, #36]	; (80020a0 <HAL_UART_MspInit+0x110>)
 800207c:	f000 ff4c 	bl	8002f18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002080:	2200      	movs	r2, #0
 8002082:	2100      	movs	r1, #0
 8002084:	2026      	movs	r0, #38	; 0x26
 8002086:	f000 fe7e 	bl	8002d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800208a:	2026      	movs	r0, #38	; 0x26
 800208c:	f000 fe97 	bl	8002dbe <HAL_NVIC_EnableIRQ>
}
 8002090:	bf00      	nop
 8002092:	3730      	adds	r7, #48	; 0x30
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40011000 	.word	0x40011000
 800209c:	40023800 	.word	0x40023800
 80020a0:	40020000 	.word	0x40020000
 80020a4:	40004400 	.word	0x40004400

080020a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020ac:	e7fe      	b.n	80020ac <NMI_Handler+0x4>

080020ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ae:	b480      	push	{r7}
 80020b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020b2:	e7fe      	b.n	80020b2 <HardFault_Handler+0x4>

080020b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020b8:	e7fe      	b.n	80020b8 <MemManage_Handler+0x4>

080020ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020ba:	b480      	push	{r7}
 80020bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020be:	e7fe      	b.n	80020be <BusFault_Handler+0x4>

080020c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020c4:	e7fe      	b.n	80020c4 <UsageFault_Handler+0x4>

080020c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020c6:	b480      	push	{r7}
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020d8:	bf00      	nop
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020f4:	f000 f96a 	bl	80023cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	bd80      	pop	{r7, pc}

080020fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002100:	4802      	ldr	r0, [pc, #8]	; (800210c <USART1_IRQHandler+0x10>)
 8002102:	f001 fe2b 	bl	8003d5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	20005674 	.word	0x20005674

08002110 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002114:	4802      	ldr	r0, [pc, #8]	; (8002120 <USART2_IRQHandler+0x10>)
 8002116:	f001 fe21 	bl	8003d5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	200056b8 	.word	0x200056b8

08002124 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
	return 1;
 8002128:	2301      	movs	r3, #1
}
 800212a:	4618      	mov	r0, r3
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <_kill>:

int _kill(int pid, int sig)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800213e:	f002 fccf 	bl	8004ae0 <__errno>
 8002142:	4603      	mov	r3, r0
 8002144:	2216      	movs	r2, #22
 8002146:	601a      	str	r2, [r3, #0]
	return -1;
 8002148:	f04f 33ff 	mov.w	r3, #4294967295
}
 800214c:	4618      	mov	r0, r3
 800214e:	3708      	adds	r7, #8
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <_exit>:

void _exit (int status)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800215c:	f04f 31ff 	mov.w	r1, #4294967295
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f7ff ffe7 	bl	8002134 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002166:	e7fe      	b.n	8002166 <_exit+0x12>

08002168 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]
 8002178:	e00a      	b.n	8002190 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800217a:	f3af 8000 	nop.w
 800217e:	4601      	mov	r1, r0
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	1c5a      	adds	r2, r3, #1
 8002184:	60ba      	str	r2, [r7, #8]
 8002186:	b2ca      	uxtb	r2, r1
 8002188:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	3301      	adds	r3, #1
 800218e:	617b      	str	r3, [r7, #20]
 8002190:	697a      	ldr	r2, [r7, #20]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	429a      	cmp	r2, r3
 8002196:	dbf0      	blt.n	800217a <_read+0x12>
	}

return len;
 8002198:	687b      	ldr	r3, [r7, #4]
}
 800219a:	4618      	mov	r0, r3
 800219c:	3718      	adds	r7, #24
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b086      	sub	sp, #24
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	60f8      	str	r0, [r7, #12]
 80021aa:	60b9      	str	r1, [r7, #8]
 80021ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	e009      	b.n	80021c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	1c5a      	adds	r2, r3, #1
 80021b8:	60ba      	str	r2, [r7, #8]
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	3301      	adds	r3, #1
 80021c6:	617b      	str	r3, [r7, #20]
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	dbf1      	blt.n	80021b4 <_write+0x12>
	}
	return len;
 80021d0:	687b      	ldr	r3, [r7, #4]
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3718      	adds	r7, #24
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <_close>:

int _close(int file)
{
 80021da:	b480      	push	{r7}
 80021dc:	b083      	sub	sp, #12
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
	return -1;
 80021e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
 80021fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002202:	605a      	str	r2, [r3, #4]
	return 0;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <_isatty>:

int _isatty(int file)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
	return 1;
 800221a:	2301      	movs	r3, #1
}
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
	return 0;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800224c:	4a14      	ldr	r2, [pc, #80]	; (80022a0 <_sbrk+0x5c>)
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <_sbrk+0x60>)
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002258:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <_sbrk+0x64>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d102      	bne.n	8002266 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002260:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <_sbrk+0x64>)
 8002262:	4a12      	ldr	r2, [pc, #72]	; (80022ac <_sbrk+0x68>)
 8002264:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002266:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <_sbrk+0x64>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	429a      	cmp	r2, r3
 8002272:	d207      	bcs.n	8002284 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002274:	f002 fc34 	bl	8004ae0 <__errno>
 8002278:	4603      	mov	r3, r0
 800227a:	220c      	movs	r2, #12
 800227c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
 8002282:	e009      	b.n	8002298 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002284:	4b08      	ldr	r3, [pc, #32]	; (80022a8 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <_sbrk+0x64>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4413      	add	r3, r2
 8002292:	4a05      	ldr	r2, [pc, #20]	; (80022a8 <_sbrk+0x64>)
 8002294:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002296:	68fb      	ldr	r3, [r7, #12]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20020000 	.word	0x20020000
 80022a4:	00000400 	.word	0x00000400
 80022a8:	20000224 	.word	0x20000224
 80022ac:	20007f18 	.word	0x20007f18

080022b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <SystemInit+0x20>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ba:	4a05      	ldr	r2, [pc, #20]	; (80022d0 <SystemInit+0x20>)
 80022bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000ed00 	.word	0xe000ed00

080022d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80022d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800230c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022d8:	480d      	ldr	r0, [pc, #52]	; (8002310 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80022da:	490e      	ldr	r1, [pc, #56]	; (8002314 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80022dc:	4a0e      	ldr	r2, [pc, #56]	; (8002318 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022e0:	e002      	b.n	80022e8 <LoopCopyDataInit>

080022e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022e6:	3304      	adds	r3, #4

080022e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022ec:	d3f9      	bcc.n	80022e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ee:	4a0b      	ldr	r2, [pc, #44]	; (800231c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80022f0:	4c0b      	ldr	r4, [pc, #44]	; (8002320 <LoopFillZerobss+0x26>)
  movs r3, #0
 80022f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022f4:	e001      	b.n	80022fa <LoopFillZerobss>

080022f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022f8:	3204      	adds	r2, #4

080022fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022fc:	d3fb      	bcc.n	80022f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80022fe:	f7ff ffd7 	bl	80022b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002302:	f002 fbf3 	bl	8004aec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002306:	f7ff fb3f 	bl	8001988 <main>
  bx  lr    
 800230a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800230c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002310:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002314:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002318:	0800a384 	.word	0x0800a384
  ldr r2, =_sbss
 800231c:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002320:	20007f14 	.word	0x20007f14

08002324 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002324:	e7fe      	b.n	8002324 <ADC_IRQHandler>
	...

08002328 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800232c:	4b0e      	ldr	r3, [pc, #56]	; (8002368 <HAL_Init+0x40>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a0d      	ldr	r2, [pc, #52]	; (8002368 <HAL_Init+0x40>)
 8002332:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002336:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002338:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <HAL_Init+0x40>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0a      	ldr	r2, [pc, #40]	; (8002368 <HAL_Init+0x40>)
 800233e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002342:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002344:	4b08      	ldr	r3, [pc, #32]	; (8002368 <HAL_Init+0x40>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a07      	ldr	r2, [pc, #28]	; (8002368 <HAL_Init+0x40>)
 800234a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800234e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002350:	2003      	movs	r0, #3
 8002352:	f000 fd0d 	bl	8002d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002356:	2000      	movs	r0, #0
 8002358:	f000 f808 	bl	800236c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800235c:	f7ff fdac 	bl	8001eb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40023c00 	.word	0x40023c00

0800236c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_InitTick+0x54>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <HAL_InitTick+0x58>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	4619      	mov	r1, r3
 800237e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002382:	fbb3 f3f1 	udiv	r3, r3, r1
 8002386:	fbb2 f3f3 	udiv	r3, r2, r3
 800238a:	4618      	mov	r0, r3
 800238c:	f000 fd25 	bl	8002dda <HAL_SYSTICK_Config>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e00e      	b.n	80023b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b0f      	cmp	r3, #15
 800239e:	d80a      	bhi.n	80023b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023a0:	2200      	movs	r2, #0
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	f04f 30ff 	mov.w	r0, #4294967295
 80023a8:	f000 fced 	bl	8002d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023ac:	4a06      	ldr	r2, [pc, #24]	; (80023c8 <HAL_InitTick+0x5c>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	e000      	b.n	80023b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20000020 	.word	0x20000020
 80023c4:	20000028 	.word	0x20000028
 80023c8:	20000024 	.word	0x20000024

080023cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023d0:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_IncTick+0x20>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <HAL_IncTick+0x24>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4413      	add	r3, r2
 80023dc:	4a04      	ldr	r2, [pc, #16]	; (80023f0 <HAL_IncTick+0x24>)
 80023de:	6013      	str	r3, [r2, #0]
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	20000028 	.word	0x20000028
 80023f0:	20007f00 	.word	0x20007f00

080023f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return uwTick;
 80023f8:	4b03      	ldr	r3, [pc, #12]	; (8002408 <HAL_GetTick+0x14>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	20007f00 	.word	0x20007f00

0800240c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002414:	f7ff ffee 	bl	80023f4 <HAL_GetTick>
 8002418:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002424:	d005      	beq.n	8002432 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002426:	4b0a      	ldr	r3, [pc, #40]	; (8002450 <HAL_Delay+0x44>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4413      	add	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002432:	bf00      	nop
 8002434:	f7ff ffde 	bl	80023f4 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	429a      	cmp	r2, r3
 8002442:	d8f7      	bhi.n	8002434 <HAL_Delay+0x28>
  {
  }
}
 8002444:	bf00      	nop
 8002446:	bf00      	nop
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20000028 	.word	0x20000028

08002454 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800245c:	2300      	movs	r3, #0
 800245e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e033      	b.n	80024d2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	2b00      	cmp	r3, #0
 8002470:	d109      	bne.n	8002486 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7ff fd48 	bl	8001f08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	f003 0310 	and.w	r3, r3, #16
 800248e:	2b00      	cmp	r3, #0
 8002490:	d118      	bne.n	80024c4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800249a:	f023 0302 	bic.w	r3, r3, #2
 800249e:	f043 0202 	orr.w	r2, r3, #2
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 fa96 	bl	80029d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	f023 0303 	bic.w	r3, r3, #3
 80024ba:	f043 0201 	orr.w	r2, r3, #1
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	641a      	str	r2, [r3, #64]	; 0x40
 80024c2:	e001      	b.n	80024c8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
	...

080024dc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d101      	bne.n	80024f6 <HAL_ADC_Start+0x1a>
 80024f2:	2302      	movs	r3, #2
 80024f4:	e097      	b.n	8002626 <HAL_ADC_Start+0x14a>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	2b01      	cmp	r3, #1
 800250a:	d018      	beq.n	800253e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f042 0201 	orr.w	r2, r2, #1
 800251a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800251c:	4b45      	ldr	r3, [pc, #276]	; (8002634 <HAL_ADC_Start+0x158>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a45      	ldr	r2, [pc, #276]	; (8002638 <HAL_ADC_Start+0x15c>)
 8002522:	fba2 2303 	umull	r2, r3, r2, r3
 8002526:	0c9a      	lsrs	r2, r3, #18
 8002528:	4613      	mov	r3, r2
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	4413      	add	r3, r2
 800252e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002530:	e002      	b.n	8002538 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	3b01      	subs	r3, #1
 8002536:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f9      	bne.n	8002532 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b01      	cmp	r3, #1
 800254a:	d15f      	bne.n	800260c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002554:	f023 0301 	bic.w	r3, r3, #1
 8002558:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800256a:	2b00      	cmp	r3, #0
 800256c:	d007      	beq.n	800257e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002576:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800258a:	d106      	bne.n	800259a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002590:	f023 0206 	bic.w	r2, r3, #6
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	645a      	str	r2, [r3, #68]	; 0x44
 8002598:	e002      	b.n	80025a0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025a8:	4b24      	ldr	r3, [pc, #144]	; (800263c <HAL_ADC_Start+0x160>)
 80025aa:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80025b4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f003 031f 	and.w	r3, r3, #31
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d10f      	bne.n	80025e2 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d129      	bne.n	8002624 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	e020      	b.n	8002624 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a16      	ldr	r2, [pc, #88]	; (8002640 <HAL_ADC_Start+0x164>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d11b      	bne.n	8002624 <HAL_ADC_Start+0x148>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d114      	bne.n	8002624 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002608:	609a      	str	r2, [r3, #8]
 800260a:	e00b      	b.n	8002624 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	f043 0210 	orr.w	r2, r3, #16
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261c:	f043 0201 	orr.w	r2, r3, #1
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	20000020 	.word	0x20000020
 8002638:	431bde83 	.word	0x431bde83
 800263c:	40012300 	.word	0x40012300
 8002640:	40012000 	.word	0x40012000

08002644 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800265c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002660:	d113      	bne.n	800268a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800266c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002670:	d10b      	bne.n	800268a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	f043 0220 	orr.w	r2, r3, #32
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e063      	b.n	8002752 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800268a:	f7ff feb3 	bl	80023f4 <HAL_GetTick>
 800268e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002690:	e021      	b.n	80026d6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002698:	d01d      	beq.n	80026d6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d007      	beq.n	80026b0 <HAL_ADC_PollForConversion+0x6c>
 80026a0:	f7ff fea8 	bl	80023f4 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d212      	bcs.n	80026d6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0302 	and.w	r3, r3, #2
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d00b      	beq.n	80026d6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	f043 0204 	orr.w	r2, r3, #4
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e03d      	b.n	8002752 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d1d6      	bne.n	8002692 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f06f 0212 	mvn.w	r2, #18
 80026ec:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d123      	bne.n	8002750 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800270c:	2b00      	cmp	r3, #0
 800270e:	d11f      	bne.n	8002750 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002716:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800271a:	2b00      	cmp	r3, #0
 800271c:	d006      	beq.n	800272c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002728:	2b00      	cmp	r3, #0
 800272a:	d111      	bne.n	8002750 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002730:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d105      	bne.n	8002750 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	f043 0201 	orr.w	r2, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002768:	4618      	mov	r0, r3
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002788:	2b01      	cmp	r3, #1
 800278a:	d101      	bne.n	8002790 <HAL_ADC_ConfigChannel+0x1c>
 800278c:	2302      	movs	r3, #2
 800278e:	e113      	b.n	80029b8 <HAL_ADC_ConfigChannel+0x244>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2b09      	cmp	r3, #9
 800279e:	d925      	bls.n	80027ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68d9      	ldr	r1, [r3, #12]
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	461a      	mov	r2, r3
 80027ae:	4613      	mov	r3, r2
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	4413      	add	r3, r2
 80027b4:	3b1e      	subs	r3, #30
 80027b6:	2207      	movs	r2, #7
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	43da      	mvns	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	400a      	ands	r2, r1
 80027c4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68d9      	ldr	r1, [r3, #12]
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	4618      	mov	r0, r3
 80027d8:	4603      	mov	r3, r0
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	4403      	add	r3, r0
 80027de:	3b1e      	subs	r3, #30
 80027e0:	409a      	lsls	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	60da      	str	r2, [r3, #12]
 80027ea:	e022      	b.n	8002832 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6919      	ldr	r1, [r3, #16]
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	461a      	mov	r2, r3
 80027fa:	4613      	mov	r3, r2
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	4413      	add	r3, r2
 8002800:	2207      	movs	r2, #7
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43da      	mvns	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	400a      	ands	r2, r1
 800280e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6919      	ldr	r1, [r3, #16]
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	689a      	ldr	r2, [r3, #8]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	b29b      	uxth	r3, r3
 8002820:	4618      	mov	r0, r3
 8002822:	4603      	mov	r3, r0
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	4403      	add	r3, r0
 8002828:	409a      	lsls	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	430a      	orrs	r2, r1
 8002830:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b06      	cmp	r3, #6
 8002838:	d824      	bhi.n	8002884 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	4613      	mov	r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4413      	add	r3, r2
 800284a:	3b05      	subs	r3, #5
 800284c:	221f      	movs	r2, #31
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	43da      	mvns	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	400a      	ands	r2, r1
 800285a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	b29b      	uxth	r3, r3
 8002868:	4618      	mov	r0, r3
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	4613      	mov	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	4413      	add	r3, r2
 8002874:	3b05      	subs	r3, #5
 8002876:	fa00 f203 	lsl.w	r2, r0, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	430a      	orrs	r2, r1
 8002880:	635a      	str	r2, [r3, #52]	; 0x34
 8002882:	e04c      	b.n	800291e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b0c      	cmp	r3, #12
 800288a:	d824      	bhi.n	80028d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	4613      	mov	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	4413      	add	r3, r2
 800289c:	3b23      	subs	r3, #35	; 0x23
 800289e:	221f      	movs	r2, #31
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	43da      	mvns	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	400a      	ands	r2, r1
 80028ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	4618      	mov	r0, r3
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	4613      	mov	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	4413      	add	r3, r2
 80028c6:	3b23      	subs	r3, #35	; 0x23
 80028c8:	fa00 f203 	lsl.w	r2, r0, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	430a      	orrs	r2, r1
 80028d2:	631a      	str	r2, [r3, #48]	; 0x30
 80028d4:	e023      	b.n	800291e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	4613      	mov	r3, r2
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	4413      	add	r3, r2
 80028e6:	3b41      	subs	r3, #65	; 0x41
 80028e8:	221f      	movs	r2, #31
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	43da      	mvns	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	400a      	ands	r2, r1
 80028f6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	b29b      	uxth	r3, r3
 8002904:	4618      	mov	r0, r3
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685a      	ldr	r2, [r3, #4]
 800290a:	4613      	mov	r3, r2
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	3b41      	subs	r3, #65	; 0x41
 8002912:	fa00 f203 	lsl.w	r2, r0, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	430a      	orrs	r2, r1
 800291c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800291e:	4b29      	ldr	r3, [pc, #164]	; (80029c4 <HAL_ADC_ConfigChannel+0x250>)
 8002920:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a28      	ldr	r2, [pc, #160]	; (80029c8 <HAL_ADC_ConfigChannel+0x254>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d10f      	bne.n	800294c <HAL_ADC_ConfigChannel+0x1d8>
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b12      	cmp	r3, #18
 8002932:	d10b      	bne.n	800294c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a1d      	ldr	r2, [pc, #116]	; (80029c8 <HAL_ADC_ConfigChannel+0x254>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d12b      	bne.n	80029ae <HAL_ADC_ConfigChannel+0x23a>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a1c      	ldr	r2, [pc, #112]	; (80029cc <HAL_ADC_ConfigChannel+0x258>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d003      	beq.n	8002968 <HAL_ADC_ConfigChannel+0x1f4>
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b11      	cmp	r3, #17
 8002966:	d122      	bne.n	80029ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a11      	ldr	r2, [pc, #68]	; (80029cc <HAL_ADC_ConfigChannel+0x258>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d111      	bne.n	80029ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800298a:	4b11      	ldr	r3, [pc, #68]	; (80029d0 <HAL_ADC_ConfigChannel+0x25c>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a11      	ldr	r2, [pc, #68]	; (80029d4 <HAL_ADC_ConfigChannel+0x260>)
 8002990:	fba2 2303 	umull	r2, r3, r2, r3
 8002994:	0c9a      	lsrs	r2, r3, #18
 8002996:	4613      	mov	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80029a0:	e002      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	3b01      	subs	r3, #1
 80029a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f9      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr
 80029c4:	40012300 	.word	0x40012300
 80029c8:	40012000 	.word	0x40012000
 80029cc:	10000012 	.word	0x10000012
 80029d0:	20000020 	.word	0x20000020
 80029d4:	431bde83 	.word	0x431bde83

080029d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029e0:	4b79      	ldr	r3, [pc, #484]	; (8002bc8 <ADC_Init+0x1f0>)
 80029e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	685a      	ldr	r2, [r3, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	431a      	orrs	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6859      	ldr	r1, [r3, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	021a      	lsls	r2, r3, #8
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	685a      	ldr	r2, [r3, #4]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002a30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6859      	ldr	r1, [r3, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	430a      	orrs	r2, r1
 8002a42:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6899      	ldr	r1, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	68da      	ldr	r2, [r3, #12]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6a:	4a58      	ldr	r2, [pc, #352]	; (8002bcc <ADC_Init+0x1f4>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d022      	beq.n	8002ab6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689a      	ldr	r2, [r3, #8]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a7e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6899      	ldr	r1, [r3, #8]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002aa0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6899      	ldr	r1, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	e00f      	b.n	8002ad6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	689a      	ldr	r2, [r3, #8]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ac4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ad4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0202 	bic.w	r2, r2, #2
 8002ae4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6899      	ldr	r1, [r3, #8]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	7e1b      	ldrb	r3, [r3, #24]
 8002af0:	005a      	lsls	r2, r3, #1
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	430a      	orrs	r2, r1
 8002af8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01b      	beq.n	8002b3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b12:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002b22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6859      	ldr	r1, [r3, #4]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	035a      	lsls	r2, r3, #13
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	605a      	str	r2, [r3, #4]
 8002b3a:	e007      	b.n	8002b4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	685a      	ldr	r2, [r3, #4]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b4a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002b5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	051a      	lsls	r2, r3, #20
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	689a      	ldr	r2, [r3, #8]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	6899      	ldr	r1, [r3, #8]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b8e:	025a      	lsls	r2, r3, #9
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ba6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6899      	ldr	r1, [r3, #8]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	029a      	lsls	r2, r3, #10
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	609a      	str	r2, [r3, #8]
}
 8002bbc:	bf00      	nop
 8002bbe:	3714      	adds	r7, #20
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr
 8002bc8:	40012300 	.word	0x40012300
 8002bcc:	0f000001 	.word	0x0f000001

08002bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f003 0307 	and.w	r3, r3, #7
 8002bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002be0:	4b0c      	ldr	r3, [pc, #48]	; (8002c14 <__NVIC_SetPriorityGrouping+0x44>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bec:	4013      	ands	r3, r2
 8002bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c02:	4a04      	ldr	r2, [pc, #16]	; (8002c14 <__NVIC_SetPriorityGrouping+0x44>)
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	60d3      	str	r3, [r2, #12]
}
 8002c08:	bf00      	nop
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	e000ed00 	.word	0xe000ed00

08002c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c1c:	4b04      	ldr	r3, [pc, #16]	; (8002c30 <__NVIC_GetPriorityGrouping+0x18>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	0a1b      	lsrs	r3, r3, #8
 8002c22:	f003 0307 	and.w	r3, r3, #7
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	e000ed00 	.word	0xe000ed00

08002c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	db0b      	blt.n	8002c5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	f003 021f 	and.w	r2, r3, #31
 8002c4c:	4907      	ldr	r1, [pc, #28]	; (8002c6c <__NVIC_EnableIRQ+0x38>)
 8002c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c52:	095b      	lsrs	r3, r3, #5
 8002c54:	2001      	movs	r0, #1
 8002c56:	fa00 f202 	lsl.w	r2, r0, r2
 8002c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000e100 	.word	0xe000e100

08002c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	6039      	str	r1, [r7, #0]
 8002c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	db0a      	blt.n	8002c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	490c      	ldr	r1, [pc, #48]	; (8002cbc <__NVIC_SetPriority+0x4c>)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	0112      	lsls	r2, r2, #4
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	440b      	add	r3, r1
 8002c94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c98:	e00a      	b.n	8002cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	4908      	ldr	r1, [pc, #32]	; (8002cc0 <__NVIC_SetPriority+0x50>)
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	3b04      	subs	r3, #4
 8002ca8:	0112      	lsls	r2, r2, #4
 8002caa:	b2d2      	uxtb	r2, r2
 8002cac:	440b      	add	r3, r1
 8002cae:	761a      	strb	r2, [r3, #24]
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	e000e100 	.word	0xe000e100
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b089      	sub	sp, #36	; 0x24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f1c3 0307 	rsb	r3, r3, #7
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	bf28      	it	cs
 8002ce2:	2304      	movcs	r3, #4
 8002ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	3304      	adds	r3, #4
 8002cea:	2b06      	cmp	r3, #6
 8002cec:	d902      	bls.n	8002cf4 <NVIC_EncodePriority+0x30>
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	3b03      	subs	r3, #3
 8002cf2:	e000      	b.n	8002cf6 <NVIC_EncodePriority+0x32>
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	43da      	mvns	r2, r3
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	401a      	ands	r2, r3
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	fa01 f303 	lsl.w	r3, r1, r3
 8002d16:	43d9      	mvns	r1, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d1c:	4313      	orrs	r3, r2
         );
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3724      	adds	r7, #36	; 0x24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
	...

08002d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d3c:	d301      	bcc.n	8002d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e00f      	b.n	8002d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d42:	4a0a      	ldr	r2, [pc, #40]	; (8002d6c <SysTick_Config+0x40>)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d4a:	210f      	movs	r1, #15
 8002d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d50:	f7ff ff8e 	bl	8002c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d54:	4b05      	ldr	r3, [pc, #20]	; (8002d6c <SysTick_Config+0x40>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d5a:	4b04      	ldr	r3, [pc, #16]	; (8002d6c <SysTick_Config+0x40>)
 8002d5c:	2207      	movs	r2, #7
 8002d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	e000e010 	.word	0xe000e010

08002d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f7ff ff29 	bl	8002bd0 <__NVIC_SetPriorityGrouping>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b086      	sub	sp, #24
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
 8002d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d98:	f7ff ff3e 	bl	8002c18 <__NVIC_GetPriorityGrouping>
 8002d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	6978      	ldr	r0, [r7, #20]
 8002da4:	f7ff ff8e 	bl	8002cc4 <NVIC_EncodePriority>
 8002da8:	4602      	mov	r2, r0
 8002daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dae:	4611      	mov	r1, r2
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff ff5d 	bl	8002c70 <__NVIC_SetPriority>
}
 8002db6:	bf00      	nop
 8002db8:	3718      	adds	r7, #24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff ff31 	bl	8002c34 <__NVIC_EnableIRQ>
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7ff ffa2 	bl	8002d2c <SysTick_Config>
 8002de8:	4603      	mov	r3, r0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b084      	sub	sp, #16
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dfe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e00:	f7ff faf8 	bl	80023f4 <HAL_GetTick>
 8002e04:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d008      	beq.n	8002e24 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2280      	movs	r2, #128	; 0x80
 8002e16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e052      	b.n	8002eca <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 0216 	bic.w	r2, r2, #22
 8002e32:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	695a      	ldr	r2, [r3, #20]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e42:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d103      	bne.n	8002e54 <HAL_DMA_Abort+0x62>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d007      	beq.n	8002e64 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0208 	bic.w	r2, r2, #8
 8002e62:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0201 	bic.w	r2, r2, #1
 8002e72:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e74:	e013      	b.n	8002e9e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e76:	f7ff fabd 	bl	80023f4 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b05      	cmp	r3, #5
 8002e82:	d90c      	bls.n	8002e9e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2220      	movs	r2, #32
 8002e88:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e015      	b.n	8002eca <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1e4      	bne.n	8002e76 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb0:	223f      	movs	r2, #63	; 0x3f
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	b083      	sub	sp, #12
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d004      	beq.n	8002ef0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2280      	movs	r2, #128	; 0x80
 8002eea:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e00c      	b.n	8002f0a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2205      	movs	r2, #5
 8002ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0201 	bic.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
	...

08002f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b089      	sub	sp, #36	; 0x24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61fb      	str	r3, [r7, #28]
 8002f32:	e159      	b.n	80031e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f34:	2201      	movs	r2, #1
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	4013      	ands	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	f040 8148 	bne.w	80031e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f003 0303 	and.w	r3, r3, #3
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d005      	beq.n	8002f6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d130      	bne.n	8002fcc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	2203      	movs	r2, #3
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	68da      	ldr	r2, [r3, #12]
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4013      	ands	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	091b      	lsrs	r3, r3, #4
 8002fb6:	f003 0201 	and.w	r2, r3, #1
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f003 0303 	and.w	r3, r3, #3
 8002fd4:	2b03      	cmp	r3, #3
 8002fd6:	d017      	beq.n	8003008 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	2203      	movs	r2, #3
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f003 0303 	and.w	r3, r3, #3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d123      	bne.n	800305c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	08da      	lsrs	r2, r3, #3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3208      	adds	r2, #8
 800301c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003020:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	220f      	movs	r2, #15
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	43db      	mvns	r3, r3
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	4013      	ands	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	691a      	ldr	r2, [r3, #16]
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	08da      	lsrs	r2, r3, #3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	3208      	adds	r2, #8
 8003056:	69b9      	ldr	r1, [r7, #24]
 8003058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	2203      	movs	r2, #3
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	4013      	ands	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 0203 	and.w	r2, r3, #3
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4313      	orrs	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 80a2 	beq.w	80031e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800309e:	2300      	movs	r3, #0
 80030a0:	60fb      	str	r3, [r7, #12]
 80030a2:	4b57      	ldr	r3, [pc, #348]	; (8003200 <HAL_GPIO_Init+0x2e8>)
 80030a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a6:	4a56      	ldr	r2, [pc, #344]	; (8003200 <HAL_GPIO_Init+0x2e8>)
 80030a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030ac:	6453      	str	r3, [r2, #68]	; 0x44
 80030ae:	4b54      	ldr	r3, [pc, #336]	; (8003200 <HAL_GPIO_Init+0x2e8>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030b6:	60fb      	str	r3, [r7, #12]
 80030b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030ba:	4a52      	ldr	r2, [pc, #328]	; (8003204 <HAL_GPIO_Init+0x2ec>)
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	089b      	lsrs	r3, r3, #2
 80030c0:	3302      	adds	r3, #2
 80030c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	f003 0303 	and.w	r3, r3, #3
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	220f      	movs	r2, #15
 80030d2:	fa02 f303 	lsl.w	r3, r2, r3
 80030d6:	43db      	mvns	r3, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4013      	ands	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a49      	ldr	r2, [pc, #292]	; (8003208 <HAL_GPIO_Init+0x2f0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d019      	beq.n	800311a <HAL_GPIO_Init+0x202>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a48      	ldr	r2, [pc, #288]	; (800320c <HAL_GPIO_Init+0x2f4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d013      	beq.n	8003116 <HAL_GPIO_Init+0x1fe>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a47      	ldr	r2, [pc, #284]	; (8003210 <HAL_GPIO_Init+0x2f8>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00d      	beq.n	8003112 <HAL_GPIO_Init+0x1fa>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a46      	ldr	r2, [pc, #280]	; (8003214 <HAL_GPIO_Init+0x2fc>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d007      	beq.n	800310e <HAL_GPIO_Init+0x1f6>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a45      	ldr	r2, [pc, #276]	; (8003218 <HAL_GPIO_Init+0x300>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d101      	bne.n	800310a <HAL_GPIO_Init+0x1f2>
 8003106:	2304      	movs	r3, #4
 8003108:	e008      	b.n	800311c <HAL_GPIO_Init+0x204>
 800310a:	2307      	movs	r3, #7
 800310c:	e006      	b.n	800311c <HAL_GPIO_Init+0x204>
 800310e:	2303      	movs	r3, #3
 8003110:	e004      	b.n	800311c <HAL_GPIO_Init+0x204>
 8003112:	2302      	movs	r3, #2
 8003114:	e002      	b.n	800311c <HAL_GPIO_Init+0x204>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_GPIO_Init+0x204>
 800311a:	2300      	movs	r3, #0
 800311c:	69fa      	ldr	r2, [r7, #28]
 800311e:	f002 0203 	and.w	r2, r2, #3
 8003122:	0092      	lsls	r2, r2, #2
 8003124:	4093      	lsls	r3, r2
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4313      	orrs	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800312c:	4935      	ldr	r1, [pc, #212]	; (8003204 <HAL_GPIO_Init+0x2ec>)
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	089b      	lsrs	r3, r3, #2
 8003132:	3302      	adds	r3, #2
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800313a:	4b38      	ldr	r3, [pc, #224]	; (800321c <HAL_GPIO_Init+0x304>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	43db      	mvns	r3, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4013      	ands	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	4313      	orrs	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800315e:	4a2f      	ldr	r2, [pc, #188]	; (800321c <HAL_GPIO_Init+0x304>)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003164:	4b2d      	ldr	r3, [pc, #180]	; (800321c <HAL_GPIO_Init+0x304>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	43db      	mvns	r3, r3
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4013      	ands	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003188:	4a24      	ldr	r2, [pc, #144]	; (800321c <HAL_GPIO_Init+0x304>)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800318e:	4b23      	ldr	r3, [pc, #140]	; (800321c <HAL_GPIO_Init+0x304>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	43db      	mvns	r3, r3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	4013      	ands	r3, r2
 800319c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031b2:	4a1a      	ldr	r2, [pc, #104]	; (800321c <HAL_GPIO_Init+0x304>)
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031b8:	4b18      	ldr	r3, [pc, #96]	; (800321c <HAL_GPIO_Init+0x304>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	43db      	mvns	r3, r3
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4013      	ands	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d003      	beq.n	80031dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031dc:	4a0f      	ldr	r2, [pc, #60]	; (800321c <HAL_GPIO_Init+0x304>)
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	3301      	adds	r3, #1
 80031e6:	61fb      	str	r3, [r7, #28]
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	2b0f      	cmp	r3, #15
 80031ec:	f67f aea2 	bls.w	8002f34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031f0:	bf00      	nop
 80031f2:	bf00      	nop
 80031f4:	3724      	adds	r7, #36	; 0x24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40023800 	.word	0x40023800
 8003204:	40013800 	.word	0x40013800
 8003208:	40020000 	.word	0x40020000
 800320c:	40020400 	.word	0x40020400
 8003210:	40020800 	.word	0x40020800
 8003214:	40020c00 	.word	0x40020c00
 8003218:	40021000 	.word	0x40021000
 800321c:	40013c00 	.word	0x40013c00

08003220 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	460b      	mov	r3, r1
 800322a:	807b      	strh	r3, [r7, #2]
 800322c:	4613      	mov	r3, r2
 800322e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003230:	787b      	ldrb	r3, [r7, #1]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d003      	beq.n	800323e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003236:	887a      	ldrh	r2, [r7, #2]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800323c:	e003      	b.n	8003246 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800323e:	887b      	ldrh	r3, [r7, #2]
 8003240:	041a      	lsls	r2, r3, #16
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	619a      	str	r2, [r3, #24]
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
	...

08003254 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e264      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d075      	beq.n	800335e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003272:	4ba3      	ldr	r3, [pc, #652]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 030c 	and.w	r3, r3, #12
 800327a:	2b04      	cmp	r3, #4
 800327c:	d00c      	beq.n	8003298 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800327e:	4ba0      	ldr	r3, [pc, #640]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003286:	2b08      	cmp	r3, #8
 8003288:	d112      	bne.n	80032b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800328a:	4b9d      	ldr	r3, [pc, #628]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003296:	d10b      	bne.n	80032b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003298:	4b99      	ldr	r3, [pc, #612]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d05b      	beq.n	800335c <HAL_RCC_OscConfig+0x108>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d157      	bne.n	800335c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e23f      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032b8:	d106      	bne.n	80032c8 <HAL_RCC_OscConfig+0x74>
 80032ba:	4b91      	ldr	r3, [pc, #580]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a90      	ldr	r2, [pc, #576]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032c4:	6013      	str	r3, [r2, #0]
 80032c6:	e01d      	b.n	8003304 <HAL_RCC_OscConfig+0xb0>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032d0:	d10c      	bne.n	80032ec <HAL_RCC_OscConfig+0x98>
 80032d2:	4b8b      	ldr	r3, [pc, #556]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a8a      	ldr	r2, [pc, #552]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032dc:	6013      	str	r3, [r2, #0]
 80032de:	4b88      	ldr	r3, [pc, #544]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a87      	ldr	r2, [pc, #540]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032e8:	6013      	str	r3, [r2, #0]
 80032ea:	e00b      	b.n	8003304 <HAL_RCC_OscConfig+0xb0>
 80032ec:	4b84      	ldr	r3, [pc, #528]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a83      	ldr	r2, [pc, #524]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	4b81      	ldr	r3, [pc, #516]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a80      	ldr	r2, [pc, #512]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d013      	beq.n	8003334 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330c:	f7ff f872 	bl	80023f4 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003314:	f7ff f86e 	bl	80023f4 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b64      	cmp	r3, #100	; 0x64
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e204      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003326:	4b76      	ldr	r3, [pc, #472]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0xc0>
 8003332:	e014      	b.n	800335e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003334:	f7ff f85e 	bl	80023f4 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800333c:	f7ff f85a 	bl	80023f4 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b64      	cmp	r3, #100	; 0x64
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e1f0      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334e:	4b6c      	ldr	r3, [pc, #432]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0xe8>
 800335a:	e000      	b.n	800335e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800335c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d063      	beq.n	8003432 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800336a:	4b65      	ldr	r3, [pc, #404]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00b      	beq.n	800338e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003376:	4b62      	ldr	r3, [pc, #392]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800337e:	2b08      	cmp	r3, #8
 8003380:	d11c      	bne.n	80033bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003382:	4b5f      	ldr	r3, [pc, #380]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d116      	bne.n	80033bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800338e:	4b5c      	ldr	r3, [pc, #368]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d005      	beq.n	80033a6 <HAL_RCC_OscConfig+0x152>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e1c4      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a6:	4b56      	ldr	r3, [pc, #344]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	4952      	ldr	r1, [pc, #328]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ba:	e03a      	b.n	8003432 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d020      	beq.n	8003406 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033c4:	4b4f      	ldr	r3, [pc, #316]	; (8003504 <HAL_RCC_OscConfig+0x2b0>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ca:	f7ff f813 	bl	80023f4 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033d2:	f7ff f80f 	bl	80023f4 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e1a5      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e4:	4b46      	ldr	r3, [pc, #280]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0f0      	beq.n	80033d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f0:	4b43      	ldr	r3, [pc, #268]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691b      	ldr	r3, [r3, #16]
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	4940      	ldr	r1, [pc, #256]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003400:	4313      	orrs	r3, r2
 8003402:	600b      	str	r3, [r1, #0]
 8003404:	e015      	b.n	8003432 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003406:	4b3f      	ldr	r3, [pc, #252]	; (8003504 <HAL_RCC_OscConfig+0x2b0>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340c:	f7fe fff2 	bl	80023f4 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003414:	f7fe ffee 	bl	80023f4 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e184      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003426:	4b36      	ldr	r3, [pc, #216]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f0      	bne.n	8003414 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b00      	cmp	r3, #0
 800343c:	d030      	beq.n	80034a0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d016      	beq.n	8003474 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003446:	4b30      	ldr	r3, [pc, #192]	; (8003508 <HAL_RCC_OscConfig+0x2b4>)
 8003448:	2201      	movs	r2, #1
 800344a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344c:	f7fe ffd2 	bl	80023f4 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003454:	f7fe ffce 	bl	80023f4 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e164      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003466:	4b26      	ldr	r3, [pc, #152]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d0f0      	beq.n	8003454 <HAL_RCC_OscConfig+0x200>
 8003472:	e015      	b.n	80034a0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003474:	4b24      	ldr	r3, [pc, #144]	; (8003508 <HAL_RCC_OscConfig+0x2b4>)
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800347a:	f7fe ffbb 	bl	80023f4 <HAL_GetTick>
 800347e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003480:	e008      	b.n	8003494 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003482:	f7fe ffb7 	bl	80023f4 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e14d      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003494:	4b1a      	ldr	r3, [pc, #104]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1f0      	bne.n	8003482 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 80a0 	beq.w	80035ee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ae:	2300      	movs	r3, #0
 80034b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034b2:	4b13      	ldr	r3, [pc, #76]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10f      	bne.n	80034de <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034be:	2300      	movs	r3, #0
 80034c0:	60bb      	str	r3, [r7, #8]
 80034c2:	4b0f      	ldr	r3, [pc, #60]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	4a0e      	ldr	r2, [pc, #56]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034cc:	6413      	str	r3, [r2, #64]	; 0x40
 80034ce:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034da:	2301      	movs	r3, #1
 80034dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034de:	4b0b      	ldr	r3, [pc, #44]	; (800350c <HAL_RCC_OscConfig+0x2b8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d121      	bne.n	800352e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034ea:	4b08      	ldr	r3, [pc, #32]	; (800350c <HAL_RCC_OscConfig+0x2b8>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a07      	ldr	r2, [pc, #28]	; (800350c <HAL_RCC_OscConfig+0x2b8>)
 80034f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034f6:	f7fe ff7d 	bl	80023f4 <HAL_GetTick>
 80034fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fc:	e011      	b.n	8003522 <HAL_RCC_OscConfig+0x2ce>
 80034fe:	bf00      	nop
 8003500:	40023800 	.word	0x40023800
 8003504:	42470000 	.word	0x42470000
 8003508:	42470e80 	.word	0x42470e80
 800350c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003510:	f7fe ff70 	bl	80023f4 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e106      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003522:	4b85      	ldr	r3, [pc, #532]	; (8003738 <HAL_RCC_OscConfig+0x4e4>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0f0      	beq.n	8003510 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d106      	bne.n	8003544 <HAL_RCC_OscConfig+0x2f0>
 8003536:	4b81      	ldr	r3, [pc, #516]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353a:	4a80      	ldr	r2, [pc, #512]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 800353c:	f043 0301 	orr.w	r3, r3, #1
 8003540:	6713      	str	r3, [r2, #112]	; 0x70
 8003542:	e01c      	b.n	800357e <HAL_RCC_OscConfig+0x32a>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	2b05      	cmp	r3, #5
 800354a:	d10c      	bne.n	8003566 <HAL_RCC_OscConfig+0x312>
 800354c:	4b7b      	ldr	r3, [pc, #492]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 800354e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003550:	4a7a      	ldr	r2, [pc, #488]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 8003552:	f043 0304 	orr.w	r3, r3, #4
 8003556:	6713      	str	r3, [r2, #112]	; 0x70
 8003558:	4b78      	ldr	r3, [pc, #480]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 800355a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355c:	4a77      	ldr	r2, [pc, #476]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 800355e:	f043 0301 	orr.w	r3, r3, #1
 8003562:	6713      	str	r3, [r2, #112]	; 0x70
 8003564:	e00b      	b.n	800357e <HAL_RCC_OscConfig+0x32a>
 8003566:	4b75      	ldr	r3, [pc, #468]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 8003568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800356a:	4a74      	ldr	r2, [pc, #464]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 800356c:	f023 0301 	bic.w	r3, r3, #1
 8003570:	6713      	str	r3, [r2, #112]	; 0x70
 8003572:	4b72      	ldr	r3, [pc, #456]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 8003574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003576:	4a71      	ldr	r2, [pc, #452]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 8003578:	f023 0304 	bic.w	r3, r3, #4
 800357c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d015      	beq.n	80035b2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003586:	f7fe ff35 	bl	80023f4 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358c:	e00a      	b.n	80035a4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800358e:	f7fe ff31 	bl	80023f4 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	f241 3288 	movw	r2, #5000	; 0x1388
 800359c:	4293      	cmp	r3, r2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e0c5      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a4:	4b65      	ldr	r3, [pc, #404]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 80035a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d0ee      	beq.n	800358e <HAL_RCC_OscConfig+0x33a>
 80035b0:	e014      	b.n	80035dc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b2:	f7fe ff1f 	bl	80023f4 <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035b8:	e00a      	b.n	80035d0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035ba:	f7fe ff1b 	bl	80023f4 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e0af      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d0:	4b5a      	ldr	r3, [pc, #360]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 80035d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1ee      	bne.n	80035ba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035dc:	7dfb      	ldrb	r3, [r7, #23]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d105      	bne.n	80035ee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e2:	4b56      	ldr	r3, [pc, #344]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	4a55      	ldr	r2, [pc, #340]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 80035e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 809b 	beq.w	800372e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035f8:	4b50      	ldr	r3, [pc, #320]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f003 030c 	and.w	r3, r3, #12
 8003600:	2b08      	cmp	r3, #8
 8003602:	d05c      	beq.n	80036be <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	2b02      	cmp	r3, #2
 800360a:	d141      	bne.n	8003690 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800360c:	4b4c      	ldr	r3, [pc, #304]	; (8003740 <HAL_RCC_OscConfig+0x4ec>)
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003612:	f7fe feef 	bl	80023f4 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003618:	e008      	b.n	800362c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800361a:	f7fe feeb 	bl	80023f4 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b02      	cmp	r3, #2
 8003626:	d901      	bls.n	800362c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e081      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800362c:	4b43      	ldr	r3, [pc, #268]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1f0      	bne.n	800361a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	69da      	ldr	r2, [r3, #28]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	431a      	orrs	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003646:	019b      	lsls	r3, r3, #6
 8003648:	431a      	orrs	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364e:	085b      	lsrs	r3, r3, #1
 8003650:	3b01      	subs	r3, #1
 8003652:	041b      	lsls	r3, r3, #16
 8003654:	431a      	orrs	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365a:	061b      	lsls	r3, r3, #24
 800365c:	4937      	ldr	r1, [pc, #220]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 800365e:	4313      	orrs	r3, r2
 8003660:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003662:	4b37      	ldr	r3, [pc, #220]	; (8003740 <HAL_RCC_OscConfig+0x4ec>)
 8003664:	2201      	movs	r2, #1
 8003666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7fe fec4 	bl	80023f4 <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003670:	f7fe fec0 	bl	80023f4 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e056      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003682:	4b2e      	ldr	r3, [pc, #184]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0f0      	beq.n	8003670 <HAL_RCC_OscConfig+0x41c>
 800368e:	e04e      	b.n	800372e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003690:	4b2b      	ldr	r3, [pc, #172]	; (8003740 <HAL_RCC_OscConfig+0x4ec>)
 8003692:	2200      	movs	r2, #0
 8003694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003696:	f7fe fead 	bl	80023f4 <HAL_GetTick>
 800369a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800369c:	e008      	b.n	80036b0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800369e:	f7fe fea9 	bl	80023f4 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d901      	bls.n	80036b0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e03f      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036b0:	4b22      	ldr	r3, [pc, #136]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f0      	bne.n	800369e <HAL_RCC_OscConfig+0x44a>
 80036bc:	e037      	b.n	800372e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d101      	bne.n	80036ca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e032      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036ca:	4b1c      	ldr	r3, [pc, #112]	; (800373c <HAL_RCC_OscConfig+0x4e8>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d028      	beq.n	800372a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d121      	bne.n	800372a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d11a      	bne.n	800372a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036fa:	4013      	ands	r3, r2
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003700:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003702:	4293      	cmp	r3, r2
 8003704:	d111      	bne.n	800372a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003710:	085b      	lsrs	r3, r3, #1
 8003712:	3b01      	subs	r3, #1
 8003714:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003716:	429a      	cmp	r2, r3
 8003718:	d107      	bne.n	800372a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003724:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003726:	429a      	cmp	r2, r3
 8003728:	d001      	beq.n	800372e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	40007000 	.word	0x40007000
 800373c:	40023800 	.word	0x40023800
 8003740:	42470060 	.word	0x42470060

08003744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0cc      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003758:	4b68      	ldr	r3, [pc, #416]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d90c      	bls.n	8003780 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003766:	4b65      	ldr	r3, [pc, #404]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800376e:	4b63      	ldr	r3, [pc, #396]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	429a      	cmp	r2, r3
 800377a:	d001      	beq.n	8003780 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e0b8      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d020      	beq.n	80037ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b00      	cmp	r3, #0
 8003796:	d005      	beq.n	80037a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003798:	4b59      	ldr	r3, [pc, #356]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	4a58      	ldr	r2, [pc, #352]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80037a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0308 	and.w	r3, r3, #8
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037b0:	4b53      	ldr	r3, [pc, #332]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	4a52      	ldr	r2, [pc, #328]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80037ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037bc:	4b50      	ldr	r3, [pc, #320]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	494d      	ldr	r1, [pc, #308]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d044      	beq.n	8003864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d107      	bne.n	80037f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e2:	4b47      	ldr	r3, [pc, #284]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d119      	bne.n	8003822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e07f      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d003      	beq.n	8003802 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037fe:	2b03      	cmp	r3, #3
 8003800:	d107      	bne.n	8003812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003802:	4b3f      	ldr	r3, [pc, #252]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d109      	bne.n	8003822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e06f      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003812:	4b3b      	ldr	r3, [pc, #236]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e067      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003822:	4b37      	ldr	r3, [pc, #220]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f023 0203 	bic.w	r2, r3, #3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	4934      	ldr	r1, [pc, #208]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003830:	4313      	orrs	r3, r2
 8003832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003834:	f7fe fdde 	bl	80023f4 <HAL_GetTick>
 8003838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800383a:	e00a      	b.n	8003852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800383c:	f7fe fdda 	bl	80023f4 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	f241 3288 	movw	r2, #5000	; 0x1388
 800384a:	4293      	cmp	r3, r2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e04f      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003852:	4b2b      	ldr	r3, [pc, #172]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 020c 	and.w	r2, r3, #12
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	429a      	cmp	r2, r3
 8003862:	d1eb      	bne.n	800383c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003864:	4b25      	ldr	r3, [pc, #148]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0307 	and.w	r3, r3, #7
 800386c:	683a      	ldr	r2, [r7, #0]
 800386e:	429a      	cmp	r2, r3
 8003870:	d20c      	bcs.n	800388c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003872:	4b22      	ldr	r3, [pc, #136]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 8003874:	683a      	ldr	r2, [r7, #0]
 8003876:	b2d2      	uxtb	r2, r2
 8003878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800387a:	4b20      	ldr	r3, [pc, #128]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0307 	and.w	r3, r3, #7
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	429a      	cmp	r2, r3
 8003886:	d001      	beq.n	800388c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e032      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0304 	and.w	r3, r3, #4
 8003894:	2b00      	cmp	r3, #0
 8003896:	d008      	beq.n	80038aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003898:	4b19      	ldr	r3, [pc, #100]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	4916      	ldr	r1, [pc, #88]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d009      	beq.n	80038ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038b6:	4b12      	ldr	r3, [pc, #72]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	490e      	ldr	r1, [pc, #56]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038ca:	f000 f821 	bl	8003910 <HAL_RCC_GetSysClockFreq>
 80038ce:	4602      	mov	r2, r0
 80038d0:	4b0b      	ldr	r3, [pc, #44]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	091b      	lsrs	r3, r3, #4
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	490a      	ldr	r1, [pc, #40]	; (8003904 <HAL_RCC_ClockConfig+0x1c0>)
 80038dc:	5ccb      	ldrb	r3, [r1, r3]
 80038de:	fa22 f303 	lsr.w	r3, r2, r3
 80038e2:	4a09      	ldr	r2, [pc, #36]	; (8003908 <HAL_RCC_ClockConfig+0x1c4>)
 80038e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038e6:	4b09      	ldr	r3, [pc, #36]	; (800390c <HAL_RCC_ClockConfig+0x1c8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fe fd3e 	bl	800236c <HAL_InitTick>

  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	40023c00 	.word	0x40023c00
 8003900:	40023800 	.word	0x40023800
 8003904:	08009e90 	.word	0x08009e90
 8003908:	20000020 	.word	0x20000020
 800390c:	20000024 	.word	0x20000024

08003910 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003910:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003914:	b084      	sub	sp, #16
 8003916:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003918:	2300      	movs	r3, #0
 800391a:	607b      	str	r3, [r7, #4]
 800391c:	2300      	movs	r3, #0
 800391e:	60fb      	str	r3, [r7, #12]
 8003920:	2300      	movs	r3, #0
 8003922:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003924:	2300      	movs	r3, #0
 8003926:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003928:	4b67      	ldr	r3, [pc, #412]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 030c 	and.w	r3, r3, #12
 8003930:	2b08      	cmp	r3, #8
 8003932:	d00d      	beq.n	8003950 <HAL_RCC_GetSysClockFreq+0x40>
 8003934:	2b08      	cmp	r3, #8
 8003936:	f200 80bd 	bhi.w	8003ab4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800393a:	2b00      	cmp	r3, #0
 800393c:	d002      	beq.n	8003944 <HAL_RCC_GetSysClockFreq+0x34>
 800393e:	2b04      	cmp	r3, #4
 8003940:	d003      	beq.n	800394a <HAL_RCC_GetSysClockFreq+0x3a>
 8003942:	e0b7      	b.n	8003ab4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003944:	4b61      	ldr	r3, [pc, #388]	; (8003acc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003946:	60bb      	str	r3, [r7, #8]
       break;
 8003948:	e0b7      	b.n	8003aba <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800394a:	4b61      	ldr	r3, [pc, #388]	; (8003ad0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800394c:	60bb      	str	r3, [r7, #8]
      break;
 800394e:	e0b4      	b.n	8003aba <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003950:	4b5d      	ldr	r3, [pc, #372]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003958:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800395a:	4b5b      	ldr	r3, [pc, #364]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d04d      	beq.n	8003a02 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003966:	4b58      	ldr	r3, [pc, #352]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	099b      	lsrs	r3, r3, #6
 800396c:	461a      	mov	r2, r3
 800396e:	f04f 0300 	mov.w	r3, #0
 8003972:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003976:	f04f 0100 	mov.w	r1, #0
 800397a:	ea02 0800 	and.w	r8, r2, r0
 800397e:	ea03 0901 	and.w	r9, r3, r1
 8003982:	4640      	mov	r0, r8
 8003984:	4649      	mov	r1, r9
 8003986:	f04f 0200 	mov.w	r2, #0
 800398a:	f04f 0300 	mov.w	r3, #0
 800398e:	014b      	lsls	r3, r1, #5
 8003990:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003994:	0142      	lsls	r2, r0, #5
 8003996:	4610      	mov	r0, r2
 8003998:	4619      	mov	r1, r3
 800399a:	ebb0 0008 	subs.w	r0, r0, r8
 800399e:	eb61 0109 	sbc.w	r1, r1, r9
 80039a2:	f04f 0200 	mov.w	r2, #0
 80039a6:	f04f 0300 	mov.w	r3, #0
 80039aa:	018b      	lsls	r3, r1, #6
 80039ac:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80039b0:	0182      	lsls	r2, r0, #6
 80039b2:	1a12      	subs	r2, r2, r0
 80039b4:	eb63 0301 	sbc.w	r3, r3, r1
 80039b8:	f04f 0000 	mov.w	r0, #0
 80039bc:	f04f 0100 	mov.w	r1, #0
 80039c0:	00d9      	lsls	r1, r3, #3
 80039c2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80039c6:	00d0      	lsls	r0, r2, #3
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	eb12 0208 	adds.w	r2, r2, r8
 80039d0:	eb43 0309 	adc.w	r3, r3, r9
 80039d4:	f04f 0000 	mov.w	r0, #0
 80039d8:	f04f 0100 	mov.w	r1, #0
 80039dc:	0259      	lsls	r1, r3, #9
 80039de:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80039e2:	0250      	lsls	r0, r2, #9
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	4610      	mov	r0, r2
 80039ea:	4619      	mov	r1, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	461a      	mov	r2, r3
 80039f0:	f04f 0300 	mov.w	r3, #0
 80039f4:	f7fd f960 	bl	8000cb8 <__aeabi_uldivmod>
 80039f8:	4602      	mov	r2, r0
 80039fa:	460b      	mov	r3, r1
 80039fc:	4613      	mov	r3, r2
 80039fe:	60fb      	str	r3, [r7, #12]
 8003a00:	e04a      	b.n	8003a98 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a02:	4b31      	ldr	r3, [pc, #196]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	099b      	lsrs	r3, r3, #6
 8003a08:	461a      	mov	r2, r3
 8003a0a:	f04f 0300 	mov.w	r3, #0
 8003a0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003a12:	f04f 0100 	mov.w	r1, #0
 8003a16:	ea02 0400 	and.w	r4, r2, r0
 8003a1a:	ea03 0501 	and.w	r5, r3, r1
 8003a1e:	4620      	mov	r0, r4
 8003a20:	4629      	mov	r1, r5
 8003a22:	f04f 0200 	mov.w	r2, #0
 8003a26:	f04f 0300 	mov.w	r3, #0
 8003a2a:	014b      	lsls	r3, r1, #5
 8003a2c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003a30:	0142      	lsls	r2, r0, #5
 8003a32:	4610      	mov	r0, r2
 8003a34:	4619      	mov	r1, r3
 8003a36:	1b00      	subs	r0, r0, r4
 8003a38:	eb61 0105 	sbc.w	r1, r1, r5
 8003a3c:	f04f 0200 	mov.w	r2, #0
 8003a40:	f04f 0300 	mov.w	r3, #0
 8003a44:	018b      	lsls	r3, r1, #6
 8003a46:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003a4a:	0182      	lsls	r2, r0, #6
 8003a4c:	1a12      	subs	r2, r2, r0
 8003a4e:	eb63 0301 	sbc.w	r3, r3, r1
 8003a52:	f04f 0000 	mov.w	r0, #0
 8003a56:	f04f 0100 	mov.w	r1, #0
 8003a5a:	00d9      	lsls	r1, r3, #3
 8003a5c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a60:	00d0      	lsls	r0, r2, #3
 8003a62:	4602      	mov	r2, r0
 8003a64:	460b      	mov	r3, r1
 8003a66:	1912      	adds	r2, r2, r4
 8003a68:	eb45 0303 	adc.w	r3, r5, r3
 8003a6c:	f04f 0000 	mov.w	r0, #0
 8003a70:	f04f 0100 	mov.w	r1, #0
 8003a74:	0299      	lsls	r1, r3, #10
 8003a76:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003a7a:	0290      	lsls	r0, r2, #10
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	460b      	mov	r3, r1
 8003a80:	4610      	mov	r0, r2
 8003a82:	4619      	mov	r1, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	461a      	mov	r2, r3
 8003a88:	f04f 0300 	mov.w	r3, #0
 8003a8c:	f7fd f914 	bl	8000cb8 <__aeabi_uldivmod>
 8003a90:	4602      	mov	r2, r0
 8003a92:	460b      	mov	r3, r1
 8003a94:	4613      	mov	r3, r2
 8003a96:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a98:	4b0b      	ldr	r3, [pc, #44]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	0c1b      	lsrs	r3, r3, #16
 8003a9e:	f003 0303 	and.w	r3, r3, #3
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab0:	60bb      	str	r3, [r7, #8]
      break;
 8003ab2:	e002      	b.n	8003aba <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ab4:	4b05      	ldr	r3, [pc, #20]	; (8003acc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003ab6:	60bb      	str	r3, [r7, #8]
      break;
 8003ab8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003aba:	68bb      	ldr	r3, [r7, #8]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003ac6:	bf00      	nop
 8003ac8:	40023800 	.word	0x40023800
 8003acc:	00f42400 	.word	0x00f42400
 8003ad0:	007a1200 	.word	0x007a1200

08003ad4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ad8:	4b03      	ldr	r3, [pc, #12]	; (8003ae8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ada:	681b      	ldr	r3, [r3, #0]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	20000020 	.word	0x20000020

08003aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003af0:	f7ff fff0 	bl	8003ad4 <HAL_RCC_GetHCLKFreq>
 8003af4:	4602      	mov	r2, r0
 8003af6:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	0a9b      	lsrs	r3, r3, #10
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	4903      	ldr	r1, [pc, #12]	; (8003b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b02:	5ccb      	ldrb	r3, [r1, r3]
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40023800 	.word	0x40023800
 8003b10:	08009ea0 	.word	0x08009ea0

08003b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b18:	f7ff ffdc 	bl	8003ad4 <HAL_RCC_GetHCLKFreq>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	4b05      	ldr	r3, [pc, #20]	; (8003b34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	0b5b      	lsrs	r3, r3, #13
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	4903      	ldr	r1, [pc, #12]	; (8003b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b2a:	5ccb      	ldrb	r3, [r1, r3]
 8003b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40023800 	.word	0x40023800
 8003b38:	08009ea0 	.word	0x08009ea0

08003b3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d101      	bne.n	8003b4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e03f      	b.n	8003bce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d106      	bne.n	8003b68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7fe fa14 	bl	8001f90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2224      	movs	r2, #36	; 0x24
 8003b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68da      	ldr	r2, [r3, #12]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 fddb 	bl	800473c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	691a      	ldr	r2, [r3, #16]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695a      	ldr	r2, [r3, #20]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ba4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68da      	ldr	r2, [r3, #12]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003bb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2220      	movs	r2, #32
 8003bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3708      	adds	r7, #8
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b08a      	sub	sp, #40	; 0x28
 8003bda:	af02      	add	r7, sp, #8
 8003bdc:	60f8      	str	r0, [r7, #12]
 8003bde:	60b9      	str	r1, [r7, #8]
 8003be0:	603b      	str	r3, [r7, #0]
 8003be2:	4613      	mov	r3, r2
 8003be4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003be6:	2300      	movs	r3, #0
 8003be8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b20      	cmp	r3, #32
 8003bf4:	d17c      	bne.n	8003cf0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d002      	beq.n	8003c02 <HAL_UART_Transmit+0x2c>
 8003bfc:	88fb      	ldrh	r3, [r7, #6]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e075      	b.n	8003cf2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d101      	bne.n	8003c14 <HAL_UART_Transmit+0x3e>
 8003c10:	2302      	movs	r3, #2
 8003c12:	e06e      	b.n	8003cf2 <HAL_UART_Transmit+0x11c>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2221      	movs	r2, #33	; 0x21
 8003c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c2a:	f7fe fbe3 	bl	80023f4 <HAL_GetTick>
 8003c2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	88fa      	ldrh	r2, [r7, #6]
 8003c34:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	88fa      	ldrh	r2, [r7, #6]
 8003c3a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c44:	d108      	bne.n	8003c58 <HAL_UART_Transmit+0x82>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d104      	bne.n	8003c58 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	61bb      	str	r3, [r7, #24]
 8003c56:	e003      	b.n	8003c60 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003c68:	e02a      	b.n	8003cc0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2200      	movs	r2, #0
 8003c72:	2180      	movs	r1, #128	; 0x80
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f000 fb1f 	bl	80042b8 <UART_WaitOnFlagUntilTimeout>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e036      	b.n	8003cf2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10b      	bne.n	8003ca2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	881b      	ldrh	r3, [r3, #0]
 8003c8e:	461a      	mov	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c98:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	3302      	adds	r3, #2
 8003c9e:	61bb      	str	r3, [r7, #24]
 8003ca0:	e007      	b.n	8003cb2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	781a      	ldrb	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	3301      	adds	r3, #1
 8003cb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1cf      	bne.n	8003c6a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	2140      	movs	r1, #64	; 0x40
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 faef 	bl	80042b8 <UART_WaitOnFlagUntilTimeout>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e006      	b.n	8003cf2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	e000      	b.n	8003cf2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003cf0:	2302      	movs	r3, #2
  }
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3720      	adds	r7, #32
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}

08003cfa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cfa:	b580      	push	{r7, lr}
 8003cfc:	b084      	sub	sp, #16
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	60f8      	str	r0, [r7, #12]
 8003d02:	60b9      	str	r1, [r7, #8]
 8003d04:	4613      	mov	r3, r2
 8003d06:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d11d      	bne.n	8003d50 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <HAL_UART_Receive_IT+0x26>
 8003d1a:	88fb      	ldrh	r3, [r7, #6]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d101      	bne.n	8003d24 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e016      	b.n	8003d52 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d101      	bne.n	8003d32 <HAL_UART_Receive_IT+0x38>
 8003d2e:	2302      	movs	r3, #2
 8003d30:	e00f      	b.n	8003d52 <HAL_UART_Receive_IT+0x58>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003d40:	88fb      	ldrh	r3, [r7, #6]
 8003d42:	461a      	mov	r2, r3
 8003d44:	68b9      	ldr	r1, [r7, #8]
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 fb24 	bl	8004394 <UART_Start_Receive_IT>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	e000      	b.n	8003d52 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003d50:	2302      	movs	r3, #2
  }
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
	...

08003d5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b0ba      	sub	sp, #232	; 0xe8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	695b      	ldr	r3, [r3, #20]
 8003d7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d92:	f003 030f 	and.w	r3, r3, #15
 8003d96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003d9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10f      	bne.n	8003dc2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003da6:	f003 0320 	and.w	r3, r3, #32
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d009      	beq.n	8003dc2 <HAL_UART_IRQHandler+0x66>
 8003dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003db2:	f003 0320 	and.w	r3, r3, #32
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d003      	beq.n	8003dc2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 fc03 	bl	80045c6 <UART_Receive_IT>
      return;
 8003dc0:	e256      	b.n	8004270 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003dc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f000 80de 	beq.w	8003f88 <HAL_UART_IRQHandler+0x22c>
 8003dcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d106      	bne.n	8003de6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ddc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 80d1 	beq.w	8003f88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00b      	beq.n	8003e0a <HAL_UART_IRQHandler+0xae>
 8003df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d005      	beq.n	8003e0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e02:	f043 0201 	orr.w	r2, r3, #1
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e0e:	f003 0304 	and.w	r3, r3, #4
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00b      	beq.n	8003e2e <HAL_UART_IRQHandler+0xd2>
 8003e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d005      	beq.n	8003e2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	f043 0202 	orr.w	r2, r3, #2
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00b      	beq.n	8003e52 <HAL_UART_IRQHandler+0xf6>
 8003e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d005      	beq.n	8003e52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4a:	f043 0204 	orr.w	r2, r3, #4
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d011      	beq.n	8003e82 <HAL_UART_IRQHandler+0x126>
 8003e5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e62:	f003 0320 	and.w	r3, r3, #32
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d105      	bne.n	8003e76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d005      	beq.n	8003e82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	f043 0208 	orr.w	r2, r3, #8
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	f000 81ed 	beq.w	8004266 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e90:	f003 0320 	and.w	r3, r3, #32
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d008      	beq.n	8003eaa <HAL_UART_IRQHandler+0x14e>
 8003e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e9c:	f003 0320 	and.w	r3, r3, #32
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d002      	beq.n	8003eaa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 fb8e 	bl	80045c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb4:	2b40      	cmp	r3, #64	; 0x40
 8003eb6:	bf0c      	ite	eq
 8003eb8:	2301      	moveq	r3, #1
 8003eba:	2300      	movne	r3, #0
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec6:	f003 0308 	and.w	r3, r3, #8
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d103      	bne.n	8003ed6 <HAL_UART_IRQHandler+0x17a>
 8003ece:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d04f      	beq.n	8003f76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 fa96 	bl	8004408 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee6:	2b40      	cmp	r3, #64	; 0x40
 8003ee8:	d141      	bne.n	8003f6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	3314      	adds	r3, #20
 8003ef0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ef8:	e853 3f00 	ldrex	r3, [r3]
 8003efc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003f00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	3314      	adds	r3, #20
 8003f12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003f16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003f1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003f22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003f26:	e841 2300 	strex	r3, r2, [r1]
 8003f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003f2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1d9      	bne.n	8003eea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d013      	beq.n	8003f66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f42:	4a7d      	ldr	r2, [pc, #500]	; (8004138 <HAL_UART_IRQHandler+0x3dc>)
 8003f44:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fe ffc1 	bl	8002ed2 <HAL_DMA_Abort_IT>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d016      	beq.n	8003f84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f60:	4610      	mov	r0, r2
 8003f62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f64:	e00e      	b.n	8003f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f990 	bl	800428c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f6c:	e00a      	b.n	8003f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f98c 	bl	800428c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f74:	e006      	b.n	8003f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f988 	bl	800428c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003f82:	e170      	b.n	8004266 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f84:	bf00      	nop
    return;
 8003f86:	e16e      	b.n	8004266 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	f040 814a 	bne.w	8004226 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f96:	f003 0310 	and.w	r3, r3, #16
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	f000 8143 	beq.w	8004226 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fa4:	f003 0310 	and.w	r3, r3, #16
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 813c 	beq.w	8004226 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fae:	2300      	movs	r3, #0
 8003fb0:	60bb      	str	r3, [r7, #8]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	60bb      	str	r3, [r7, #8]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	60bb      	str	r3, [r7, #8]
 8003fc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fce:	2b40      	cmp	r3, #64	; 0x40
 8003fd0:	f040 80b4 	bne.w	800413c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003fe0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 8140 	beq.w	800426a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003fee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	f080 8139 	bcs.w	800426a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003ffe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004004:	69db      	ldr	r3, [r3, #28]
 8004006:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800400a:	f000 8088 	beq.w	800411e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	330c      	adds	r3, #12
 8004014:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004018:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800401c:	e853 3f00 	ldrex	r3, [r3]
 8004020:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004024:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004028:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800402c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	330c      	adds	r3, #12
 8004036:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800403a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800403e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004042:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004046:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800404a:	e841 2300 	strex	r3, r2, [r1]
 800404e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004052:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1d9      	bne.n	800400e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	3314      	adds	r3, #20
 8004060:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004062:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004064:	e853 3f00 	ldrex	r3, [r3]
 8004068:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800406a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800406c:	f023 0301 	bic.w	r3, r3, #1
 8004070:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3314      	adds	r3, #20
 800407a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800407e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004082:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004084:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004086:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800408a:	e841 2300 	strex	r3, r2, [r1]
 800408e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004090:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1e1      	bne.n	800405a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	3314      	adds	r3, #20
 800409c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800409e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040a0:	e853 3f00 	ldrex	r3, [r3]
 80040a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80040a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	3314      	adds	r3, #20
 80040b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80040ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80040bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80040c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80040c2:	e841 2300 	strex	r3, r2, [r1]
 80040c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80040c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1e3      	bne.n	8004096 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2220      	movs	r2, #32
 80040d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	330c      	adds	r3, #12
 80040e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040e6:	e853 3f00 	ldrex	r3, [r3]
 80040ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80040ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040ee:	f023 0310 	bic.w	r3, r3, #16
 80040f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	330c      	adds	r3, #12
 80040fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004100:	65ba      	str	r2, [r7, #88]	; 0x58
 8004102:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004104:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004106:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004108:	e841 2300 	strex	r3, r2, [r1]
 800410c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800410e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1e3      	bne.n	80040dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004118:	4618      	mov	r0, r3
 800411a:	f7fe fe6a 	bl	8002df2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004126:	b29b      	uxth	r3, r3
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	b29b      	uxth	r3, r3
 800412c:	4619      	mov	r1, r3
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f8b6 	bl	80042a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004134:	e099      	b.n	800426a <HAL_UART_IRQHandler+0x50e>
 8004136:	bf00      	nop
 8004138:	080044cf 	.word	0x080044cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004144:	b29b      	uxth	r3, r3
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004150:	b29b      	uxth	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	f000 808b 	beq.w	800426e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004158:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 8086 	beq.w	800426e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	330c      	adds	r3, #12
 8004168:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800416c:	e853 3f00 	ldrex	r3, [r3]
 8004170:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004174:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004178:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	330c      	adds	r3, #12
 8004182:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004186:	647a      	str	r2, [r7, #68]	; 0x44
 8004188:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800418c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800418e:	e841 2300 	strex	r3, r2, [r1]
 8004192:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004194:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1e3      	bne.n	8004162 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	3314      	adds	r3, #20
 80041a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a4:	e853 3f00 	ldrex	r3, [r3]
 80041a8:	623b      	str	r3, [r7, #32]
   return(result);
 80041aa:	6a3b      	ldr	r3, [r7, #32]
 80041ac:	f023 0301 	bic.w	r3, r3, #1
 80041b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3314      	adds	r3, #20
 80041ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80041be:	633a      	str	r2, [r7, #48]	; 0x30
 80041c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041c6:	e841 2300 	strex	r3, r2, [r1]
 80041ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80041cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1e3      	bne.n	800419a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2220      	movs	r2, #32
 80041d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	330c      	adds	r3, #12
 80041e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	e853 3f00 	ldrex	r3, [r3]
 80041ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f023 0310 	bic.w	r3, r3, #16
 80041f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	330c      	adds	r3, #12
 8004200:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004204:	61fa      	str	r2, [r7, #28]
 8004206:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004208:	69b9      	ldr	r1, [r7, #24]
 800420a:	69fa      	ldr	r2, [r7, #28]
 800420c:	e841 2300 	strex	r3, r2, [r1]
 8004210:	617b      	str	r3, [r7, #20]
   return(result);
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d1e3      	bne.n	80041e0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004218:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800421c:	4619      	mov	r1, r3
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f83e 	bl	80042a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004224:	e023      	b.n	800426e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800422a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800422e:	2b00      	cmp	r3, #0
 8004230:	d009      	beq.n	8004246 <HAL_UART_IRQHandler+0x4ea>
 8004232:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f959 	bl	80044f6 <UART_Transmit_IT>
    return;
 8004244:	e014      	b.n	8004270 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800424a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00e      	beq.n	8004270 <HAL_UART_IRQHandler+0x514>
 8004252:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800425a:	2b00      	cmp	r3, #0
 800425c:	d008      	beq.n	8004270 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f999 	bl	8004596 <UART_EndTransmit_IT>
    return;
 8004264:	e004      	b.n	8004270 <HAL_UART_IRQHandler+0x514>
    return;
 8004266:	bf00      	nop
 8004268:	e002      	b.n	8004270 <HAL_UART_IRQHandler+0x514>
      return;
 800426a:	bf00      	nop
 800426c:	e000      	b.n	8004270 <HAL_UART_IRQHandler+0x514>
      return;
 800426e:	bf00      	nop
  }
}
 8004270:	37e8      	adds	r7, #232	; 0xe8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop

08004278 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b090      	sub	sp, #64	; 0x40
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	603b      	str	r3, [r7, #0]
 80042c4:	4613      	mov	r3, r2
 80042c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042c8:	e050      	b.n	800436c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d0:	d04c      	beq.n	800436c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80042d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d007      	beq.n	80042e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80042d8:	f7fe f88c 	bl	80023f4 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d241      	bcs.n	800436c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	330c      	adds	r3, #12
 80042ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f2:	e853 3f00 	ldrex	r3, [r3]
 80042f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80042fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	330c      	adds	r3, #12
 8004306:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004308:	637a      	str	r2, [r7, #52]	; 0x34
 800430a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800430e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004310:	e841 2300 	strex	r3, r2, [r1]
 8004314:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1e5      	bne.n	80042e8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	3314      	adds	r3, #20
 8004322:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	e853 3f00 	ldrex	r3, [r3]
 800432a:	613b      	str	r3, [r7, #16]
   return(result);
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f023 0301 	bic.w	r3, r3, #1
 8004332:	63bb      	str	r3, [r7, #56]	; 0x38
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3314      	adds	r3, #20
 800433a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800433c:	623a      	str	r2, [r7, #32]
 800433e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004340:	69f9      	ldr	r1, [r7, #28]
 8004342:	6a3a      	ldr	r2, [r7, #32]
 8004344:	e841 2300 	strex	r3, r2, [r1]
 8004348:	61bb      	str	r3, [r7, #24]
   return(result);
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1e5      	bne.n	800431c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2220      	movs	r2, #32
 8004354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2220      	movs	r2, #32
 800435c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e00f      	b.n	800438c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	4013      	ands	r3, r2
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	429a      	cmp	r2, r3
 800437a:	bf0c      	ite	eq
 800437c:	2301      	moveq	r3, #1
 800437e:	2300      	movne	r3, #0
 8004380:	b2db      	uxtb	r3, r3
 8004382:	461a      	mov	r2, r3
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	429a      	cmp	r2, r3
 8004388:	d09f      	beq.n	80042ca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	3740      	adds	r7, #64	; 0x40
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004394:	b480      	push	{r7}
 8004396:	b085      	sub	sp, #20
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	4613      	mov	r3, r2
 80043a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	68ba      	ldr	r2, [r7, #8]
 80043a6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	88fa      	ldrh	r2, [r7, #6]
 80043ac:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	88fa      	ldrh	r2, [r7, #6]
 80043b2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2222      	movs	r2, #34	; 0x22
 80043be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68da      	ldr	r2, [r3, #12]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043d8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	695a      	ldr	r2, [r3, #20]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f042 0201 	orr.w	r2, r2, #1
 80043e8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	68da      	ldr	r2, [r3, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f042 0220 	orr.w	r2, r2, #32
 80043f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004408:	b480      	push	{r7}
 800440a:	b095      	sub	sp, #84	; 0x54
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	330c      	adds	r3, #12
 8004416:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800441a:	e853 3f00 	ldrex	r3, [r3]
 800441e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004422:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004426:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	330c      	adds	r3, #12
 800442e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004430:	643a      	str	r2, [r7, #64]	; 0x40
 8004432:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004434:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004436:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004438:	e841 2300 	strex	r3, r2, [r1]
 800443c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800443e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1e5      	bne.n	8004410 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	3314      	adds	r3, #20
 800444a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444c:	6a3b      	ldr	r3, [r7, #32]
 800444e:	e853 3f00 	ldrex	r3, [r3]
 8004452:	61fb      	str	r3, [r7, #28]
   return(result);
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	f023 0301 	bic.w	r3, r3, #1
 800445a:	64bb      	str	r3, [r7, #72]	; 0x48
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	3314      	adds	r3, #20
 8004462:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004464:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004466:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004468:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800446a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800446c:	e841 2300 	strex	r3, r2, [r1]
 8004470:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1e5      	bne.n	8004444 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447c:	2b01      	cmp	r3, #1
 800447e:	d119      	bne.n	80044b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	330c      	adds	r3, #12
 8004486:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	e853 3f00 	ldrex	r3, [r3]
 800448e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	f023 0310 	bic.w	r3, r3, #16
 8004496:	647b      	str	r3, [r7, #68]	; 0x44
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	330c      	adds	r3, #12
 800449e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044a0:	61ba      	str	r2, [r7, #24]
 80044a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a4:	6979      	ldr	r1, [r7, #20]
 80044a6:	69ba      	ldr	r2, [r7, #24]
 80044a8:	e841 2300 	strex	r3, r2, [r1]
 80044ac:	613b      	str	r3, [r7, #16]
   return(result);
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1e5      	bne.n	8004480 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2220      	movs	r2, #32
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80044c2:	bf00      	nop
 80044c4:	3754      	adds	r7, #84	; 0x54
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b084      	sub	sp, #16
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f7ff fecf 	bl	800428c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044ee:	bf00      	nop
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b085      	sub	sp, #20
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b21      	cmp	r3, #33	; 0x21
 8004508:	d13e      	bne.n	8004588 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004512:	d114      	bne.n	800453e <UART_Transmit_IT+0x48>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d110      	bne.n	800453e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a1b      	ldr	r3, [r3, #32]
 8004520:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	881b      	ldrh	r3, [r3, #0]
 8004526:	461a      	mov	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004530:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	1c9a      	adds	r2, r3, #2
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	621a      	str	r2, [r3, #32]
 800453c:	e008      	b.n	8004550 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	1c59      	adds	r1, r3, #1
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	6211      	str	r1, [r2, #32]
 8004548:	781a      	ldrb	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004554:	b29b      	uxth	r3, r3
 8004556:	3b01      	subs	r3, #1
 8004558:	b29b      	uxth	r3, r3
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	4619      	mov	r1, r3
 800455e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10f      	bne.n	8004584 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68da      	ldr	r2, [r3, #12]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004572:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68da      	ldr	r2, [r3, #12]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004582:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004584:	2300      	movs	r3, #0
 8004586:	e000      	b.n	800458a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004588:	2302      	movs	r3, #2
  }
}
 800458a:	4618      	mov	r0, r3
 800458c:	3714      	adds	r7, #20
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr

08004596 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b082      	sub	sp, #8
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68da      	ldr	r2, [r3, #12]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2220      	movs	r2, #32
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f7ff fe5e 	bl	8004278 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3708      	adds	r7, #8
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b08c      	sub	sp, #48	; 0x30
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b22      	cmp	r3, #34	; 0x22
 80045d8:	f040 80ab 	bne.w	8004732 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045e4:	d117      	bne.n	8004616 <UART_Receive_IT+0x50>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d113      	bne.n	8004616 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80045ee:	2300      	movs	r3, #0
 80045f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	b29b      	uxth	r3, r3
 8004600:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004604:	b29a      	uxth	r2, r3
 8004606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004608:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460e:	1c9a      	adds	r2, r3, #2
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	629a      	str	r2, [r3, #40]	; 0x28
 8004614:	e026      	b.n	8004664 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800461a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800461c:	2300      	movs	r3, #0
 800461e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004628:	d007      	beq.n	800463a <UART_Receive_IT+0x74>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d10a      	bne.n	8004648 <UART_Receive_IT+0x82>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d106      	bne.n	8004648 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	b2da      	uxtb	r2, r3
 8004642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004644:	701a      	strb	r2, [r3, #0]
 8004646:	e008      	b.n	800465a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	b2db      	uxtb	r3, r3
 8004650:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004654:	b2da      	uxtb	r2, r3
 8004656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004658:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800465e:	1c5a      	adds	r2, r3, #1
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004668:	b29b      	uxth	r3, r3
 800466a:	3b01      	subs	r3, #1
 800466c:	b29b      	uxth	r3, r3
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	4619      	mov	r1, r3
 8004672:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004674:	2b00      	cmp	r3, #0
 8004676:	d15a      	bne.n	800472e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68da      	ldr	r2, [r3, #12]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 0220 	bic.w	r2, r2, #32
 8004686:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68da      	ldr	r2, [r3, #12]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004696:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	695a      	ldr	r2, [r3, #20]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0201 	bic.w	r2, r2, #1
 80046a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2220      	movs	r2, #32
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d135      	bne.n	8004724 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	330c      	adds	r3, #12
 80046c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	e853 3f00 	ldrex	r3, [r3]
 80046cc:	613b      	str	r3, [r7, #16]
   return(result);
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	f023 0310 	bic.w	r3, r3, #16
 80046d4:	627b      	str	r3, [r7, #36]	; 0x24
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	330c      	adds	r3, #12
 80046dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046de:	623a      	str	r2, [r7, #32]
 80046e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e2:	69f9      	ldr	r1, [r7, #28]
 80046e4:	6a3a      	ldr	r2, [r7, #32]
 80046e6:	e841 2300 	strex	r3, r2, [r1]
 80046ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1e5      	bne.n	80046be <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0310 	and.w	r3, r3, #16
 80046fc:	2b10      	cmp	r3, #16
 80046fe:	d10a      	bne.n	8004716 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004700:	2300      	movs	r3, #0
 8004702:	60fb      	str	r3, [r7, #12]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	60fb      	str	r3, [r7, #12]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	60fb      	str	r3, [r7, #12]
 8004714:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800471a:	4619      	mov	r1, r3
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f7ff fdbf 	bl	80042a0 <HAL_UARTEx_RxEventCallback>
 8004722:	e002      	b.n	800472a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f7fc fca1 	bl	800106c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800472a:	2300      	movs	r3, #0
 800472c:	e002      	b.n	8004734 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	e000      	b.n	8004734 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004732:	2302      	movs	r3, #2
  }
}
 8004734:	4618      	mov	r0, r3
 8004736:	3730      	adds	r7, #48	; 0x30
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800473c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004740:	b09f      	sub	sp, #124	; 0x7c
 8004742:	af00      	add	r7, sp, #0
 8004744:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004750:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004752:	68d9      	ldr	r1, [r3, #12]
 8004754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	ea40 0301 	orr.w	r3, r0, r1
 800475c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800475e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	431a      	orrs	r2, r3
 8004768:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	431a      	orrs	r2, r3
 800476e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004770:	69db      	ldr	r3, [r3, #28]
 8004772:	4313      	orrs	r3, r2
 8004774:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004776:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004780:	f021 010c 	bic.w	r1, r1, #12
 8004784:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800478a:	430b      	orrs	r3, r1
 800478c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800478e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	695b      	ldr	r3, [r3, #20]
 8004794:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800479a:	6999      	ldr	r1, [r3, #24]
 800479c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	ea40 0301 	orr.w	r3, r0, r1
 80047a4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	4bc5      	ldr	r3, [pc, #788]	; (8004ac0 <UART_SetConfig+0x384>)
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d004      	beq.n	80047ba <UART_SetConfig+0x7e>
 80047b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	4bc3      	ldr	r3, [pc, #780]	; (8004ac4 <UART_SetConfig+0x388>)
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d103      	bne.n	80047c2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047ba:	f7ff f9ab 	bl	8003b14 <HAL_RCC_GetPCLK2Freq>
 80047be:	6778      	str	r0, [r7, #116]	; 0x74
 80047c0:	e002      	b.n	80047c8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047c2:	f7ff f993 	bl	8003aec <HAL_RCC_GetPCLK1Freq>
 80047c6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047ca:	69db      	ldr	r3, [r3, #28]
 80047cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047d0:	f040 80b6 	bne.w	8004940 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047d6:	461c      	mov	r4, r3
 80047d8:	f04f 0500 	mov.w	r5, #0
 80047dc:	4622      	mov	r2, r4
 80047de:	462b      	mov	r3, r5
 80047e0:	1891      	adds	r1, r2, r2
 80047e2:	6439      	str	r1, [r7, #64]	; 0x40
 80047e4:	415b      	adcs	r3, r3
 80047e6:	647b      	str	r3, [r7, #68]	; 0x44
 80047e8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80047ec:	1912      	adds	r2, r2, r4
 80047ee:	eb45 0303 	adc.w	r3, r5, r3
 80047f2:	f04f 0000 	mov.w	r0, #0
 80047f6:	f04f 0100 	mov.w	r1, #0
 80047fa:	00d9      	lsls	r1, r3, #3
 80047fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004800:	00d0      	lsls	r0, r2, #3
 8004802:	4602      	mov	r2, r0
 8004804:	460b      	mov	r3, r1
 8004806:	1911      	adds	r1, r2, r4
 8004808:	6639      	str	r1, [r7, #96]	; 0x60
 800480a:	416b      	adcs	r3, r5
 800480c:	667b      	str	r3, [r7, #100]	; 0x64
 800480e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	461a      	mov	r2, r3
 8004814:	f04f 0300 	mov.w	r3, #0
 8004818:	1891      	adds	r1, r2, r2
 800481a:	63b9      	str	r1, [r7, #56]	; 0x38
 800481c:	415b      	adcs	r3, r3
 800481e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004820:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004824:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004828:	f7fc fa46 	bl	8000cb8 <__aeabi_uldivmod>
 800482c:	4602      	mov	r2, r0
 800482e:	460b      	mov	r3, r1
 8004830:	4ba5      	ldr	r3, [pc, #660]	; (8004ac8 <UART_SetConfig+0x38c>)
 8004832:	fba3 2302 	umull	r2, r3, r3, r2
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	011e      	lsls	r6, r3, #4
 800483a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800483c:	461c      	mov	r4, r3
 800483e:	f04f 0500 	mov.w	r5, #0
 8004842:	4622      	mov	r2, r4
 8004844:	462b      	mov	r3, r5
 8004846:	1891      	adds	r1, r2, r2
 8004848:	6339      	str	r1, [r7, #48]	; 0x30
 800484a:	415b      	adcs	r3, r3
 800484c:	637b      	str	r3, [r7, #52]	; 0x34
 800484e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004852:	1912      	adds	r2, r2, r4
 8004854:	eb45 0303 	adc.w	r3, r5, r3
 8004858:	f04f 0000 	mov.w	r0, #0
 800485c:	f04f 0100 	mov.w	r1, #0
 8004860:	00d9      	lsls	r1, r3, #3
 8004862:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004866:	00d0      	lsls	r0, r2, #3
 8004868:	4602      	mov	r2, r0
 800486a:	460b      	mov	r3, r1
 800486c:	1911      	adds	r1, r2, r4
 800486e:	65b9      	str	r1, [r7, #88]	; 0x58
 8004870:	416b      	adcs	r3, r5
 8004872:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004874:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	461a      	mov	r2, r3
 800487a:	f04f 0300 	mov.w	r3, #0
 800487e:	1891      	adds	r1, r2, r2
 8004880:	62b9      	str	r1, [r7, #40]	; 0x28
 8004882:	415b      	adcs	r3, r3
 8004884:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004886:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800488a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800488e:	f7fc fa13 	bl	8000cb8 <__aeabi_uldivmod>
 8004892:	4602      	mov	r2, r0
 8004894:	460b      	mov	r3, r1
 8004896:	4b8c      	ldr	r3, [pc, #560]	; (8004ac8 <UART_SetConfig+0x38c>)
 8004898:	fba3 1302 	umull	r1, r3, r3, r2
 800489c:	095b      	lsrs	r3, r3, #5
 800489e:	2164      	movs	r1, #100	; 0x64
 80048a0:	fb01 f303 	mul.w	r3, r1, r3
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	00db      	lsls	r3, r3, #3
 80048a8:	3332      	adds	r3, #50	; 0x32
 80048aa:	4a87      	ldr	r2, [pc, #540]	; (8004ac8 <UART_SetConfig+0x38c>)
 80048ac:	fba2 2303 	umull	r2, r3, r2, r3
 80048b0:	095b      	lsrs	r3, r3, #5
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80048b8:	441e      	add	r6, r3
 80048ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048bc:	4618      	mov	r0, r3
 80048be:	f04f 0100 	mov.w	r1, #0
 80048c2:	4602      	mov	r2, r0
 80048c4:	460b      	mov	r3, r1
 80048c6:	1894      	adds	r4, r2, r2
 80048c8:	623c      	str	r4, [r7, #32]
 80048ca:	415b      	adcs	r3, r3
 80048cc:	627b      	str	r3, [r7, #36]	; 0x24
 80048ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048d2:	1812      	adds	r2, r2, r0
 80048d4:	eb41 0303 	adc.w	r3, r1, r3
 80048d8:	f04f 0400 	mov.w	r4, #0
 80048dc:	f04f 0500 	mov.w	r5, #0
 80048e0:	00dd      	lsls	r5, r3, #3
 80048e2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80048e6:	00d4      	lsls	r4, r2, #3
 80048e8:	4622      	mov	r2, r4
 80048ea:	462b      	mov	r3, r5
 80048ec:	1814      	adds	r4, r2, r0
 80048ee:	653c      	str	r4, [r7, #80]	; 0x50
 80048f0:	414b      	adcs	r3, r1
 80048f2:	657b      	str	r3, [r7, #84]	; 0x54
 80048f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	461a      	mov	r2, r3
 80048fa:	f04f 0300 	mov.w	r3, #0
 80048fe:	1891      	adds	r1, r2, r2
 8004900:	61b9      	str	r1, [r7, #24]
 8004902:	415b      	adcs	r3, r3
 8004904:	61fb      	str	r3, [r7, #28]
 8004906:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800490a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800490e:	f7fc f9d3 	bl	8000cb8 <__aeabi_uldivmod>
 8004912:	4602      	mov	r2, r0
 8004914:	460b      	mov	r3, r1
 8004916:	4b6c      	ldr	r3, [pc, #432]	; (8004ac8 <UART_SetConfig+0x38c>)
 8004918:	fba3 1302 	umull	r1, r3, r3, r2
 800491c:	095b      	lsrs	r3, r3, #5
 800491e:	2164      	movs	r1, #100	; 0x64
 8004920:	fb01 f303 	mul.w	r3, r1, r3
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	3332      	adds	r3, #50	; 0x32
 800492a:	4a67      	ldr	r2, [pc, #412]	; (8004ac8 <UART_SetConfig+0x38c>)
 800492c:	fba2 2303 	umull	r2, r3, r2, r3
 8004930:	095b      	lsrs	r3, r3, #5
 8004932:	f003 0207 	and.w	r2, r3, #7
 8004936:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4432      	add	r2, r6
 800493c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800493e:	e0b9      	b.n	8004ab4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004940:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004942:	461c      	mov	r4, r3
 8004944:	f04f 0500 	mov.w	r5, #0
 8004948:	4622      	mov	r2, r4
 800494a:	462b      	mov	r3, r5
 800494c:	1891      	adds	r1, r2, r2
 800494e:	6139      	str	r1, [r7, #16]
 8004950:	415b      	adcs	r3, r3
 8004952:	617b      	str	r3, [r7, #20]
 8004954:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004958:	1912      	adds	r2, r2, r4
 800495a:	eb45 0303 	adc.w	r3, r5, r3
 800495e:	f04f 0000 	mov.w	r0, #0
 8004962:	f04f 0100 	mov.w	r1, #0
 8004966:	00d9      	lsls	r1, r3, #3
 8004968:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800496c:	00d0      	lsls	r0, r2, #3
 800496e:	4602      	mov	r2, r0
 8004970:	460b      	mov	r3, r1
 8004972:	eb12 0804 	adds.w	r8, r2, r4
 8004976:	eb43 0905 	adc.w	r9, r3, r5
 800497a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	4618      	mov	r0, r3
 8004980:	f04f 0100 	mov.w	r1, #0
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	f04f 0300 	mov.w	r3, #0
 800498c:	008b      	lsls	r3, r1, #2
 800498e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004992:	0082      	lsls	r2, r0, #2
 8004994:	4640      	mov	r0, r8
 8004996:	4649      	mov	r1, r9
 8004998:	f7fc f98e 	bl	8000cb8 <__aeabi_uldivmod>
 800499c:	4602      	mov	r2, r0
 800499e:	460b      	mov	r3, r1
 80049a0:	4b49      	ldr	r3, [pc, #292]	; (8004ac8 <UART_SetConfig+0x38c>)
 80049a2:	fba3 2302 	umull	r2, r3, r3, r2
 80049a6:	095b      	lsrs	r3, r3, #5
 80049a8:	011e      	lsls	r6, r3, #4
 80049aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049ac:	4618      	mov	r0, r3
 80049ae:	f04f 0100 	mov.w	r1, #0
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	1894      	adds	r4, r2, r2
 80049b8:	60bc      	str	r4, [r7, #8]
 80049ba:	415b      	adcs	r3, r3
 80049bc:	60fb      	str	r3, [r7, #12]
 80049be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049c2:	1812      	adds	r2, r2, r0
 80049c4:	eb41 0303 	adc.w	r3, r1, r3
 80049c8:	f04f 0400 	mov.w	r4, #0
 80049cc:	f04f 0500 	mov.w	r5, #0
 80049d0:	00dd      	lsls	r5, r3, #3
 80049d2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80049d6:	00d4      	lsls	r4, r2, #3
 80049d8:	4622      	mov	r2, r4
 80049da:	462b      	mov	r3, r5
 80049dc:	1814      	adds	r4, r2, r0
 80049de:	64bc      	str	r4, [r7, #72]	; 0x48
 80049e0:	414b      	adcs	r3, r1
 80049e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f04f 0100 	mov.w	r1, #0
 80049ee:	f04f 0200 	mov.w	r2, #0
 80049f2:	f04f 0300 	mov.w	r3, #0
 80049f6:	008b      	lsls	r3, r1, #2
 80049f8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80049fc:	0082      	lsls	r2, r0, #2
 80049fe:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004a02:	f7fc f959 	bl	8000cb8 <__aeabi_uldivmod>
 8004a06:	4602      	mov	r2, r0
 8004a08:	460b      	mov	r3, r1
 8004a0a:	4b2f      	ldr	r3, [pc, #188]	; (8004ac8 <UART_SetConfig+0x38c>)
 8004a0c:	fba3 1302 	umull	r1, r3, r3, r2
 8004a10:	095b      	lsrs	r3, r3, #5
 8004a12:	2164      	movs	r1, #100	; 0x64
 8004a14:	fb01 f303 	mul.w	r3, r1, r3
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	011b      	lsls	r3, r3, #4
 8004a1c:	3332      	adds	r3, #50	; 0x32
 8004a1e:	4a2a      	ldr	r2, [pc, #168]	; (8004ac8 <UART_SetConfig+0x38c>)
 8004a20:	fba2 2303 	umull	r2, r3, r2, r3
 8004a24:	095b      	lsrs	r3, r3, #5
 8004a26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a2a:	441e      	add	r6, r3
 8004a2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f04f 0100 	mov.w	r1, #0
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	1894      	adds	r4, r2, r2
 8004a3a:	603c      	str	r4, [r7, #0]
 8004a3c:	415b      	adcs	r3, r3
 8004a3e:	607b      	str	r3, [r7, #4]
 8004a40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a44:	1812      	adds	r2, r2, r0
 8004a46:	eb41 0303 	adc.w	r3, r1, r3
 8004a4a:	f04f 0400 	mov.w	r4, #0
 8004a4e:	f04f 0500 	mov.w	r5, #0
 8004a52:	00dd      	lsls	r5, r3, #3
 8004a54:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004a58:	00d4      	lsls	r4, r2, #3
 8004a5a:	4622      	mov	r2, r4
 8004a5c:	462b      	mov	r3, r5
 8004a5e:	eb12 0a00 	adds.w	sl, r2, r0
 8004a62:	eb43 0b01 	adc.w	fp, r3, r1
 8004a66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f04f 0100 	mov.w	r1, #0
 8004a70:	f04f 0200 	mov.w	r2, #0
 8004a74:	f04f 0300 	mov.w	r3, #0
 8004a78:	008b      	lsls	r3, r1, #2
 8004a7a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004a7e:	0082      	lsls	r2, r0, #2
 8004a80:	4650      	mov	r0, sl
 8004a82:	4659      	mov	r1, fp
 8004a84:	f7fc f918 	bl	8000cb8 <__aeabi_uldivmod>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4b0e      	ldr	r3, [pc, #56]	; (8004ac8 <UART_SetConfig+0x38c>)
 8004a8e:	fba3 1302 	umull	r1, r3, r3, r2
 8004a92:	095b      	lsrs	r3, r3, #5
 8004a94:	2164      	movs	r1, #100	; 0x64
 8004a96:	fb01 f303 	mul.w	r3, r1, r3
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	3332      	adds	r3, #50	; 0x32
 8004aa0:	4a09      	ldr	r2, [pc, #36]	; (8004ac8 <UART_SetConfig+0x38c>)
 8004aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa6:	095b      	lsrs	r3, r3, #5
 8004aa8:	f003 020f 	and.w	r2, r3, #15
 8004aac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4432      	add	r2, r6
 8004ab2:	609a      	str	r2, [r3, #8]
}
 8004ab4:	bf00      	nop
 8004ab6:	377c      	adds	r7, #124	; 0x7c
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004abe:	bf00      	nop
 8004ac0:	40011000 	.word	0x40011000
 8004ac4:	40011400 	.word	0x40011400
 8004ac8:	51eb851f 	.word	0x51eb851f
 8004acc:	00000000 	.word	0x00000000

08004ad0 <nan>:
 8004ad0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8004ad8 <nan+0x8>
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	00000000 	.word	0x00000000
 8004adc:	7ff80000 	.word	0x7ff80000

08004ae0 <__errno>:
 8004ae0:	4b01      	ldr	r3, [pc, #4]	; (8004ae8 <__errno+0x8>)
 8004ae2:	6818      	ldr	r0, [r3, #0]
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	2000002c 	.word	0x2000002c

08004aec <__libc_init_array>:
 8004aec:	b570      	push	{r4, r5, r6, lr}
 8004aee:	4d0d      	ldr	r5, [pc, #52]	; (8004b24 <__libc_init_array+0x38>)
 8004af0:	4c0d      	ldr	r4, [pc, #52]	; (8004b28 <__libc_init_array+0x3c>)
 8004af2:	1b64      	subs	r4, r4, r5
 8004af4:	10a4      	asrs	r4, r4, #2
 8004af6:	2600      	movs	r6, #0
 8004af8:	42a6      	cmp	r6, r4
 8004afa:	d109      	bne.n	8004b10 <__libc_init_array+0x24>
 8004afc:	4d0b      	ldr	r5, [pc, #44]	; (8004b2c <__libc_init_array+0x40>)
 8004afe:	4c0c      	ldr	r4, [pc, #48]	; (8004b30 <__libc_init_array+0x44>)
 8004b00:	f005 f884 	bl	8009c0c <_init>
 8004b04:	1b64      	subs	r4, r4, r5
 8004b06:	10a4      	asrs	r4, r4, #2
 8004b08:	2600      	movs	r6, #0
 8004b0a:	42a6      	cmp	r6, r4
 8004b0c:	d105      	bne.n	8004b1a <__libc_init_array+0x2e>
 8004b0e:	bd70      	pop	{r4, r5, r6, pc}
 8004b10:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b14:	4798      	blx	r3
 8004b16:	3601      	adds	r6, #1
 8004b18:	e7ee      	b.n	8004af8 <__libc_init_array+0xc>
 8004b1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b1e:	4798      	blx	r3
 8004b20:	3601      	adds	r6, #1
 8004b22:	e7f2      	b.n	8004b0a <__libc_init_array+0x1e>
 8004b24:	0800a37c 	.word	0x0800a37c
 8004b28:	0800a37c 	.word	0x0800a37c
 8004b2c:	0800a37c 	.word	0x0800a37c
 8004b30:	0800a380 	.word	0x0800a380

08004b34 <memset>:
 8004b34:	4402      	add	r2, r0
 8004b36:	4603      	mov	r3, r0
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d100      	bne.n	8004b3e <memset+0xa>
 8004b3c:	4770      	bx	lr
 8004b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b42:	e7f9      	b.n	8004b38 <memset+0x4>

08004b44 <__cvt>:
 8004b44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b48:	ec55 4b10 	vmov	r4, r5, d0
 8004b4c:	2d00      	cmp	r5, #0
 8004b4e:	460e      	mov	r6, r1
 8004b50:	4619      	mov	r1, r3
 8004b52:	462b      	mov	r3, r5
 8004b54:	bfbb      	ittet	lt
 8004b56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004b5a:	461d      	movlt	r5, r3
 8004b5c:	2300      	movge	r3, #0
 8004b5e:	232d      	movlt	r3, #45	; 0x2d
 8004b60:	700b      	strb	r3, [r1, #0]
 8004b62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004b68:	4691      	mov	r9, r2
 8004b6a:	f023 0820 	bic.w	r8, r3, #32
 8004b6e:	bfbc      	itt	lt
 8004b70:	4622      	movlt	r2, r4
 8004b72:	4614      	movlt	r4, r2
 8004b74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b78:	d005      	beq.n	8004b86 <__cvt+0x42>
 8004b7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004b7e:	d100      	bne.n	8004b82 <__cvt+0x3e>
 8004b80:	3601      	adds	r6, #1
 8004b82:	2102      	movs	r1, #2
 8004b84:	e000      	b.n	8004b88 <__cvt+0x44>
 8004b86:	2103      	movs	r1, #3
 8004b88:	ab03      	add	r3, sp, #12
 8004b8a:	9301      	str	r3, [sp, #4]
 8004b8c:	ab02      	add	r3, sp, #8
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	ec45 4b10 	vmov	d0, r4, r5
 8004b94:	4653      	mov	r3, sl
 8004b96:	4632      	mov	r2, r6
 8004b98:	f001 fe52 	bl	8006840 <_dtoa_r>
 8004b9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004ba0:	4607      	mov	r7, r0
 8004ba2:	d102      	bne.n	8004baa <__cvt+0x66>
 8004ba4:	f019 0f01 	tst.w	r9, #1
 8004ba8:	d022      	beq.n	8004bf0 <__cvt+0xac>
 8004baa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004bae:	eb07 0906 	add.w	r9, r7, r6
 8004bb2:	d110      	bne.n	8004bd6 <__cvt+0x92>
 8004bb4:	783b      	ldrb	r3, [r7, #0]
 8004bb6:	2b30      	cmp	r3, #48	; 0x30
 8004bb8:	d10a      	bne.n	8004bd0 <__cvt+0x8c>
 8004bba:	2200      	movs	r2, #0
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	4629      	mov	r1, r5
 8004bc2:	f7fb ff99 	bl	8000af8 <__aeabi_dcmpeq>
 8004bc6:	b918      	cbnz	r0, 8004bd0 <__cvt+0x8c>
 8004bc8:	f1c6 0601 	rsb	r6, r6, #1
 8004bcc:	f8ca 6000 	str.w	r6, [sl]
 8004bd0:	f8da 3000 	ldr.w	r3, [sl]
 8004bd4:	4499      	add	r9, r3
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	2300      	movs	r3, #0
 8004bda:	4620      	mov	r0, r4
 8004bdc:	4629      	mov	r1, r5
 8004bde:	f7fb ff8b 	bl	8000af8 <__aeabi_dcmpeq>
 8004be2:	b108      	cbz	r0, 8004be8 <__cvt+0xa4>
 8004be4:	f8cd 900c 	str.w	r9, [sp, #12]
 8004be8:	2230      	movs	r2, #48	; 0x30
 8004bea:	9b03      	ldr	r3, [sp, #12]
 8004bec:	454b      	cmp	r3, r9
 8004bee:	d307      	bcc.n	8004c00 <__cvt+0xbc>
 8004bf0:	9b03      	ldr	r3, [sp, #12]
 8004bf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004bf4:	1bdb      	subs	r3, r3, r7
 8004bf6:	4638      	mov	r0, r7
 8004bf8:	6013      	str	r3, [r2, #0]
 8004bfa:	b004      	add	sp, #16
 8004bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c00:	1c59      	adds	r1, r3, #1
 8004c02:	9103      	str	r1, [sp, #12]
 8004c04:	701a      	strb	r2, [r3, #0]
 8004c06:	e7f0      	b.n	8004bea <__cvt+0xa6>

08004c08 <__exponent>:
 8004c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2900      	cmp	r1, #0
 8004c0e:	bfb8      	it	lt
 8004c10:	4249      	neglt	r1, r1
 8004c12:	f803 2b02 	strb.w	r2, [r3], #2
 8004c16:	bfb4      	ite	lt
 8004c18:	222d      	movlt	r2, #45	; 0x2d
 8004c1a:	222b      	movge	r2, #43	; 0x2b
 8004c1c:	2909      	cmp	r1, #9
 8004c1e:	7042      	strb	r2, [r0, #1]
 8004c20:	dd2a      	ble.n	8004c78 <__exponent+0x70>
 8004c22:	f10d 0407 	add.w	r4, sp, #7
 8004c26:	46a4      	mov	ip, r4
 8004c28:	270a      	movs	r7, #10
 8004c2a:	46a6      	mov	lr, r4
 8004c2c:	460a      	mov	r2, r1
 8004c2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004c32:	fb07 1516 	mls	r5, r7, r6, r1
 8004c36:	3530      	adds	r5, #48	; 0x30
 8004c38:	2a63      	cmp	r2, #99	; 0x63
 8004c3a:	f104 34ff 	add.w	r4, r4, #4294967295
 8004c3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004c42:	4631      	mov	r1, r6
 8004c44:	dcf1      	bgt.n	8004c2a <__exponent+0x22>
 8004c46:	3130      	adds	r1, #48	; 0x30
 8004c48:	f1ae 0502 	sub.w	r5, lr, #2
 8004c4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004c50:	1c44      	adds	r4, r0, #1
 8004c52:	4629      	mov	r1, r5
 8004c54:	4561      	cmp	r1, ip
 8004c56:	d30a      	bcc.n	8004c6e <__exponent+0x66>
 8004c58:	f10d 0209 	add.w	r2, sp, #9
 8004c5c:	eba2 020e 	sub.w	r2, r2, lr
 8004c60:	4565      	cmp	r5, ip
 8004c62:	bf88      	it	hi
 8004c64:	2200      	movhi	r2, #0
 8004c66:	4413      	add	r3, r2
 8004c68:	1a18      	subs	r0, r3, r0
 8004c6a:	b003      	add	sp, #12
 8004c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004c76:	e7ed      	b.n	8004c54 <__exponent+0x4c>
 8004c78:	2330      	movs	r3, #48	; 0x30
 8004c7a:	3130      	adds	r1, #48	; 0x30
 8004c7c:	7083      	strb	r3, [r0, #2]
 8004c7e:	70c1      	strb	r1, [r0, #3]
 8004c80:	1d03      	adds	r3, r0, #4
 8004c82:	e7f1      	b.n	8004c68 <__exponent+0x60>

08004c84 <_printf_float>:
 8004c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c88:	ed2d 8b02 	vpush	{d8}
 8004c8c:	b08d      	sub	sp, #52	; 0x34
 8004c8e:	460c      	mov	r4, r1
 8004c90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004c94:	4616      	mov	r6, r2
 8004c96:	461f      	mov	r7, r3
 8004c98:	4605      	mov	r5, r0
 8004c9a:	f002 ff2d 	bl	8007af8 <_localeconv_r>
 8004c9e:	f8d0 a000 	ldr.w	sl, [r0]
 8004ca2:	4650      	mov	r0, sl
 8004ca4:	f7fb faa6 	bl	80001f4 <strlen>
 8004ca8:	2300      	movs	r3, #0
 8004caa:	930a      	str	r3, [sp, #40]	; 0x28
 8004cac:	6823      	ldr	r3, [r4, #0]
 8004cae:	9305      	str	r3, [sp, #20]
 8004cb0:	f8d8 3000 	ldr.w	r3, [r8]
 8004cb4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004cb8:	3307      	adds	r3, #7
 8004cba:	f023 0307 	bic.w	r3, r3, #7
 8004cbe:	f103 0208 	add.w	r2, r3, #8
 8004cc2:	f8c8 2000 	str.w	r2, [r8]
 8004cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004cce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004cd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004cd6:	9307      	str	r3, [sp, #28]
 8004cd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8004cdc:	ee08 0a10 	vmov	s16, r0
 8004ce0:	4b9f      	ldr	r3, [pc, #636]	; (8004f60 <_printf_float+0x2dc>)
 8004ce2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8004cea:	f7fb ff37 	bl	8000b5c <__aeabi_dcmpun>
 8004cee:	bb88      	cbnz	r0, 8004d54 <_printf_float+0xd0>
 8004cf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cf4:	4b9a      	ldr	r3, [pc, #616]	; (8004f60 <_printf_float+0x2dc>)
 8004cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8004cfa:	f7fb ff11 	bl	8000b20 <__aeabi_dcmple>
 8004cfe:	bb48      	cbnz	r0, 8004d54 <_printf_float+0xd0>
 8004d00:	2200      	movs	r2, #0
 8004d02:	2300      	movs	r3, #0
 8004d04:	4640      	mov	r0, r8
 8004d06:	4649      	mov	r1, r9
 8004d08:	f7fb ff00 	bl	8000b0c <__aeabi_dcmplt>
 8004d0c:	b110      	cbz	r0, 8004d14 <_printf_float+0x90>
 8004d0e:	232d      	movs	r3, #45	; 0x2d
 8004d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d14:	4b93      	ldr	r3, [pc, #588]	; (8004f64 <_printf_float+0x2e0>)
 8004d16:	4894      	ldr	r0, [pc, #592]	; (8004f68 <_printf_float+0x2e4>)
 8004d18:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004d1c:	bf94      	ite	ls
 8004d1e:	4698      	movls	r8, r3
 8004d20:	4680      	movhi	r8, r0
 8004d22:	2303      	movs	r3, #3
 8004d24:	6123      	str	r3, [r4, #16]
 8004d26:	9b05      	ldr	r3, [sp, #20]
 8004d28:	f023 0204 	bic.w	r2, r3, #4
 8004d2c:	6022      	str	r2, [r4, #0]
 8004d2e:	f04f 0900 	mov.w	r9, #0
 8004d32:	9700      	str	r7, [sp, #0]
 8004d34:	4633      	mov	r3, r6
 8004d36:	aa0b      	add	r2, sp, #44	; 0x2c
 8004d38:	4621      	mov	r1, r4
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	f000 f9d8 	bl	80050f0 <_printf_common>
 8004d40:	3001      	adds	r0, #1
 8004d42:	f040 8090 	bne.w	8004e66 <_printf_float+0x1e2>
 8004d46:	f04f 30ff 	mov.w	r0, #4294967295
 8004d4a:	b00d      	add	sp, #52	; 0x34
 8004d4c:	ecbd 8b02 	vpop	{d8}
 8004d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d54:	4642      	mov	r2, r8
 8004d56:	464b      	mov	r3, r9
 8004d58:	4640      	mov	r0, r8
 8004d5a:	4649      	mov	r1, r9
 8004d5c:	f7fb fefe 	bl	8000b5c <__aeabi_dcmpun>
 8004d60:	b140      	cbz	r0, 8004d74 <_printf_float+0xf0>
 8004d62:	464b      	mov	r3, r9
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	bfbc      	itt	lt
 8004d68:	232d      	movlt	r3, #45	; 0x2d
 8004d6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004d6e:	487f      	ldr	r0, [pc, #508]	; (8004f6c <_printf_float+0x2e8>)
 8004d70:	4b7f      	ldr	r3, [pc, #508]	; (8004f70 <_printf_float+0x2ec>)
 8004d72:	e7d1      	b.n	8004d18 <_printf_float+0x94>
 8004d74:	6863      	ldr	r3, [r4, #4]
 8004d76:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004d7a:	9206      	str	r2, [sp, #24]
 8004d7c:	1c5a      	adds	r2, r3, #1
 8004d7e:	d13f      	bne.n	8004e00 <_printf_float+0x17c>
 8004d80:	2306      	movs	r3, #6
 8004d82:	6063      	str	r3, [r4, #4]
 8004d84:	9b05      	ldr	r3, [sp, #20]
 8004d86:	6861      	ldr	r1, [r4, #4]
 8004d88:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	9303      	str	r3, [sp, #12]
 8004d90:	ab0a      	add	r3, sp, #40	; 0x28
 8004d92:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004d96:	ab09      	add	r3, sp, #36	; 0x24
 8004d98:	ec49 8b10 	vmov	d0, r8, r9
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	6022      	str	r2, [r4, #0]
 8004da0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004da4:	4628      	mov	r0, r5
 8004da6:	f7ff fecd 	bl	8004b44 <__cvt>
 8004daa:	9b06      	ldr	r3, [sp, #24]
 8004dac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004dae:	2b47      	cmp	r3, #71	; 0x47
 8004db0:	4680      	mov	r8, r0
 8004db2:	d108      	bne.n	8004dc6 <_printf_float+0x142>
 8004db4:	1cc8      	adds	r0, r1, #3
 8004db6:	db02      	blt.n	8004dbe <_printf_float+0x13a>
 8004db8:	6863      	ldr	r3, [r4, #4]
 8004dba:	4299      	cmp	r1, r3
 8004dbc:	dd41      	ble.n	8004e42 <_printf_float+0x1be>
 8004dbe:	f1ab 0b02 	sub.w	fp, fp, #2
 8004dc2:	fa5f fb8b 	uxtb.w	fp, fp
 8004dc6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004dca:	d820      	bhi.n	8004e0e <_printf_float+0x18a>
 8004dcc:	3901      	subs	r1, #1
 8004dce:	465a      	mov	r2, fp
 8004dd0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004dd4:	9109      	str	r1, [sp, #36]	; 0x24
 8004dd6:	f7ff ff17 	bl	8004c08 <__exponent>
 8004dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ddc:	1813      	adds	r3, r2, r0
 8004dde:	2a01      	cmp	r2, #1
 8004de0:	4681      	mov	r9, r0
 8004de2:	6123      	str	r3, [r4, #16]
 8004de4:	dc02      	bgt.n	8004dec <_printf_float+0x168>
 8004de6:	6822      	ldr	r2, [r4, #0]
 8004de8:	07d2      	lsls	r2, r2, #31
 8004dea:	d501      	bpl.n	8004df0 <_printf_float+0x16c>
 8004dec:	3301      	adds	r3, #1
 8004dee:	6123      	str	r3, [r4, #16]
 8004df0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d09c      	beq.n	8004d32 <_printf_float+0xae>
 8004df8:	232d      	movs	r3, #45	; 0x2d
 8004dfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dfe:	e798      	b.n	8004d32 <_printf_float+0xae>
 8004e00:	9a06      	ldr	r2, [sp, #24]
 8004e02:	2a47      	cmp	r2, #71	; 0x47
 8004e04:	d1be      	bne.n	8004d84 <_printf_float+0x100>
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1bc      	bne.n	8004d84 <_printf_float+0x100>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e7b9      	b.n	8004d82 <_printf_float+0xfe>
 8004e0e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004e12:	d118      	bne.n	8004e46 <_printf_float+0x1c2>
 8004e14:	2900      	cmp	r1, #0
 8004e16:	6863      	ldr	r3, [r4, #4]
 8004e18:	dd0b      	ble.n	8004e32 <_printf_float+0x1ae>
 8004e1a:	6121      	str	r1, [r4, #16]
 8004e1c:	b913      	cbnz	r3, 8004e24 <_printf_float+0x1a0>
 8004e1e:	6822      	ldr	r2, [r4, #0]
 8004e20:	07d0      	lsls	r0, r2, #31
 8004e22:	d502      	bpl.n	8004e2a <_printf_float+0x1a6>
 8004e24:	3301      	adds	r3, #1
 8004e26:	440b      	add	r3, r1
 8004e28:	6123      	str	r3, [r4, #16]
 8004e2a:	65a1      	str	r1, [r4, #88]	; 0x58
 8004e2c:	f04f 0900 	mov.w	r9, #0
 8004e30:	e7de      	b.n	8004df0 <_printf_float+0x16c>
 8004e32:	b913      	cbnz	r3, 8004e3a <_printf_float+0x1b6>
 8004e34:	6822      	ldr	r2, [r4, #0]
 8004e36:	07d2      	lsls	r2, r2, #31
 8004e38:	d501      	bpl.n	8004e3e <_printf_float+0x1ba>
 8004e3a:	3302      	adds	r3, #2
 8004e3c:	e7f4      	b.n	8004e28 <_printf_float+0x1a4>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e7f2      	b.n	8004e28 <_printf_float+0x1a4>
 8004e42:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e48:	4299      	cmp	r1, r3
 8004e4a:	db05      	blt.n	8004e58 <_printf_float+0x1d4>
 8004e4c:	6823      	ldr	r3, [r4, #0]
 8004e4e:	6121      	str	r1, [r4, #16]
 8004e50:	07d8      	lsls	r0, r3, #31
 8004e52:	d5ea      	bpl.n	8004e2a <_printf_float+0x1a6>
 8004e54:	1c4b      	adds	r3, r1, #1
 8004e56:	e7e7      	b.n	8004e28 <_printf_float+0x1a4>
 8004e58:	2900      	cmp	r1, #0
 8004e5a:	bfd4      	ite	le
 8004e5c:	f1c1 0202 	rsble	r2, r1, #2
 8004e60:	2201      	movgt	r2, #1
 8004e62:	4413      	add	r3, r2
 8004e64:	e7e0      	b.n	8004e28 <_printf_float+0x1a4>
 8004e66:	6823      	ldr	r3, [r4, #0]
 8004e68:	055a      	lsls	r2, r3, #21
 8004e6a:	d407      	bmi.n	8004e7c <_printf_float+0x1f8>
 8004e6c:	6923      	ldr	r3, [r4, #16]
 8004e6e:	4642      	mov	r2, r8
 8004e70:	4631      	mov	r1, r6
 8004e72:	4628      	mov	r0, r5
 8004e74:	47b8      	blx	r7
 8004e76:	3001      	adds	r0, #1
 8004e78:	d12c      	bne.n	8004ed4 <_printf_float+0x250>
 8004e7a:	e764      	b.n	8004d46 <_printf_float+0xc2>
 8004e7c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004e80:	f240 80e0 	bls.w	8005044 <_printf_float+0x3c0>
 8004e84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e88:	2200      	movs	r2, #0
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	f7fb fe34 	bl	8000af8 <__aeabi_dcmpeq>
 8004e90:	2800      	cmp	r0, #0
 8004e92:	d034      	beq.n	8004efe <_printf_float+0x27a>
 8004e94:	4a37      	ldr	r2, [pc, #220]	; (8004f74 <_printf_float+0x2f0>)
 8004e96:	2301      	movs	r3, #1
 8004e98:	4631      	mov	r1, r6
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	47b8      	blx	r7
 8004e9e:	3001      	adds	r0, #1
 8004ea0:	f43f af51 	beq.w	8004d46 <_printf_float+0xc2>
 8004ea4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	db02      	blt.n	8004eb2 <_printf_float+0x22e>
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	07d8      	lsls	r0, r3, #31
 8004eb0:	d510      	bpl.n	8004ed4 <_printf_float+0x250>
 8004eb2:	ee18 3a10 	vmov	r3, s16
 8004eb6:	4652      	mov	r2, sl
 8004eb8:	4631      	mov	r1, r6
 8004eba:	4628      	mov	r0, r5
 8004ebc:	47b8      	blx	r7
 8004ebe:	3001      	adds	r0, #1
 8004ec0:	f43f af41 	beq.w	8004d46 <_printf_float+0xc2>
 8004ec4:	f04f 0800 	mov.w	r8, #0
 8004ec8:	f104 091a 	add.w	r9, r4, #26
 8004ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	4543      	cmp	r3, r8
 8004ed2:	dc09      	bgt.n	8004ee8 <_printf_float+0x264>
 8004ed4:	6823      	ldr	r3, [r4, #0]
 8004ed6:	079b      	lsls	r3, r3, #30
 8004ed8:	f100 8105 	bmi.w	80050e6 <_printf_float+0x462>
 8004edc:	68e0      	ldr	r0, [r4, #12]
 8004ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ee0:	4298      	cmp	r0, r3
 8004ee2:	bfb8      	it	lt
 8004ee4:	4618      	movlt	r0, r3
 8004ee6:	e730      	b.n	8004d4a <_printf_float+0xc6>
 8004ee8:	2301      	movs	r3, #1
 8004eea:	464a      	mov	r2, r9
 8004eec:	4631      	mov	r1, r6
 8004eee:	4628      	mov	r0, r5
 8004ef0:	47b8      	blx	r7
 8004ef2:	3001      	adds	r0, #1
 8004ef4:	f43f af27 	beq.w	8004d46 <_printf_float+0xc2>
 8004ef8:	f108 0801 	add.w	r8, r8, #1
 8004efc:	e7e6      	b.n	8004ecc <_printf_float+0x248>
 8004efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	dc39      	bgt.n	8004f78 <_printf_float+0x2f4>
 8004f04:	4a1b      	ldr	r2, [pc, #108]	; (8004f74 <_printf_float+0x2f0>)
 8004f06:	2301      	movs	r3, #1
 8004f08:	4631      	mov	r1, r6
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	47b8      	blx	r7
 8004f0e:	3001      	adds	r0, #1
 8004f10:	f43f af19 	beq.w	8004d46 <_printf_float+0xc2>
 8004f14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	d102      	bne.n	8004f22 <_printf_float+0x29e>
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	07d9      	lsls	r1, r3, #31
 8004f20:	d5d8      	bpl.n	8004ed4 <_printf_float+0x250>
 8004f22:	ee18 3a10 	vmov	r3, s16
 8004f26:	4652      	mov	r2, sl
 8004f28:	4631      	mov	r1, r6
 8004f2a:	4628      	mov	r0, r5
 8004f2c:	47b8      	blx	r7
 8004f2e:	3001      	adds	r0, #1
 8004f30:	f43f af09 	beq.w	8004d46 <_printf_float+0xc2>
 8004f34:	f04f 0900 	mov.w	r9, #0
 8004f38:	f104 0a1a 	add.w	sl, r4, #26
 8004f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f3e:	425b      	negs	r3, r3
 8004f40:	454b      	cmp	r3, r9
 8004f42:	dc01      	bgt.n	8004f48 <_printf_float+0x2c4>
 8004f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f46:	e792      	b.n	8004e6e <_printf_float+0x1ea>
 8004f48:	2301      	movs	r3, #1
 8004f4a:	4652      	mov	r2, sl
 8004f4c:	4631      	mov	r1, r6
 8004f4e:	4628      	mov	r0, r5
 8004f50:	47b8      	blx	r7
 8004f52:	3001      	adds	r0, #1
 8004f54:	f43f aef7 	beq.w	8004d46 <_printf_float+0xc2>
 8004f58:	f109 0901 	add.w	r9, r9, #1
 8004f5c:	e7ee      	b.n	8004f3c <_printf_float+0x2b8>
 8004f5e:	bf00      	nop
 8004f60:	7fefffff 	.word	0x7fefffff
 8004f64:	08009eac 	.word	0x08009eac
 8004f68:	08009eb0 	.word	0x08009eb0
 8004f6c:	08009eb8 	.word	0x08009eb8
 8004f70:	08009eb4 	.word	0x08009eb4
 8004f74:	0800a2c1 	.word	0x0800a2c1
 8004f78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	bfa8      	it	ge
 8004f80:	461a      	movge	r2, r3
 8004f82:	2a00      	cmp	r2, #0
 8004f84:	4691      	mov	r9, r2
 8004f86:	dc37      	bgt.n	8004ff8 <_printf_float+0x374>
 8004f88:	f04f 0b00 	mov.w	fp, #0
 8004f8c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f90:	f104 021a 	add.w	r2, r4, #26
 8004f94:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f96:	9305      	str	r3, [sp, #20]
 8004f98:	eba3 0309 	sub.w	r3, r3, r9
 8004f9c:	455b      	cmp	r3, fp
 8004f9e:	dc33      	bgt.n	8005008 <_printf_float+0x384>
 8004fa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	db3b      	blt.n	8005020 <_printf_float+0x39c>
 8004fa8:	6823      	ldr	r3, [r4, #0]
 8004faa:	07da      	lsls	r2, r3, #31
 8004fac:	d438      	bmi.n	8005020 <_printf_float+0x39c>
 8004fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fb0:	9b05      	ldr	r3, [sp, #20]
 8004fb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	eba2 0901 	sub.w	r9, r2, r1
 8004fba:	4599      	cmp	r9, r3
 8004fbc:	bfa8      	it	ge
 8004fbe:	4699      	movge	r9, r3
 8004fc0:	f1b9 0f00 	cmp.w	r9, #0
 8004fc4:	dc35      	bgt.n	8005032 <_printf_float+0x3ae>
 8004fc6:	f04f 0800 	mov.w	r8, #0
 8004fca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004fce:	f104 0a1a 	add.w	sl, r4, #26
 8004fd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fd6:	1a9b      	subs	r3, r3, r2
 8004fd8:	eba3 0309 	sub.w	r3, r3, r9
 8004fdc:	4543      	cmp	r3, r8
 8004fde:	f77f af79 	ble.w	8004ed4 <_printf_float+0x250>
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	4652      	mov	r2, sl
 8004fe6:	4631      	mov	r1, r6
 8004fe8:	4628      	mov	r0, r5
 8004fea:	47b8      	blx	r7
 8004fec:	3001      	adds	r0, #1
 8004fee:	f43f aeaa 	beq.w	8004d46 <_printf_float+0xc2>
 8004ff2:	f108 0801 	add.w	r8, r8, #1
 8004ff6:	e7ec      	b.n	8004fd2 <_printf_float+0x34e>
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	4631      	mov	r1, r6
 8004ffc:	4642      	mov	r2, r8
 8004ffe:	4628      	mov	r0, r5
 8005000:	47b8      	blx	r7
 8005002:	3001      	adds	r0, #1
 8005004:	d1c0      	bne.n	8004f88 <_printf_float+0x304>
 8005006:	e69e      	b.n	8004d46 <_printf_float+0xc2>
 8005008:	2301      	movs	r3, #1
 800500a:	4631      	mov	r1, r6
 800500c:	4628      	mov	r0, r5
 800500e:	9205      	str	r2, [sp, #20]
 8005010:	47b8      	blx	r7
 8005012:	3001      	adds	r0, #1
 8005014:	f43f ae97 	beq.w	8004d46 <_printf_float+0xc2>
 8005018:	9a05      	ldr	r2, [sp, #20]
 800501a:	f10b 0b01 	add.w	fp, fp, #1
 800501e:	e7b9      	b.n	8004f94 <_printf_float+0x310>
 8005020:	ee18 3a10 	vmov	r3, s16
 8005024:	4652      	mov	r2, sl
 8005026:	4631      	mov	r1, r6
 8005028:	4628      	mov	r0, r5
 800502a:	47b8      	blx	r7
 800502c:	3001      	adds	r0, #1
 800502e:	d1be      	bne.n	8004fae <_printf_float+0x32a>
 8005030:	e689      	b.n	8004d46 <_printf_float+0xc2>
 8005032:	9a05      	ldr	r2, [sp, #20]
 8005034:	464b      	mov	r3, r9
 8005036:	4442      	add	r2, r8
 8005038:	4631      	mov	r1, r6
 800503a:	4628      	mov	r0, r5
 800503c:	47b8      	blx	r7
 800503e:	3001      	adds	r0, #1
 8005040:	d1c1      	bne.n	8004fc6 <_printf_float+0x342>
 8005042:	e680      	b.n	8004d46 <_printf_float+0xc2>
 8005044:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005046:	2a01      	cmp	r2, #1
 8005048:	dc01      	bgt.n	800504e <_printf_float+0x3ca>
 800504a:	07db      	lsls	r3, r3, #31
 800504c:	d538      	bpl.n	80050c0 <_printf_float+0x43c>
 800504e:	2301      	movs	r3, #1
 8005050:	4642      	mov	r2, r8
 8005052:	4631      	mov	r1, r6
 8005054:	4628      	mov	r0, r5
 8005056:	47b8      	blx	r7
 8005058:	3001      	adds	r0, #1
 800505a:	f43f ae74 	beq.w	8004d46 <_printf_float+0xc2>
 800505e:	ee18 3a10 	vmov	r3, s16
 8005062:	4652      	mov	r2, sl
 8005064:	4631      	mov	r1, r6
 8005066:	4628      	mov	r0, r5
 8005068:	47b8      	blx	r7
 800506a:	3001      	adds	r0, #1
 800506c:	f43f ae6b 	beq.w	8004d46 <_printf_float+0xc2>
 8005070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	f7fb fd3e 	bl	8000af8 <__aeabi_dcmpeq>
 800507c:	b9d8      	cbnz	r0, 80050b6 <_printf_float+0x432>
 800507e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005080:	f108 0201 	add.w	r2, r8, #1
 8005084:	3b01      	subs	r3, #1
 8005086:	4631      	mov	r1, r6
 8005088:	4628      	mov	r0, r5
 800508a:	47b8      	blx	r7
 800508c:	3001      	adds	r0, #1
 800508e:	d10e      	bne.n	80050ae <_printf_float+0x42a>
 8005090:	e659      	b.n	8004d46 <_printf_float+0xc2>
 8005092:	2301      	movs	r3, #1
 8005094:	4652      	mov	r2, sl
 8005096:	4631      	mov	r1, r6
 8005098:	4628      	mov	r0, r5
 800509a:	47b8      	blx	r7
 800509c:	3001      	adds	r0, #1
 800509e:	f43f ae52 	beq.w	8004d46 <_printf_float+0xc2>
 80050a2:	f108 0801 	add.w	r8, r8, #1
 80050a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050a8:	3b01      	subs	r3, #1
 80050aa:	4543      	cmp	r3, r8
 80050ac:	dcf1      	bgt.n	8005092 <_printf_float+0x40e>
 80050ae:	464b      	mov	r3, r9
 80050b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80050b4:	e6dc      	b.n	8004e70 <_printf_float+0x1ec>
 80050b6:	f04f 0800 	mov.w	r8, #0
 80050ba:	f104 0a1a 	add.w	sl, r4, #26
 80050be:	e7f2      	b.n	80050a6 <_printf_float+0x422>
 80050c0:	2301      	movs	r3, #1
 80050c2:	4642      	mov	r2, r8
 80050c4:	e7df      	b.n	8005086 <_printf_float+0x402>
 80050c6:	2301      	movs	r3, #1
 80050c8:	464a      	mov	r2, r9
 80050ca:	4631      	mov	r1, r6
 80050cc:	4628      	mov	r0, r5
 80050ce:	47b8      	blx	r7
 80050d0:	3001      	adds	r0, #1
 80050d2:	f43f ae38 	beq.w	8004d46 <_printf_float+0xc2>
 80050d6:	f108 0801 	add.w	r8, r8, #1
 80050da:	68e3      	ldr	r3, [r4, #12]
 80050dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050de:	1a5b      	subs	r3, r3, r1
 80050e0:	4543      	cmp	r3, r8
 80050e2:	dcf0      	bgt.n	80050c6 <_printf_float+0x442>
 80050e4:	e6fa      	b.n	8004edc <_printf_float+0x258>
 80050e6:	f04f 0800 	mov.w	r8, #0
 80050ea:	f104 0919 	add.w	r9, r4, #25
 80050ee:	e7f4      	b.n	80050da <_printf_float+0x456>

080050f0 <_printf_common>:
 80050f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050f4:	4616      	mov	r6, r2
 80050f6:	4699      	mov	r9, r3
 80050f8:	688a      	ldr	r2, [r1, #8]
 80050fa:	690b      	ldr	r3, [r1, #16]
 80050fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005100:	4293      	cmp	r3, r2
 8005102:	bfb8      	it	lt
 8005104:	4613      	movlt	r3, r2
 8005106:	6033      	str	r3, [r6, #0]
 8005108:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800510c:	4607      	mov	r7, r0
 800510e:	460c      	mov	r4, r1
 8005110:	b10a      	cbz	r2, 8005116 <_printf_common+0x26>
 8005112:	3301      	adds	r3, #1
 8005114:	6033      	str	r3, [r6, #0]
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	0699      	lsls	r1, r3, #26
 800511a:	bf42      	ittt	mi
 800511c:	6833      	ldrmi	r3, [r6, #0]
 800511e:	3302      	addmi	r3, #2
 8005120:	6033      	strmi	r3, [r6, #0]
 8005122:	6825      	ldr	r5, [r4, #0]
 8005124:	f015 0506 	ands.w	r5, r5, #6
 8005128:	d106      	bne.n	8005138 <_printf_common+0x48>
 800512a:	f104 0a19 	add.w	sl, r4, #25
 800512e:	68e3      	ldr	r3, [r4, #12]
 8005130:	6832      	ldr	r2, [r6, #0]
 8005132:	1a9b      	subs	r3, r3, r2
 8005134:	42ab      	cmp	r3, r5
 8005136:	dc26      	bgt.n	8005186 <_printf_common+0x96>
 8005138:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800513c:	1e13      	subs	r3, r2, #0
 800513e:	6822      	ldr	r2, [r4, #0]
 8005140:	bf18      	it	ne
 8005142:	2301      	movne	r3, #1
 8005144:	0692      	lsls	r2, r2, #26
 8005146:	d42b      	bmi.n	80051a0 <_printf_common+0xb0>
 8005148:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800514c:	4649      	mov	r1, r9
 800514e:	4638      	mov	r0, r7
 8005150:	47c0      	blx	r8
 8005152:	3001      	adds	r0, #1
 8005154:	d01e      	beq.n	8005194 <_printf_common+0xa4>
 8005156:	6823      	ldr	r3, [r4, #0]
 8005158:	68e5      	ldr	r5, [r4, #12]
 800515a:	6832      	ldr	r2, [r6, #0]
 800515c:	f003 0306 	and.w	r3, r3, #6
 8005160:	2b04      	cmp	r3, #4
 8005162:	bf08      	it	eq
 8005164:	1aad      	subeq	r5, r5, r2
 8005166:	68a3      	ldr	r3, [r4, #8]
 8005168:	6922      	ldr	r2, [r4, #16]
 800516a:	bf0c      	ite	eq
 800516c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005170:	2500      	movne	r5, #0
 8005172:	4293      	cmp	r3, r2
 8005174:	bfc4      	itt	gt
 8005176:	1a9b      	subgt	r3, r3, r2
 8005178:	18ed      	addgt	r5, r5, r3
 800517a:	2600      	movs	r6, #0
 800517c:	341a      	adds	r4, #26
 800517e:	42b5      	cmp	r5, r6
 8005180:	d11a      	bne.n	80051b8 <_printf_common+0xc8>
 8005182:	2000      	movs	r0, #0
 8005184:	e008      	b.n	8005198 <_printf_common+0xa8>
 8005186:	2301      	movs	r3, #1
 8005188:	4652      	mov	r2, sl
 800518a:	4649      	mov	r1, r9
 800518c:	4638      	mov	r0, r7
 800518e:	47c0      	blx	r8
 8005190:	3001      	adds	r0, #1
 8005192:	d103      	bne.n	800519c <_printf_common+0xac>
 8005194:	f04f 30ff 	mov.w	r0, #4294967295
 8005198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800519c:	3501      	adds	r5, #1
 800519e:	e7c6      	b.n	800512e <_printf_common+0x3e>
 80051a0:	18e1      	adds	r1, r4, r3
 80051a2:	1c5a      	adds	r2, r3, #1
 80051a4:	2030      	movs	r0, #48	; 0x30
 80051a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80051aa:	4422      	add	r2, r4
 80051ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80051b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80051b4:	3302      	adds	r3, #2
 80051b6:	e7c7      	b.n	8005148 <_printf_common+0x58>
 80051b8:	2301      	movs	r3, #1
 80051ba:	4622      	mov	r2, r4
 80051bc:	4649      	mov	r1, r9
 80051be:	4638      	mov	r0, r7
 80051c0:	47c0      	blx	r8
 80051c2:	3001      	adds	r0, #1
 80051c4:	d0e6      	beq.n	8005194 <_printf_common+0xa4>
 80051c6:	3601      	adds	r6, #1
 80051c8:	e7d9      	b.n	800517e <_printf_common+0x8e>
	...

080051cc <_printf_i>:
 80051cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051d0:	460c      	mov	r4, r1
 80051d2:	4691      	mov	r9, r2
 80051d4:	7e27      	ldrb	r7, [r4, #24]
 80051d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80051d8:	2f78      	cmp	r7, #120	; 0x78
 80051da:	4680      	mov	r8, r0
 80051dc:	469a      	mov	sl, r3
 80051de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051e2:	d807      	bhi.n	80051f4 <_printf_i+0x28>
 80051e4:	2f62      	cmp	r7, #98	; 0x62
 80051e6:	d80a      	bhi.n	80051fe <_printf_i+0x32>
 80051e8:	2f00      	cmp	r7, #0
 80051ea:	f000 80d8 	beq.w	800539e <_printf_i+0x1d2>
 80051ee:	2f58      	cmp	r7, #88	; 0x58
 80051f0:	f000 80a3 	beq.w	800533a <_printf_i+0x16e>
 80051f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80051f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051fc:	e03a      	b.n	8005274 <_printf_i+0xa8>
 80051fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005202:	2b15      	cmp	r3, #21
 8005204:	d8f6      	bhi.n	80051f4 <_printf_i+0x28>
 8005206:	a001      	add	r0, pc, #4	; (adr r0, 800520c <_printf_i+0x40>)
 8005208:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800520c:	08005265 	.word	0x08005265
 8005210:	08005279 	.word	0x08005279
 8005214:	080051f5 	.word	0x080051f5
 8005218:	080051f5 	.word	0x080051f5
 800521c:	080051f5 	.word	0x080051f5
 8005220:	080051f5 	.word	0x080051f5
 8005224:	08005279 	.word	0x08005279
 8005228:	080051f5 	.word	0x080051f5
 800522c:	080051f5 	.word	0x080051f5
 8005230:	080051f5 	.word	0x080051f5
 8005234:	080051f5 	.word	0x080051f5
 8005238:	08005385 	.word	0x08005385
 800523c:	080052a9 	.word	0x080052a9
 8005240:	08005367 	.word	0x08005367
 8005244:	080051f5 	.word	0x080051f5
 8005248:	080051f5 	.word	0x080051f5
 800524c:	080053a7 	.word	0x080053a7
 8005250:	080051f5 	.word	0x080051f5
 8005254:	080052a9 	.word	0x080052a9
 8005258:	080051f5 	.word	0x080051f5
 800525c:	080051f5 	.word	0x080051f5
 8005260:	0800536f 	.word	0x0800536f
 8005264:	680b      	ldr	r3, [r1, #0]
 8005266:	1d1a      	adds	r2, r3, #4
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	600a      	str	r2, [r1, #0]
 800526c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005270:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005274:	2301      	movs	r3, #1
 8005276:	e0a3      	b.n	80053c0 <_printf_i+0x1f4>
 8005278:	6825      	ldr	r5, [r4, #0]
 800527a:	6808      	ldr	r0, [r1, #0]
 800527c:	062e      	lsls	r6, r5, #24
 800527e:	f100 0304 	add.w	r3, r0, #4
 8005282:	d50a      	bpl.n	800529a <_printf_i+0xce>
 8005284:	6805      	ldr	r5, [r0, #0]
 8005286:	600b      	str	r3, [r1, #0]
 8005288:	2d00      	cmp	r5, #0
 800528a:	da03      	bge.n	8005294 <_printf_i+0xc8>
 800528c:	232d      	movs	r3, #45	; 0x2d
 800528e:	426d      	negs	r5, r5
 8005290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005294:	485e      	ldr	r0, [pc, #376]	; (8005410 <_printf_i+0x244>)
 8005296:	230a      	movs	r3, #10
 8005298:	e019      	b.n	80052ce <_printf_i+0x102>
 800529a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800529e:	6805      	ldr	r5, [r0, #0]
 80052a0:	600b      	str	r3, [r1, #0]
 80052a2:	bf18      	it	ne
 80052a4:	b22d      	sxthne	r5, r5
 80052a6:	e7ef      	b.n	8005288 <_printf_i+0xbc>
 80052a8:	680b      	ldr	r3, [r1, #0]
 80052aa:	6825      	ldr	r5, [r4, #0]
 80052ac:	1d18      	adds	r0, r3, #4
 80052ae:	6008      	str	r0, [r1, #0]
 80052b0:	0628      	lsls	r0, r5, #24
 80052b2:	d501      	bpl.n	80052b8 <_printf_i+0xec>
 80052b4:	681d      	ldr	r5, [r3, #0]
 80052b6:	e002      	b.n	80052be <_printf_i+0xf2>
 80052b8:	0669      	lsls	r1, r5, #25
 80052ba:	d5fb      	bpl.n	80052b4 <_printf_i+0xe8>
 80052bc:	881d      	ldrh	r5, [r3, #0]
 80052be:	4854      	ldr	r0, [pc, #336]	; (8005410 <_printf_i+0x244>)
 80052c0:	2f6f      	cmp	r7, #111	; 0x6f
 80052c2:	bf0c      	ite	eq
 80052c4:	2308      	moveq	r3, #8
 80052c6:	230a      	movne	r3, #10
 80052c8:	2100      	movs	r1, #0
 80052ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80052ce:	6866      	ldr	r6, [r4, #4]
 80052d0:	60a6      	str	r6, [r4, #8]
 80052d2:	2e00      	cmp	r6, #0
 80052d4:	bfa2      	ittt	ge
 80052d6:	6821      	ldrge	r1, [r4, #0]
 80052d8:	f021 0104 	bicge.w	r1, r1, #4
 80052dc:	6021      	strge	r1, [r4, #0]
 80052de:	b90d      	cbnz	r5, 80052e4 <_printf_i+0x118>
 80052e0:	2e00      	cmp	r6, #0
 80052e2:	d04d      	beq.n	8005380 <_printf_i+0x1b4>
 80052e4:	4616      	mov	r6, r2
 80052e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80052ea:	fb03 5711 	mls	r7, r3, r1, r5
 80052ee:	5dc7      	ldrb	r7, [r0, r7]
 80052f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052f4:	462f      	mov	r7, r5
 80052f6:	42bb      	cmp	r3, r7
 80052f8:	460d      	mov	r5, r1
 80052fa:	d9f4      	bls.n	80052e6 <_printf_i+0x11a>
 80052fc:	2b08      	cmp	r3, #8
 80052fe:	d10b      	bne.n	8005318 <_printf_i+0x14c>
 8005300:	6823      	ldr	r3, [r4, #0]
 8005302:	07df      	lsls	r7, r3, #31
 8005304:	d508      	bpl.n	8005318 <_printf_i+0x14c>
 8005306:	6923      	ldr	r3, [r4, #16]
 8005308:	6861      	ldr	r1, [r4, #4]
 800530a:	4299      	cmp	r1, r3
 800530c:	bfde      	ittt	le
 800530e:	2330      	movle	r3, #48	; 0x30
 8005310:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005314:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005318:	1b92      	subs	r2, r2, r6
 800531a:	6122      	str	r2, [r4, #16]
 800531c:	f8cd a000 	str.w	sl, [sp]
 8005320:	464b      	mov	r3, r9
 8005322:	aa03      	add	r2, sp, #12
 8005324:	4621      	mov	r1, r4
 8005326:	4640      	mov	r0, r8
 8005328:	f7ff fee2 	bl	80050f0 <_printf_common>
 800532c:	3001      	adds	r0, #1
 800532e:	d14c      	bne.n	80053ca <_printf_i+0x1fe>
 8005330:	f04f 30ff 	mov.w	r0, #4294967295
 8005334:	b004      	add	sp, #16
 8005336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800533a:	4835      	ldr	r0, [pc, #212]	; (8005410 <_printf_i+0x244>)
 800533c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005340:	6823      	ldr	r3, [r4, #0]
 8005342:	680e      	ldr	r6, [r1, #0]
 8005344:	061f      	lsls	r7, r3, #24
 8005346:	f856 5b04 	ldr.w	r5, [r6], #4
 800534a:	600e      	str	r6, [r1, #0]
 800534c:	d514      	bpl.n	8005378 <_printf_i+0x1ac>
 800534e:	07d9      	lsls	r1, r3, #31
 8005350:	bf44      	itt	mi
 8005352:	f043 0320 	orrmi.w	r3, r3, #32
 8005356:	6023      	strmi	r3, [r4, #0]
 8005358:	b91d      	cbnz	r5, 8005362 <_printf_i+0x196>
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	f023 0320 	bic.w	r3, r3, #32
 8005360:	6023      	str	r3, [r4, #0]
 8005362:	2310      	movs	r3, #16
 8005364:	e7b0      	b.n	80052c8 <_printf_i+0xfc>
 8005366:	6823      	ldr	r3, [r4, #0]
 8005368:	f043 0320 	orr.w	r3, r3, #32
 800536c:	6023      	str	r3, [r4, #0]
 800536e:	2378      	movs	r3, #120	; 0x78
 8005370:	4828      	ldr	r0, [pc, #160]	; (8005414 <_printf_i+0x248>)
 8005372:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005376:	e7e3      	b.n	8005340 <_printf_i+0x174>
 8005378:	065e      	lsls	r6, r3, #25
 800537a:	bf48      	it	mi
 800537c:	b2ad      	uxthmi	r5, r5
 800537e:	e7e6      	b.n	800534e <_printf_i+0x182>
 8005380:	4616      	mov	r6, r2
 8005382:	e7bb      	b.n	80052fc <_printf_i+0x130>
 8005384:	680b      	ldr	r3, [r1, #0]
 8005386:	6826      	ldr	r6, [r4, #0]
 8005388:	6960      	ldr	r0, [r4, #20]
 800538a:	1d1d      	adds	r5, r3, #4
 800538c:	600d      	str	r5, [r1, #0]
 800538e:	0635      	lsls	r5, r6, #24
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	d501      	bpl.n	8005398 <_printf_i+0x1cc>
 8005394:	6018      	str	r0, [r3, #0]
 8005396:	e002      	b.n	800539e <_printf_i+0x1d2>
 8005398:	0671      	lsls	r1, r6, #25
 800539a:	d5fb      	bpl.n	8005394 <_printf_i+0x1c8>
 800539c:	8018      	strh	r0, [r3, #0]
 800539e:	2300      	movs	r3, #0
 80053a0:	6123      	str	r3, [r4, #16]
 80053a2:	4616      	mov	r6, r2
 80053a4:	e7ba      	b.n	800531c <_printf_i+0x150>
 80053a6:	680b      	ldr	r3, [r1, #0]
 80053a8:	1d1a      	adds	r2, r3, #4
 80053aa:	600a      	str	r2, [r1, #0]
 80053ac:	681e      	ldr	r6, [r3, #0]
 80053ae:	6862      	ldr	r2, [r4, #4]
 80053b0:	2100      	movs	r1, #0
 80053b2:	4630      	mov	r0, r6
 80053b4:	f7fa ff2c 	bl	8000210 <memchr>
 80053b8:	b108      	cbz	r0, 80053be <_printf_i+0x1f2>
 80053ba:	1b80      	subs	r0, r0, r6
 80053bc:	6060      	str	r0, [r4, #4]
 80053be:	6863      	ldr	r3, [r4, #4]
 80053c0:	6123      	str	r3, [r4, #16]
 80053c2:	2300      	movs	r3, #0
 80053c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053c8:	e7a8      	b.n	800531c <_printf_i+0x150>
 80053ca:	6923      	ldr	r3, [r4, #16]
 80053cc:	4632      	mov	r2, r6
 80053ce:	4649      	mov	r1, r9
 80053d0:	4640      	mov	r0, r8
 80053d2:	47d0      	blx	sl
 80053d4:	3001      	adds	r0, #1
 80053d6:	d0ab      	beq.n	8005330 <_printf_i+0x164>
 80053d8:	6823      	ldr	r3, [r4, #0]
 80053da:	079b      	lsls	r3, r3, #30
 80053dc:	d413      	bmi.n	8005406 <_printf_i+0x23a>
 80053de:	68e0      	ldr	r0, [r4, #12]
 80053e0:	9b03      	ldr	r3, [sp, #12]
 80053e2:	4298      	cmp	r0, r3
 80053e4:	bfb8      	it	lt
 80053e6:	4618      	movlt	r0, r3
 80053e8:	e7a4      	b.n	8005334 <_printf_i+0x168>
 80053ea:	2301      	movs	r3, #1
 80053ec:	4632      	mov	r2, r6
 80053ee:	4649      	mov	r1, r9
 80053f0:	4640      	mov	r0, r8
 80053f2:	47d0      	blx	sl
 80053f4:	3001      	adds	r0, #1
 80053f6:	d09b      	beq.n	8005330 <_printf_i+0x164>
 80053f8:	3501      	adds	r5, #1
 80053fa:	68e3      	ldr	r3, [r4, #12]
 80053fc:	9903      	ldr	r1, [sp, #12]
 80053fe:	1a5b      	subs	r3, r3, r1
 8005400:	42ab      	cmp	r3, r5
 8005402:	dcf2      	bgt.n	80053ea <_printf_i+0x21e>
 8005404:	e7eb      	b.n	80053de <_printf_i+0x212>
 8005406:	2500      	movs	r5, #0
 8005408:	f104 0619 	add.w	r6, r4, #25
 800540c:	e7f5      	b.n	80053fa <_printf_i+0x22e>
 800540e:	bf00      	nop
 8005410:	08009ebc 	.word	0x08009ebc
 8005414:	08009ecd 	.word	0x08009ecd

08005418 <_scanf_float>:
 8005418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800541c:	b087      	sub	sp, #28
 800541e:	4617      	mov	r7, r2
 8005420:	9303      	str	r3, [sp, #12]
 8005422:	688b      	ldr	r3, [r1, #8]
 8005424:	1e5a      	subs	r2, r3, #1
 8005426:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800542a:	bf83      	ittte	hi
 800542c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005430:	195b      	addhi	r3, r3, r5
 8005432:	9302      	strhi	r3, [sp, #8]
 8005434:	2300      	movls	r3, #0
 8005436:	bf86      	itte	hi
 8005438:	f240 135d 	movwhi	r3, #349	; 0x15d
 800543c:	608b      	strhi	r3, [r1, #8]
 800543e:	9302      	strls	r3, [sp, #8]
 8005440:	680b      	ldr	r3, [r1, #0]
 8005442:	468b      	mov	fp, r1
 8005444:	2500      	movs	r5, #0
 8005446:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800544a:	f84b 3b1c 	str.w	r3, [fp], #28
 800544e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005452:	4680      	mov	r8, r0
 8005454:	460c      	mov	r4, r1
 8005456:	465e      	mov	r6, fp
 8005458:	46aa      	mov	sl, r5
 800545a:	46a9      	mov	r9, r5
 800545c:	9501      	str	r5, [sp, #4]
 800545e:	68a2      	ldr	r2, [r4, #8]
 8005460:	b152      	cbz	r2, 8005478 <_scanf_float+0x60>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	2b4e      	cmp	r3, #78	; 0x4e
 8005468:	d864      	bhi.n	8005534 <_scanf_float+0x11c>
 800546a:	2b40      	cmp	r3, #64	; 0x40
 800546c:	d83c      	bhi.n	80054e8 <_scanf_float+0xd0>
 800546e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005472:	b2c8      	uxtb	r0, r1
 8005474:	280e      	cmp	r0, #14
 8005476:	d93a      	bls.n	80054ee <_scanf_float+0xd6>
 8005478:	f1b9 0f00 	cmp.w	r9, #0
 800547c:	d003      	beq.n	8005486 <_scanf_float+0x6e>
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005484:	6023      	str	r3, [r4, #0]
 8005486:	f10a 3aff 	add.w	sl, sl, #4294967295
 800548a:	f1ba 0f01 	cmp.w	sl, #1
 800548e:	f200 8113 	bhi.w	80056b8 <_scanf_float+0x2a0>
 8005492:	455e      	cmp	r6, fp
 8005494:	f200 8105 	bhi.w	80056a2 <_scanf_float+0x28a>
 8005498:	2501      	movs	r5, #1
 800549a:	4628      	mov	r0, r5
 800549c:	b007      	add	sp, #28
 800549e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80054a6:	2a0d      	cmp	r2, #13
 80054a8:	d8e6      	bhi.n	8005478 <_scanf_float+0x60>
 80054aa:	a101      	add	r1, pc, #4	; (adr r1, 80054b0 <_scanf_float+0x98>)
 80054ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80054b0:	080055ef 	.word	0x080055ef
 80054b4:	08005479 	.word	0x08005479
 80054b8:	08005479 	.word	0x08005479
 80054bc:	08005479 	.word	0x08005479
 80054c0:	0800564f 	.word	0x0800564f
 80054c4:	08005627 	.word	0x08005627
 80054c8:	08005479 	.word	0x08005479
 80054cc:	08005479 	.word	0x08005479
 80054d0:	080055fd 	.word	0x080055fd
 80054d4:	08005479 	.word	0x08005479
 80054d8:	08005479 	.word	0x08005479
 80054dc:	08005479 	.word	0x08005479
 80054e0:	08005479 	.word	0x08005479
 80054e4:	080055b5 	.word	0x080055b5
 80054e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80054ec:	e7db      	b.n	80054a6 <_scanf_float+0x8e>
 80054ee:	290e      	cmp	r1, #14
 80054f0:	d8c2      	bhi.n	8005478 <_scanf_float+0x60>
 80054f2:	a001      	add	r0, pc, #4	; (adr r0, 80054f8 <_scanf_float+0xe0>)
 80054f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80054f8:	080055a7 	.word	0x080055a7
 80054fc:	08005479 	.word	0x08005479
 8005500:	080055a7 	.word	0x080055a7
 8005504:	0800563b 	.word	0x0800563b
 8005508:	08005479 	.word	0x08005479
 800550c:	08005555 	.word	0x08005555
 8005510:	08005591 	.word	0x08005591
 8005514:	08005591 	.word	0x08005591
 8005518:	08005591 	.word	0x08005591
 800551c:	08005591 	.word	0x08005591
 8005520:	08005591 	.word	0x08005591
 8005524:	08005591 	.word	0x08005591
 8005528:	08005591 	.word	0x08005591
 800552c:	08005591 	.word	0x08005591
 8005530:	08005591 	.word	0x08005591
 8005534:	2b6e      	cmp	r3, #110	; 0x6e
 8005536:	d809      	bhi.n	800554c <_scanf_float+0x134>
 8005538:	2b60      	cmp	r3, #96	; 0x60
 800553a:	d8b2      	bhi.n	80054a2 <_scanf_float+0x8a>
 800553c:	2b54      	cmp	r3, #84	; 0x54
 800553e:	d077      	beq.n	8005630 <_scanf_float+0x218>
 8005540:	2b59      	cmp	r3, #89	; 0x59
 8005542:	d199      	bne.n	8005478 <_scanf_float+0x60>
 8005544:	2d07      	cmp	r5, #7
 8005546:	d197      	bne.n	8005478 <_scanf_float+0x60>
 8005548:	2508      	movs	r5, #8
 800554a:	e029      	b.n	80055a0 <_scanf_float+0x188>
 800554c:	2b74      	cmp	r3, #116	; 0x74
 800554e:	d06f      	beq.n	8005630 <_scanf_float+0x218>
 8005550:	2b79      	cmp	r3, #121	; 0x79
 8005552:	e7f6      	b.n	8005542 <_scanf_float+0x12a>
 8005554:	6821      	ldr	r1, [r4, #0]
 8005556:	05c8      	lsls	r0, r1, #23
 8005558:	d51a      	bpl.n	8005590 <_scanf_float+0x178>
 800555a:	9b02      	ldr	r3, [sp, #8]
 800555c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005560:	6021      	str	r1, [r4, #0]
 8005562:	f109 0901 	add.w	r9, r9, #1
 8005566:	b11b      	cbz	r3, 8005570 <_scanf_float+0x158>
 8005568:	3b01      	subs	r3, #1
 800556a:	3201      	adds	r2, #1
 800556c:	9302      	str	r3, [sp, #8]
 800556e:	60a2      	str	r2, [r4, #8]
 8005570:	68a3      	ldr	r3, [r4, #8]
 8005572:	3b01      	subs	r3, #1
 8005574:	60a3      	str	r3, [r4, #8]
 8005576:	6923      	ldr	r3, [r4, #16]
 8005578:	3301      	adds	r3, #1
 800557a:	6123      	str	r3, [r4, #16]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3b01      	subs	r3, #1
 8005580:	2b00      	cmp	r3, #0
 8005582:	607b      	str	r3, [r7, #4]
 8005584:	f340 8084 	ble.w	8005690 <_scanf_float+0x278>
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	3301      	adds	r3, #1
 800558c:	603b      	str	r3, [r7, #0]
 800558e:	e766      	b.n	800545e <_scanf_float+0x46>
 8005590:	eb1a 0f05 	cmn.w	sl, r5
 8005594:	f47f af70 	bne.w	8005478 <_scanf_float+0x60>
 8005598:	6822      	ldr	r2, [r4, #0]
 800559a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800559e:	6022      	str	r2, [r4, #0]
 80055a0:	f806 3b01 	strb.w	r3, [r6], #1
 80055a4:	e7e4      	b.n	8005570 <_scanf_float+0x158>
 80055a6:	6822      	ldr	r2, [r4, #0]
 80055a8:	0610      	lsls	r0, r2, #24
 80055aa:	f57f af65 	bpl.w	8005478 <_scanf_float+0x60>
 80055ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055b2:	e7f4      	b.n	800559e <_scanf_float+0x186>
 80055b4:	f1ba 0f00 	cmp.w	sl, #0
 80055b8:	d10e      	bne.n	80055d8 <_scanf_float+0x1c0>
 80055ba:	f1b9 0f00 	cmp.w	r9, #0
 80055be:	d10e      	bne.n	80055de <_scanf_float+0x1c6>
 80055c0:	6822      	ldr	r2, [r4, #0]
 80055c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80055c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80055ca:	d108      	bne.n	80055de <_scanf_float+0x1c6>
 80055cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80055d0:	6022      	str	r2, [r4, #0]
 80055d2:	f04f 0a01 	mov.w	sl, #1
 80055d6:	e7e3      	b.n	80055a0 <_scanf_float+0x188>
 80055d8:	f1ba 0f02 	cmp.w	sl, #2
 80055dc:	d055      	beq.n	800568a <_scanf_float+0x272>
 80055de:	2d01      	cmp	r5, #1
 80055e0:	d002      	beq.n	80055e8 <_scanf_float+0x1d0>
 80055e2:	2d04      	cmp	r5, #4
 80055e4:	f47f af48 	bne.w	8005478 <_scanf_float+0x60>
 80055e8:	3501      	adds	r5, #1
 80055ea:	b2ed      	uxtb	r5, r5
 80055ec:	e7d8      	b.n	80055a0 <_scanf_float+0x188>
 80055ee:	f1ba 0f01 	cmp.w	sl, #1
 80055f2:	f47f af41 	bne.w	8005478 <_scanf_float+0x60>
 80055f6:	f04f 0a02 	mov.w	sl, #2
 80055fa:	e7d1      	b.n	80055a0 <_scanf_float+0x188>
 80055fc:	b97d      	cbnz	r5, 800561e <_scanf_float+0x206>
 80055fe:	f1b9 0f00 	cmp.w	r9, #0
 8005602:	f47f af3c 	bne.w	800547e <_scanf_float+0x66>
 8005606:	6822      	ldr	r2, [r4, #0]
 8005608:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800560c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005610:	f47f af39 	bne.w	8005486 <_scanf_float+0x6e>
 8005614:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005618:	6022      	str	r2, [r4, #0]
 800561a:	2501      	movs	r5, #1
 800561c:	e7c0      	b.n	80055a0 <_scanf_float+0x188>
 800561e:	2d03      	cmp	r5, #3
 8005620:	d0e2      	beq.n	80055e8 <_scanf_float+0x1d0>
 8005622:	2d05      	cmp	r5, #5
 8005624:	e7de      	b.n	80055e4 <_scanf_float+0x1cc>
 8005626:	2d02      	cmp	r5, #2
 8005628:	f47f af26 	bne.w	8005478 <_scanf_float+0x60>
 800562c:	2503      	movs	r5, #3
 800562e:	e7b7      	b.n	80055a0 <_scanf_float+0x188>
 8005630:	2d06      	cmp	r5, #6
 8005632:	f47f af21 	bne.w	8005478 <_scanf_float+0x60>
 8005636:	2507      	movs	r5, #7
 8005638:	e7b2      	b.n	80055a0 <_scanf_float+0x188>
 800563a:	6822      	ldr	r2, [r4, #0]
 800563c:	0591      	lsls	r1, r2, #22
 800563e:	f57f af1b 	bpl.w	8005478 <_scanf_float+0x60>
 8005642:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005646:	6022      	str	r2, [r4, #0]
 8005648:	f8cd 9004 	str.w	r9, [sp, #4]
 800564c:	e7a8      	b.n	80055a0 <_scanf_float+0x188>
 800564e:	6822      	ldr	r2, [r4, #0]
 8005650:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005654:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005658:	d006      	beq.n	8005668 <_scanf_float+0x250>
 800565a:	0550      	lsls	r0, r2, #21
 800565c:	f57f af0c 	bpl.w	8005478 <_scanf_float+0x60>
 8005660:	f1b9 0f00 	cmp.w	r9, #0
 8005664:	f43f af0f 	beq.w	8005486 <_scanf_float+0x6e>
 8005668:	0591      	lsls	r1, r2, #22
 800566a:	bf58      	it	pl
 800566c:	9901      	ldrpl	r1, [sp, #4]
 800566e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005672:	bf58      	it	pl
 8005674:	eba9 0101 	subpl.w	r1, r9, r1
 8005678:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800567c:	bf58      	it	pl
 800567e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005682:	6022      	str	r2, [r4, #0]
 8005684:	f04f 0900 	mov.w	r9, #0
 8005688:	e78a      	b.n	80055a0 <_scanf_float+0x188>
 800568a:	f04f 0a03 	mov.w	sl, #3
 800568e:	e787      	b.n	80055a0 <_scanf_float+0x188>
 8005690:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005694:	4639      	mov	r1, r7
 8005696:	4640      	mov	r0, r8
 8005698:	4798      	blx	r3
 800569a:	2800      	cmp	r0, #0
 800569c:	f43f aedf 	beq.w	800545e <_scanf_float+0x46>
 80056a0:	e6ea      	b.n	8005478 <_scanf_float+0x60>
 80056a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056aa:	463a      	mov	r2, r7
 80056ac:	4640      	mov	r0, r8
 80056ae:	4798      	blx	r3
 80056b0:	6923      	ldr	r3, [r4, #16]
 80056b2:	3b01      	subs	r3, #1
 80056b4:	6123      	str	r3, [r4, #16]
 80056b6:	e6ec      	b.n	8005492 <_scanf_float+0x7a>
 80056b8:	1e6b      	subs	r3, r5, #1
 80056ba:	2b06      	cmp	r3, #6
 80056bc:	d825      	bhi.n	800570a <_scanf_float+0x2f2>
 80056be:	2d02      	cmp	r5, #2
 80056c0:	d836      	bhi.n	8005730 <_scanf_float+0x318>
 80056c2:	455e      	cmp	r6, fp
 80056c4:	f67f aee8 	bls.w	8005498 <_scanf_float+0x80>
 80056c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056d0:	463a      	mov	r2, r7
 80056d2:	4640      	mov	r0, r8
 80056d4:	4798      	blx	r3
 80056d6:	6923      	ldr	r3, [r4, #16]
 80056d8:	3b01      	subs	r3, #1
 80056da:	6123      	str	r3, [r4, #16]
 80056dc:	e7f1      	b.n	80056c2 <_scanf_float+0x2aa>
 80056de:	9802      	ldr	r0, [sp, #8]
 80056e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80056e8:	9002      	str	r0, [sp, #8]
 80056ea:	463a      	mov	r2, r7
 80056ec:	4640      	mov	r0, r8
 80056ee:	4798      	blx	r3
 80056f0:	6923      	ldr	r3, [r4, #16]
 80056f2:	3b01      	subs	r3, #1
 80056f4:	6123      	str	r3, [r4, #16]
 80056f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056fa:	fa5f fa8a 	uxtb.w	sl, sl
 80056fe:	f1ba 0f02 	cmp.w	sl, #2
 8005702:	d1ec      	bne.n	80056de <_scanf_float+0x2c6>
 8005704:	3d03      	subs	r5, #3
 8005706:	b2ed      	uxtb	r5, r5
 8005708:	1b76      	subs	r6, r6, r5
 800570a:	6823      	ldr	r3, [r4, #0]
 800570c:	05da      	lsls	r2, r3, #23
 800570e:	d52f      	bpl.n	8005770 <_scanf_float+0x358>
 8005710:	055b      	lsls	r3, r3, #21
 8005712:	d510      	bpl.n	8005736 <_scanf_float+0x31e>
 8005714:	455e      	cmp	r6, fp
 8005716:	f67f aebf 	bls.w	8005498 <_scanf_float+0x80>
 800571a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800571e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005722:	463a      	mov	r2, r7
 8005724:	4640      	mov	r0, r8
 8005726:	4798      	blx	r3
 8005728:	6923      	ldr	r3, [r4, #16]
 800572a:	3b01      	subs	r3, #1
 800572c:	6123      	str	r3, [r4, #16]
 800572e:	e7f1      	b.n	8005714 <_scanf_float+0x2fc>
 8005730:	46aa      	mov	sl, r5
 8005732:	9602      	str	r6, [sp, #8]
 8005734:	e7df      	b.n	80056f6 <_scanf_float+0x2de>
 8005736:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800573a:	6923      	ldr	r3, [r4, #16]
 800573c:	2965      	cmp	r1, #101	; 0x65
 800573e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005742:	f106 35ff 	add.w	r5, r6, #4294967295
 8005746:	6123      	str	r3, [r4, #16]
 8005748:	d00c      	beq.n	8005764 <_scanf_float+0x34c>
 800574a:	2945      	cmp	r1, #69	; 0x45
 800574c:	d00a      	beq.n	8005764 <_scanf_float+0x34c>
 800574e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005752:	463a      	mov	r2, r7
 8005754:	4640      	mov	r0, r8
 8005756:	4798      	blx	r3
 8005758:	6923      	ldr	r3, [r4, #16]
 800575a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800575e:	3b01      	subs	r3, #1
 8005760:	1eb5      	subs	r5, r6, #2
 8005762:	6123      	str	r3, [r4, #16]
 8005764:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005768:	463a      	mov	r2, r7
 800576a:	4640      	mov	r0, r8
 800576c:	4798      	blx	r3
 800576e:	462e      	mov	r6, r5
 8005770:	6825      	ldr	r5, [r4, #0]
 8005772:	f015 0510 	ands.w	r5, r5, #16
 8005776:	d158      	bne.n	800582a <_scanf_float+0x412>
 8005778:	7035      	strb	r5, [r6, #0]
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005784:	d11c      	bne.n	80057c0 <_scanf_float+0x3a8>
 8005786:	9b01      	ldr	r3, [sp, #4]
 8005788:	454b      	cmp	r3, r9
 800578a:	eba3 0209 	sub.w	r2, r3, r9
 800578e:	d124      	bne.n	80057da <_scanf_float+0x3c2>
 8005790:	2200      	movs	r2, #0
 8005792:	4659      	mov	r1, fp
 8005794:	4640      	mov	r0, r8
 8005796:	f000 ff19 	bl	80065cc <_strtod_r>
 800579a:	9b03      	ldr	r3, [sp, #12]
 800579c:	6821      	ldr	r1, [r4, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f011 0f02 	tst.w	r1, #2
 80057a4:	ec57 6b10 	vmov	r6, r7, d0
 80057a8:	f103 0204 	add.w	r2, r3, #4
 80057ac:	d020      	beq.n	80057f0 <_scanf_float+0x3d8>
 80057ae:	9903      	ldr	r1, [sp, #12]
 80057b0:	600a      	str	r2, [r1, #0]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	e9c3 6700 	strd	r6, r7, [r3]
 80057b8:	68e3      	ldr	r3, [r4, #12]
 80057ba:	3301      	adds	r3, #1
 80057bc:	60e3      	str	r3, [r4, #12]
 80057be:	e66c      	b.n	800549a <_scanf_float+0x82>
 80057c0:	9b04      	ldr	r3, [sp, #16]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d0e4      	beq.n	8005790 <_scanf_float+0x378>
 80057c6:	9905      	ldr	r1, [sp, #20]
 80057c8:	230a      	movs	r3, #10
 80057ca:	462a      	mov	r2, r5
 80057cc:	3101      	adds	r1, #1
 80057ce:	4640      	mov	r0, r8
 80057d0:	f000 ff86 	bl	80066e0 <_strtol_r>
 80057d4:	9b04      	ldr	r3, [sp, #16]
 80057d6:	9e05      	ldr	r6, [sp, #20]
 80057d8:	1ac2      	subs	r2, r0, r3
 80057da:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80057de:	429e      	cmp	r6, r3
 80057e0:	bf28      	it	cs
 80057e2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80057e6:	4912      	ldr	r1, [pc, #72]	; (8005830 <_scanf_float+0x418>)
 80057e8:	4630      	mov	r0, r6
 80057ea:	f000 f82b 	bl	8005844 <siprintf>
 80057ee:	e7cf      	b.n	8005790 <_scanf_float+0x378>
 80057f0:	f011 0f04 	tst.w	r1, #4
 80057f4:	9903      	ldr	r1, [sp, #12]
 80057f6:	600a      	str	r2, [r1, #0]
 80057f8:	d1db      	bne.n	80057b2 <_scanf_float+0x39a>
 80057fa:	f8d3 8000 	ldr.w	r8, [r3]
 80057fe:	ee10 2a10 	vmov	r2, s0
 8005802:	ee10 0a10 	vmov	r0, s0
 8005806:	463b      	mov	r3, r7
 8005808:	4639      	mov	r1, r7
 800580a:	f7fb f9a7 	bl	8000b5c <__aeabi_dcmpun>
 800580e:	b128      	cbz	r0, 800581c <_scanf_float+0x404>
 8005810:	4808      	ldr	r0, [pc, #32]	; (8005834 <_scanf_float+0x41c>)
 8005812:	f000 f811 	bl	8005838 <nanf>
 8005816:	ed88 0a00 	vstr	s0, [r8]
 800581a:	e7cd      	b.n	80057b8 <_scanf_float+0x3a0>
 800581c:	4630      	mov	r0, r6
 800581e:	4639      	mov	r1, r7
 8005820:	f7fb f9fa 	bl	8000c18 <__aeabi_d2f>
 8005824:	f8c8 0000 	str.w	r0, [r8]
 8005828:	e7c6      	b.n	80057b8 <_scanf_float+0x3a0>
 800582a:	2500      	movs	r5, #0
 800582c:	e635      	b.n	800549a <_scanf_float+0x82>
 800582e:	bf00      	nop
 8005830:	08009ede 	.word	0x08009ede
 8005834:	0800a313 	.word	0x0800a313

08005838 <nanf>:
 8005838:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005840 <nanf+0x8>
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	7fc00000 	.word	0x7fc00000

08005844 <siprintf>:
 8005844:	b40e      	push	{r1, r2, r3}
 8005846:	b500      	push	{lr}
 8005848:	b09c      	sub	sp, #112	; 0x70
 800584a:	ab1d      	add	r3, sp, #116	; 0x74
 800584c:	9002      	str	r0, [sp, #8]
 800584e:	9006      	str	r0, [sp, #24]
 8005850:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005854:	4809      	ldr	r0, [pc, #36]	; (800587c <siprintf+0x38>)
 8005856:	9107      	str	r1, [sp, #28]
 8005858:	9104      	str	r1, [sp, #16]
 800585a:	4909      	ldr	r1, [pc, #36]	; (8005880 <siprintf+0x3c>)
 800585c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005860:	9105      	str	r1, [sp, #20]
 8005862:	6800      	ldr	r0, [r0, #0]
 8005864:	9301      	str	r3, [sp, #4]
 8005866:	a902      	add	r1, sp, #8
 8005868:	f002 ff54 	bl	8008714 <_svfiprintf_r>
 800586c:	9b02      	ldr	r3, [sp, #8]
 800586e:	2200      	movs	r2, #0
 8005870:	701a      	strb	r2, [r3, #0]
 8005872:	b01c      	add	sp, #112	; 0x70
 8005874:	f85d eb04 	ldr.w	lr, [sp], #4
 8005878:	b003      	add	sp, #12
 800587a:	4770      	bx	lr
 800587c:	2000002c 	.word	0x2000002c
 8005880:	ffff0208 	.word	0xffff0208

08005884 <siscanf>:
 8005884:	b40e      	push	{r1, r2, r3}
 8005886:	b510      	push	{r4, lr}
 8005888:	b09f      	sub	sp, #124	; 0x7c
 800588a:	ac21      	add	r4, sp, #132	; 0x84
 800588c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005890:	f854 2b04 	ldr.w	r2, [r4], #4
 8005894:	9201      	str	r2, [sp, #4]
 8005896:	f8ad 101c 	strh.w	r1, [sp, #28]
 800589a:	9004      	str	r0, [sp, #16]
 800589c:	9008      	str	r0, [sp, #32]
 800589e:	f7fa fca9 	bl	80001f4 <strlen>
 80058a2:	4b0c      	ldr	r3, [pc, #48]	; (80058d4 <siscanf+0x50>)
 80058a4:	9005      	str	r0, [sp, #20]
 80058a6:	9009      	str	r0, [sp, #36]	; 0x24
 80058a8:	930d      	str	r3, [sp, #52]	; 0x34
 80058aa:	480b      	ldr	r0, [pc, #44]	; (80058d8 <siscanf+0x54>)
 80058ac:	9a01      	ldr	r2, [sp, #4]
 80058ae:	6800      	ldr	r0, [r0, #0]
 80058b0:	9403      	str	r4, [sp, #12]
 80058b2:	2300      	movs	r3, #0
 80058b4:	9311      	str	r3, [sp, #68]	; 0x44
 80058b6:	9316      	str	r3, [sp, #88]	; 0x58
 80058b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80058bc:	f8ad 301e 	strh.w	r3, [sp, #30]
 80058c0:	a904      	add	r1, sp, #16
 80058c2:	4623      	mov	r3, r4
 80058c4:	f003 f880 	bl	80089c8 <__ssvfiscanf_r>
 80058c8:	b01f      	add	sp, #124	; 0x7c
 80058ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058ce:	b003      	add	sp, #12
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	080058ff 	.word	0x080058ff
 80058d8:	2000002c 	.word	0x2000002c

080058dc <__sread>:
 80058dc:	b510      	push	{r4, lr}
 80058de:	460c      	mov	r4, r1
 80058e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058e4:	f003 fb34 	bl	8008f50 <_read_r>
 80058e8:	2800      	cmp	r0, #0
 80058ea:	bfab      	itete	ge
 80058ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80058ee:	89a3      	ldrhlt	r3, [r4, #12]
 80058f0:	181b      	addge	r3, r3, r0
 80058f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80058f6:	bfac      	ite	ge
 80058f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80058fa:	81a3      	strhlt	r3, [r4, #12]
 80058fc:	bd10      	pop	{r4, pc}

080058fe <__seofread>:
 80058fe:	2000      	movs	r0, #0
 8005900:	4770      	bx	lr

08005902 <__swrite>:
 8005902:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005906:	461f      	mov	r7, r3
 8005908:	898b      	ldrh	r3, [r1, #12]
 800590a:	05db      	lsls	r3, r3, #23
 800590c:	4605      	mov	r5, r0
 800590e:	460c      	mov	r4, r1
 8005910:	4616      	mov	r6, r2
 8005912:	d505      	bpl.n	8005920 <__swrite+0x1e>
 8005914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005918:	2302      	movs	r3, #2
 800591a:	2200      	movs	r2, #0
 800591c:	f002 f8f0 	bl	8007b00 <_lseek_r>
 8005920:	89a3      	ldrh	r3, [r4, #12]
 8005922:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005926:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800592a:	81a3      	strh	r3, [r4, #12]
 800592c:	4632      	mov	r2, r6
 800592e:	463b      	mov	r3, r7
 8005930:	4628      	mov	r0, r5
 8005932:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005936:	f000 bed5 	b.w	80066e4 <_write_r>

0800593a <__sseek>:
 800593a:	b510      	push	{r4, lr}
 800593c:	460c      	mov	r4, r1
 800593e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005942:	f002 f8dd 	bl	8007b00 <_lseek_r>
 8005946:	1c43      	adds	r3, r0, #1
 8005948:	89a3      	ldrh	r3, [r4, #12]
 800594a:	bf15      	itete	ne
 800594c:	6560      	strne	r0, [r4, #84]	; 0x54
 800594e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005952:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005956:	81a3      	strheq	r3, [r4, #12]
 8005958:	bf18      	it	ne
 800595a:	81a3      	strhne	r3, [r4, #12]
 800595c:	bd10      	pop	{r4, pc}

0800595e <__sclose>:
 800595e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005962:	f000 bed1 	b.w	8006708 <_close_r>

08005966 <strchr>:
 8005966:	b2c9      	uxtb	r1, r1
 8005968:	4603      	mov	r3, r0
 800596a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800596e:	b11a      	cbz	r2, 8005978 <strchr+0x12>
 8005970:	428a      	cmp	r2, r1
 8005972:	d1f9      	bne.n	8005968 <strchr+0x2>
 8005974:	4618      	mov	r0, r3
 8005976:	4770      	bx	lr
 8005978:	2900      	cmp	r1, #0
 800597a:	bf18      	it	ne
 800597c:	2300      	movne	r3, #0
 800597e:	e7f9      	b.n	8005974 <strchr+0xe>

08005980 <sulp>:
 8005980:	b570      	push	{r4, r5, r6, lr}
 8005982:	4604      	mov	r4, r0
 8005984:	460d      	mov	r5, r1
 8005986:	ec45 4b10 	vmov	d0, r4, r5
 800598a:	4616      	mov	r6, r2
 800598c:	f002 fc5e 	bl	800824c <__ulp>
 8005990:	ec51 0b10 	vmov	r0, r1, d0
 8005994:	b17e      	cbz	r6, 80059b6 <sulp+0x36>
 8005996:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800599a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800599e:	2b00      	cmp	r3, #0
 80059a0:	dd09      	ble.n	80059b6 <sulp+0x36>
 80059a2:	051b      	lsls	r3, r3, #20
 80059a4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80059a8:	2400      	movs	r4, #0
 80059aa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80059ae:	4622      	mov	r2, r4
 80059b0:	462b      	mov	r3, r5
 80059b2:	f7fa fe39 	bl	8000628 <__aeabi_dmul>
 80059b6:	bd70      	pop	{r4, r5, r6, pc}

080059b8 <_strtod_l>:
 80059b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059bc:	b0a3      	sub	sp, #140	; 0x8c
 80059be:	461f      	mov	r7, r3
 80059c0:	2300      	movs	r3, #0
 80059c2:	931e      	str	r3, [sp, #120]	; 0x78
 80059c4:	4ba4      	ldr	r3, [pc, #656]	; (8005c58 <_strtod_l+0x2a0>)
 80059c6:	9219      	str	r2, [sp, #100]	; 0x64
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	9307      	str	r3, [sp, #28]
 80059cc:	4604      	mov	r4, r0
 80059ce:	4618      	mov	r0, r3
 80059d0:	4688      	mov	r8, r1
 80059d2:	f7fa fc0f 	bl	80001f4 <strlen>
 80059d6:	f04f 0a00 	mov.w	sl, #0
 80059da:	4605      	mov	r5, r0
 80059dc:	f04f 0b00 	mov.w	fp, #0
 80059e0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80059e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80059e6:	781a      	ldrb	r2, [r3, #0]
 80059e8:	2a2b      	cmp	r2, #43	; 0x2b
 80059ea:	d04c      	beq.n	8005a86 <_strtod_l+0xce>
 80059ec:	d839      	bhi.n	8005a62 <_strtod_l+0xaa>
 80059ee:	2a0d      	cmp	r2, #13
 80059f0:	d832      	bhi.n	8005a58 <_strtod_l+0xa0>
 80059f2:	2a08      	cmp	r2, #8
 80059f4:	d832      	bhi.n	8005a5c <_strtod_l+0xa4>
 80059f6:	2a00      	cmp	r2, #0
 80059f8:	d03c      	beq.n	8005a74 <_strtod_l+0xbc>
 80059fa:	2300      	movs	r3, #0
 80059fc:	930e      	str	r3, [sp, #56]	; 0x38
 80059fe:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005a00:	7833      	ldrb	r3, [r6, #0]
 8005a02:	2b30      	cmp	r3, #48	; 0x30
 8005a04:	f040 80b4 	bne.w	8005b70 <_strtod_l+0x1b8>
 8005a08:	7873      	ldrb	r3, [r6, #1]
 8005a0a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005a0e:	2b58      	cmp	r3, #88	; 0x58
 8005a10:	d16c      	bne.n	8005aec <_strtod_l+0x134>
 8005a12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a14:	9301      	str	r3, [sp, #4]
 8005a16:	ab1e      	add	r3, sp, #120	; 0x78
 8005a18:	9702      	str	r7, [sp, #8]
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	4a8f      	ldr	r2, [pc, #572]	; (8005c5c <_strtod_l+0x2a4>)
 8005a1e:	ab1f      	add	r3, sp, #124	; 0x7c
 8005a20:	a91d      	add	r1, sp, #116	; 0x74
 8005a22:	4620      	mov	r0, r4
 8005a24:	f001 fd60 	bl	80074e8 <__gethex>
 8005a28:	f010 0707 	ands.w	r7, r0, #7
 8005a2c:	4605      	mov	r5, r0
 8005a2e:	d005      	beq.n	8005a3c <_strtod_l+0x84>
 8005a30:	2f06      	cmp	r7, #6
 8005a32:	d12a      	bne.n	8005a8a <_strtod_l+0xd2>
 8005a34:	3601      	adds	r6, #1
 8005a36:	2300      	movs	r3, #0
 8005a38:	961d      	str	r6, [sp, #116]	; 0x74
 8005a3a:	930e      	str	r3, [sp, #56]	; 0x38
 8005a3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f040 8596 	bne.w	8006570 <_strtod_l+0xbb8>
 8005a44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a46:	b1db      	cbz	r3, 8005a80 <_strtod_l+0xc8>
 8005a48:	4652      	mov	r2, sl
 8005a4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005a4e:	ec43 2b10 	vmov	d0, r2, r3
 8005a52:	b023      	add	sp, #140	; 0x8c
 8005a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a58:	2a20      	cmp	r2, #32
 8005a5a:	d1ce      	bne.n	80059fa <_strtod_l+0x42>
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	931d      	str	r3, [sp, #116]	; 0x74
 8005a60:	e7c0      	b.n	80059e4 <_strtod_l+0x2c>
 8005a62:	2a2d      	cmp	r2, #45	; 0x2d
 8005a64:	d1c9      	bne.n	80059fa <_strtod_l+0x42>
 8005a66:	2201      	movs	r2, #1
 8005a68:	920e      	str	r2, [sp, #56]	; 0x38
 8005a6a:	1c5a      	adds	r2, r3, #1
 8005a6c:	921d      	str	r2, [sp, #116]	; 0x74
 8005a6e:	785b      	ldrb	r3, [r3, #1]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1c4      	bne.n	80059fe <_strtod_l+0x46>
 8005a74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005a76:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f040 8576 	bne.w	800656c <_strtod_l+0xbb4>
 8005a80:	4652      	mov	r2, sl
 8005a82:	465b      	mov	r3, fp
 8005a84:	e7e3      	b.n	8005a4e <_strtod_l+0x96>
 8005a86:	2200      	movs	r2, #0
 8005a88:	e7ee      	b.n	8005a68 <_strtod_l+0xb0>
 8005a8a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005a8c:	b13a      	cbz	r2, 8005a9e <_strtod_l+0xe6>
 8005a8e:	2135      	movs	r1, #53	; 0x35
 8005a90:	a820      	add	r0, sp, #128	; 0x80
 8005a92:	f002 fce6 	bl	8008462 <__copybits>
 8005a96:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005a98:	4620      	mov	r0, r4
 8005a9a:	f002 f8ab 	bl	8007bf4 <_Bfree>
 8005a9e:	3f01      	subs	r7, #1
 8005aa0:	2f05      	cmp	r7, #5
 8005aa2:	d807      	bhi.n	8005ab4 <_strtod_l+0xfc>
 8005aa4:	e8df f007 	tbb	[pc, r7]
 8005aa8:	1d180b0e 	.word	0x1d180b0e
 8005aac:	030e      	.short	0x030e
 8005aae:	f04f 0b00 	mov.w	fp, #0
 8005ab2:	46da      	mov	sl, fp
 8005ab4:	0728      	lsls	r0, r5, #28
 8005ab6:	d5c1      	bpl.n	8005a3c <_strtod_l+0x84>
 8005ab8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005abc:	e7be      	b.n	8005a3c <_strtod_l+0x84>
 8005abe:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8005ac2:	e7f7      	b.n	8005ab4 <_strtod_l+0xfc>
 8005ac4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8005ac8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005aca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005ace:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005ad2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005ad6:	e7ed      	b.n	8005ab4 <_strtod_l+0xfc>
 8005ad8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8005c60 <_strtod_l+0x2a8>
 8005adc:	f04f 0a00 	mov.w	sl, #0
 8005ae0:	e7e8      	b.n	8005ab4 <_strtod_l+0xfc>
 8005ae2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005ae6:	f04f 3aff 	mov.w	sl, #4294967295
 8005aea:	e7e3      	b.n	8005ab4 <_strtod_l+0xfc>
 8005aec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005aee:	1c5a      	adds	r2, r3, #1
 8005af0:	921d      	str	r2, [sp, #116]	; 0x74
 8005af2:	785b      	ldrb	r3, [r3, #1]
 8005af4:	2b30      	cmp	r3, #48	; 0x30
 8005af6:	d0f9      	beq.n	8005aec <_strtod_l+0x134>
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d09f      	beq.n	8005a3c <_strtod_l+0x84>
 8005afc:	2301      	movs	r3, #1
 8005afe:	f04f 0900 	mov.w	r9, #0
 8005b02:	9304      	str	r3, [sp, #16]
 8005b04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b06:	930a      	str	r3, [sp, #40]	; 0x28
 8005b08:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005b0c:	464f      	mov	r7, r9
 8005b0e:	220a      	movs	r2, #10
 8005b10:	981d      	ldr	r0, [sp, #116]	; 0x74
 8005b12:	7806      	ldrb	r6, [r0, #0]
 8005b14:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005b18:	b2d9      	uxtb	r1, r3
 8005b1a:	2909      	cmp	r1, #9
 8005b1c:	d92a      	bls.n	8005b74 <_strtod_l+0x1bc>
 8005b1e:	9907      	ldr	r1, [sp, #28]
 8005b20:	462a      	mov	r2, r5
 8005b22:	f003 fa71 	bl	8009008 <strncmp>
 8005b26:	b398      	cbz	r0, 8005b90 <_strtod_l+0x1d8>
 8005b28:	2000      	movs	r0, #0
 8005b2a:	4633      	mov	r3, r6
 8005b2c:	463d      	mov	r5, r7
 8005b2e:	9007      	str	r0, [sp, #28]
 8005b30:	4602      	mov	r2, r0
 8005b32:	2b65      	cmp	r3, #101	; 0x65
 8005b34:	d001      	beq.n	8005b3a <_strtod_l+0x182>
 8005b36:	2b45      	cmp	r3, #69	; 0x45
 8005b38:	d118      	bne.n	8005b6c <_strtod_l+0x1b4>
 8005b3a:	b91d      	cbnz	r5, 8005b44 <_strtod_l+0x18c>
 8005b3c:	9b04      	ldr	r3, [sp, #16]
 8005b3e:	4303      	orrs	r3, r0
 8005b40:	d098      	beq.n	8005a74 <_strtod_l+0xbc>
 8005b42:	2500      	movs	r5, #0
 8005b44:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8005b48:	f108 0301 	add.w	r3, r8, #1
 8005b4c:	931d      	str	r3, [sp, #116]	; 0x74
 8005b4e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005b52:	2b2b      	cmp	r3, #43	; 0x2b
 8005b54:	d075      	beq.n	8005c42 <_strtod_l+0x28a>
 8005b56:	2b2d      	cmp	r3, #45	; 0x2d
 8005b58:	d07b      	beq.n	8005c52 <_strtod_l+0x29a>
 8005b5a:	f04f 0c00 	mov.w	ip, #0
 8005b5e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005b62:	2909      	cmp	r1, #9
 8005b64:	f240 8082 	bls.w	8005c6c <_strtod_l+0x2b4>
 8005b68:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005b6c:	2600      	movs	r6, #0
 8005b6e:	e09d      	b.n	8005cac <_strtod_l+0x2f4>
 8005b70:	2300      	movs	r3, #0
 8005b72:	e7c4      	b.n	8005afe <_strtod_l+0x146>
 8005b74:	2f08      	cmp	r7, #8
 8005b76:	bfd8      	it	le
 8005b78:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8005b7a:	f100 0001 	add.w	r0, r0, #1
 8005b7e:	bfda      	itte	le
 8005b80:	fb02 3301 	mlale	r3, r2, r1, r3
 8005b84:	9309      	strle	r3, [sp, #36]	; 0x24
 8005b86:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005b8a:	3701      	adds	r7, #1
 8005b8c:	901d      	str	r0, [sp, #116]	; 0x74
 8005b8e:	e7bf      	b.n	8005b10 <_strtod_l+0x158>
 8005b90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b92:	195a      	adds	r2, r3, r5
 8005b94:	921d      	str	r2, [sp, #116]	; 0x74
 8005b96:	5d5b      	ldrb	r3, [r3, r5]
 8005b98:	2f00      	cmp	r7, #0
 8005b9a:	d037      	beq.n	8005c0c <_strtod_l+0x254>
 8005b9c:	9007      	str	r0, [sp, #28]
 8005b9e:	463d      	mov	r5, r7
 8005ba0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005ba4:	2a09      	cmp	r2, #9
 8005ba6:	d912      	bls.n	8005bce <_strtod_l+0x216>
 8005ba8:	2201      	movs	r2, #1
 8005baa:	e7c2      	b.n	8005b32 <_strtod_l+0x17a>
 8005bac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005bae:	1c5a      	adds	r2, r3, #1
 8005bb0:	921d      	str	r2, [sp, #116]	; 0x74
 8005bb2:	785b      	ldrb	r3, [r3, #1]
 8005bb4:	3001      	adds	r0, #1
 8005bb6:	2b30      	cmp	r3, #48	; 0x30
 8005bb8:	d0f8      	beq.n	8005bac <_strtod_l+0x1f4>
 8005bba:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005bbe:	2a08      	cmp	r2, #8
 8005bc0:	f200 84db 	bhi.w	800657a <_strtod_l+0xbc2>
 8005bc4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005bc6:	9007      	str	r0, [sp, #28]
 8005bc8:	2000      	movs	r0, #0
 8005bca:	920a      	str	r2, [sp, #40]	; 0x28
 8005bcc:	4605      	mov	r5, r0
 8005bce:	3b30      	subs	r3, #48	; 0x30
 8005bd0:	f100 0201 	add.w	r2, r0, #1
 8005bd4:	d014      	beq.n	8005c00 <_strtod_l+0x248>
 8005bd6:	9907      	ldr	r1, [sp, #28]
 8005bd8:	4411      	add	r1, r2
 8005bda:	9107      	str	r1, [sp, #28]
 8005bdc:	462a      	mov	r2, r5
 8005bde:	eb00 0e05 	add.w	lr, r0, r5
 8005be2:	210a      	movs	r1, #10
 8005be4:	4572      	cmp	r2, lr
 8005be6:	d113      	bne.n	8005c10 <_strtod_l+0x258>
 8005be8:	182a      	adds	r2, r5, r0
 8005bea:	2a08      	cmp	r2, #8
 8005bec:	f105 0501 	add.w	r5, r5, #1
 8005bf0:	4405      	add	r5, r0
 8005bf2:	dc1c      	bgt.n	8005c2e <_strtod_l+0x276>
 8005bf4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bf6:	220a      	movs	r2, #10
 8005bf8:	fb02 3301 	mla	r3, r2, r1, r3
 8005bfc:	9309      	str	r3, [sp, #36]	; 0x24
 8005bfe:	2200      	movs	r2, #0
 8005c00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005c02:	1c59      	adds	r1, r3, #1
 8005c04:	911d      	str	r1, [sp, #116]	; 0x74
 8005c06:	785b      	ldrb	r3, [r3, #1]
 8005c08:	4610      	mov	r0, r2
 8005c0a:	e7c9      	b.n	8005ba0 <_strtod_l+0x1e8>
 8005c0c:	4638      	mov	r0, r7
 8005c0e:	e7d2      	b.n	8005bb6 <_strtod_l+0x1fe>
 8005c10:	2a08      	cmp	r2, #8
 8005c12:	dc04      	bgt.n	8005c1e <_strtod_l+0x266>
 8005c14:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005c16:	434e      	muls	r6, r1
 8005c18:	9609      	str	r6, [sp, #36]	; 0x24
 8005c1a:	3201      	adds	r2, #1
 8005c1c:	e7e2      	b.n	8005be4 <_strtod_l+0x22c>
 8005c1e:	f102 0c01 	add.w	ip, r2, #1
 8005c22:	f1bc 0f10 	cmp.w	ip, #16
 8005c26:	bfd8      	it	le
 8005c28:	fb01 f909 	mulle.w	r9, r1, r9
 8005c2c:	e7f5      	b.n	8005c1a <_strtod_l+0x262>
 8005c2e:	2d10      	cmp	r5, #16
 8005c30:	bfdc      	itt	le
 8005c32:	220a      	movle	r2, #10
 8005c34:	fb02 3909 	mlale	r9, r2, r9, r3
 8005c38:	e7e1      	b.n	8005bfe <_strtod_l+0x246>
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	9307      	str	r3, [sp, #28]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	e77c      	b.n	8005b3c <_strtod_l+0x184>
 8005c42:	f04f 0c00 	mov.w	ip, #0
 8005c46:	f108 0302 	add.w	r3, r8, #2
 8005c4a:	931d      	str	r3, [sp, #116]	; 0x74
 8005c4c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8005c50:	e785      	b.n	8005b5e <_strtod_l+0x1a6>
 8005c52:	f04f 0c01 	mov.w	ip, #1
 8005c56:	e7f6      	b.n	8005c46 <_strtod_l+0x28e>
 8005c58:	0800a138 	.word	0x0800a138
 8005c5c:	08009ee4 	.word	0x08009ee4
 8005c60:	7ff00000 	.word	0x7ff00000
 8005c64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005c66:	1c59      	adds	r1, r3, #1
 8005c68:	911d      	str	r1, [sp, #116]	; 0x74
 8005c6a:	785b      	ldrb	r3, [r3, #1]
 8005c6c:	2b30      	cmp	r3, #48	; 0x30
 8005c6e:	d0f9      	beq.n	8005c64 <_strtod_l+0x2ac>
 8005c70:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8005c74:	2908      	cmp	r1, #8
 8005c76:	f63f af79 	bhi.w	8005b6c <_strtod_l+0x1b4>
 8005c7a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005c7e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005c80:	9308      	str	r3, [sp, #32]
 8005c82:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005c84:	1c59      	adds	r1, r3, #1
 8005c86:	911d      	str	r1, [sp, #116]	; 0x74
 8005c88:	785b      	ldrb	r3, [r3, #1]
 8005c8a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8005c8e:	2e09      	cmp	r6, #9
 8005c90:	d937      	bls.n	8005d02 <_strtod_l+0x34a>
 8005c92:	9e08      	ldr	r6, [sp, #32]
 8005c94:	1b89      	subs	r1, r1, r6
 8005c96:	2908      	cmp	r1, #8
 8005c98:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005c9c:	dc02      	bgt.n	8005ca4 <_strtod_l+0x2ec>
 8005c9e:	4576      	cmp	r6, lr
 8005ca0:	bfa8      	it	ge
 8005ca2:	4676      	movge	r6, lr
 8005ca4:	f1bc 0f00 	cmp.w	ip, #0
 8005ca8:	d000      	beq.n	8005cac <_strtod_l+0x2f4>
 8005caa:	4276      	negs	r6, r6
 8005cac:	2d00      	cmp	r5, #0
 8005cae:	d14f      	bne.n	8005d50 <_strtod_l+0x398>
 8005cb0:	9904      	ldr	r1, [sp, #16]
 8005cb2:	4301      	orrs	r1, r0
 8005cb4:	f47f aec2 	bne.w	8005a3c <_strtod_l+0x84>
 8005cb8:	2a00      	cmp	r2, #0
 8005cba:	f47f aedb 	bne.w	8005a74 <_strtod_l+0xbc>
 8005cbe:	2b69      	cmp	r3, #105	; 0x69
 8005cc0:	d027      	beq.n	8005d12 <_strtod_l+0x35a>
 8005cc2:	dc24      	bgt.n	8005d0e <_strtod_l+0x356>
 8005cc4:	2b49      	cmp	r3, #73	; 0x49
 8005cc6:	d024      	beq.n	8005d12 <_strtod_l+0x35a>
 8005cc8:	2b4e      	cmp	r3, #78	; 0x4e
 8005cca:	f47f aed3 	bne.w	8005a74 <_strtod_l+0xbc>
 8005cce:	499e      	ldr	r1, [pc, #632]	; (8005f48 <_strtod_l+0x590>)
 8005cd0:	a81d      	add	r0, sp, #116	; 0x74
 8005cd2:	f001 fe61 	bl	8007998 <__match>
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	f43f aecc 	beq.w	8005a74 <_strtod_l+0xbc>
 8005cdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	2b28      	cmp	r3, #40	; 0x28
 8005ce2:	d12d      	bne.n	8005d40 <_strtod_l+0x388>
 8005ce4:	4999      	ldr	r1, [pc, #612]	; (8005f4c <_strtod_l+0x594>)
 8005ce6:	aa20      	add	r2, sp, #128	; 0x80
 8005ce8:	a81d      	add	r0, sp, #116	; 0x74
 8005cea:	f001 fe69 	bl	80079c0 <__hexnan>
 8005cee:	2805      	cmp	r0, #5
 8005cf0:	d126      	bne.n	8005d40 <_strtod_l+0x388>
 8005cf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cf4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8005cf8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005cfc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005d00:	e69c      	b.n	8005a3c <_strtod_l+0x84>
 8005d02:	210a      	movs	r1, #10
 8005d04:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005d08:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005d0c:	e7b9      	b.n	8005c82 <_strtod_l+0x2ca>
 8005d0e:	2b6e      	cmp	r3, #110	; 0x6e
 8005d10:	e7db      	b.n	8005cca <_strtod_l+0x312>
 8005d12:	498f      	ldr	r1, [pc, #572]	; (8005f50 <_strtod_l+0x598>)
 8005d14:	a81d      	add	r0, sp, #116	; 0x74
 8005d16:	f001 fe3f 	bl	8007998 <__match>
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	f43f aeaa 	beq.w	8005a74 <_strtod_l+0xbc>
 8005d20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005d22:	498c      	ldr	r1, [pc, #560]	; (8005f54 <_strtod_l+0x59c>)
 8005d24:	3b01      	subs	r3, #1
 8005d26:	a81d      	add	r0, sp, #116	; 0x74
 8005d28:	931d      	str	r3, [sp, #116]	; 0x74
 8005d2a:	f001 fe35 	bl	8007998 <__match>
 8005d2e:	b910      	cbnz	r0, 8005d36 <_strtod_l+0x37e>
 8005d30:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005d32:	3301      	adds	r3, #1
 8005d34:	931d      	str	r3, [sp, #116]	; 0x74
 8005d36:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8005f64 <_strtod_l+0x5ac>
 8005d3a:	f04f 0a00 	mov.w	sl, #0
 8005d3e:	e67d      	b.n	8005a3c <_strtod_l+0x84>
 8005d40:	4885      	ldr	r0, [pc, #532]	; (8005f58 <_strtod_l+0x5a0>)
 8005d42:	f7fe fec5 	bl	8004ad0 <nan>
 8005d46:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005d4a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005d4e:	e675      	b.n	8005a3c <_strtod_l+0x84>
 8005d50:	9b07      	ldr	r3, [sp, #28]
 8005d52:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d54:	1af3      	subs	r3, r6, r3
 8005d56:	2f00      	cmp	r7, #0
 8005d58:	bf08      	it	eq
 8005d5a:	462f      	moveq	r7, r5
 8005d5c:	2d10      	cmp	r5, #16
 8005d5e:	9308      	str	r3, [sp, #32]
 8005d60:	46a8      	mov	r8, r5
 8005d62:	bfa8      	it	ge
 8005d64:	f04f 0810 	movge.w	r8, #16
 8005d68:	f7fa fbe4 	bl	8000534 <__aeabi_ui2d>
 8005d6c:	2d09      	cmp	r5, #9
 8005d6e:	4682      	mov	sl, r0
 8005d70:	468b      	mov	fp, r1
 8005d72:	dd13      	ble.n	8005d9c <_strtod_l+0x3e4>
 8005d74:	4b79      	ldr	r3, [pc, #484]	; (8005f5c <_strtod_l+0x5a4>)
 8005d76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005d7a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005d7e:	f7fa fc53 	bl	8000628 <__aeabi_dmul>
 8005d82:	4682      	mov	sl, r0
 8005d84:	4648      	mov	r0, r9
 8005d86:	468b      	mov	fp, r1
 8005d88:	f7fa fbd4 	bl	8000534 <__aeabi_ui2d>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	4650      	mov	r0, sl
 8005d92:	4659      	mov	r1, fp
 8005d94:	f7fa fa92 	bl	80002bc <__adddf3>
 8005d98:	4682      	mov	sl, r0
 8005d9a:	468b      	mov	fp, r1
 8005d9c:	2d0f      	cmp	r5, #15
 8005d9e:	dc38      	bgt.n	8005e12 <_strtod_l+0x45a>
 8005da0:	9b08      	ldr	r3, [sp, #32]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f43f ae4a 	beq.w	8005a3c <_strtod_l+0x84>
 8005da8:	dd24      	ble.n	8005df4 <_strtod_l+0x43c>
 8005daa:	2b16      	cmp	r3, #22
 8005dac:	dc0b      	bgt.n	8005dc6 <_strtod_l+0x40e>
 8005dae:	4d6b      	ldr	r5, [pc, #428]	; (8005f5c <_strtod_l+0x5a4>)
 8005db0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8005db4:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005db8:	4652      	mov	r2, sl
 8005dba:	465b      	mov	r3, fp
 8005dbc:	f7fa fc34 	bl	8000628 <__aeabi_dmul>
 8005dc0:	4682      	mov	sl, r0
 8005dc2:	468b      	mov	fp, r1
 8005dc4:	e63a      	b.n	8005a3c <_strtod_l+0x84>
 8005dc6:	9a08      	ldr	r2, [sp, #32]
 8005dc8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	db20      	blt.n	8005e12 <_strtod_l+0x45a>
 8005dd0:	4c62      	ldr	r4, [pc, #392]	; (8005f5c <_strtod_l+0x5a4>)
 8005dd2:	f1c5 050f 	rsb	r5, r5, #15
 8005dd6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005dda:	4652      	mov	r2, sl
 8005ddc:	465b      	mov	r3, fp
 8005dde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005de2:	f7fa fc21 	bl	8000628 <__aeabi_dmul>
 8005de6:	9b08      	ldr	r3, [sp, #32]
 8005de8:	1b5d      	subs	r5, r3, r5
 8005dea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005dee:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005df2:	e7e3      	b.n	8005dbc <_strtod_l+0x404>
 8005df4:	9b08      	ldr	r3, [sp, #32]
 8005df6:	3316      	adds	r3, #22
 8005df8:	db0b      	blt.n	8005e12 <_strtod_l+0x45a>
 8005dfa:	9b07      	ldr	r3, [sp, #28]
 8005dfc:	4a57      	ldr	r2, [pc, #348]	; (8005f5c <_strtod_l+0x5a4>)
 8005dfe:	1b9e      	subs	r6, r3, r6
 8005e00:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8005e04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e08:	4650      	mov	r0, sl
 8005e0a:	4659      	mov	r1, fp
 8005e0c:	f7fa fd36 	bl	800087c <__aeabi_ddiv>
 8005e10:	e7d6      	b.n	8005dc0 <_strtod_l+0x408>
 8005e12:	9b08      	ldr	r3, [sp, #32]
 8005e14:	eba5 0808 	sub.w	r8, r5, r8
 8005e18:	4498      	add	r8, r3
 8005e1a:	f1b8 0f00 	cmp.w	r8, #0
 8005e1e:	dd71      	ble.n	8005f04 <_strtod_l+0x54c>
 8005e20:	f018 030f 	ands.w	r3, r8, #15
 8005e24:	d00a      	beq.n	8005e3c <_strtod_l+0x484>
 8005e26:	494d      	ldr	r1, [pc, #308]	; (8005f5c <_strtod_l+0x5a4>)
 8005e28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005e2c:	4652      	mov	r2, sl
 8005e2e:	465b      	mov	r3, fp
 8005e30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e34:	f7fa fbf8 	bl	8000628 <__aeabi_dmul>
 8005e38:	4682      	mov	sl, r0
 8005e3a:	468b      	mov	fp, r1
 8005e3c:	f038 080f 	bics.w	r8, r8, #15
 8005e40:	d04d      	beq.n	8005ede <_strtod_l+0x526>
 8005e42:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005e46:	dd22      	ble.n	8005e8e <_strtod_l+0x4d6>
 8005e48:	2500      	movs	r5, #0
 8005e4a:	462e      	mov	r6, r5
 8005e4c:	9509      	str	r5, [sp, #36]	; 0x24
 8005e4e:	9507      	str	r5, [sp, #28]
 8005e50:	2322      	movs	r3, #34	; 0x22
 8005e52:	f8df b110 	ldr.w	fp, [pc, #272]	; 8005f64 <_strtod_l+0x5ac>
 8005e56:	6023      	str	r3, [r4, #0]
 8005e58:	f04f 0a00 	mov.w	sl, #0
 8005e5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	f43f adec 	beq.w	8005a3c <_strtod_l+0x84>
 8005e64:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005e66:	4620      	mov	r0, r4
 8005e68:	f001 fec4 	bl	8007bf4 <_Bfree>
 8005e6c:	9907      	ldr	r1, [sp, #28]
 8005e6e:	4620      	mov	r0, r4
 8005e70:	f001 fec0 	bl	8007bf4 <_Bfree>
 8005e74:	4631      	mov	r1, r6
 8005e76:	4620      	mov	r0, r4
 8005e78:	f001 febc 	bl	8007bf4 <_Bfree>
 8005e7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e7e:	4620      	mov	r0, r4
 8005e80:	f001 feb8 	bl	8007bf4 <_Bfree>
 8005e84:	4629      	mov	r1, r5
 8005e86:	4620      	mov	r0, r4
 8005e88:	f001 feb4 	bl	8007bf4 <_Bfree>
 8005e8c:	e5d6      	b.n	8005a3c <_strtod_l+0x84>
 8005e8e:	2300      	movs	r3, #0
 8005e90:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005e94:	4650      	mov	r0, sl
 8005e96:	4659      	mov	r1, fp
 8005e98:	4699      	mov	r9, r3
 8005e9a:	f1b8 0f01 	cmp.w	r8, #1
 8005e9e:	dc21      	bgt.n	8005ee4 <_strtod_l+0x52c>
 8005ea0:	b10b      	cbz	r3, 8005ea6 <_strtod_l+0x4ee>
 8005ea2:	4682      	mov	sl, r0
 8005ea4:	468b      	mov	fp, r1
 8005ea6:	4b2e      	ldr	r3, [pc, #184]	; (8005f60 <_strtod_l+0x5a8>)
 8005ea8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005eac:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005eb0:	4652      	mov	r2, sl
 8005eb2:	465b      	mov	r3, fp
 8005eb4:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005eb8:	f7fa fbb6 	bl	8000628 <__aeabi_dmul>
 8005ebc:	4b29      	ldr	r3, [pc, #164]	; (8005f64 <_strtod_l+0x5ac>)
 8005ebe:	460a      	mov	r2, r1
 8005ec0:	400b      	ands	r3, r1
 8005ec2:	4929      	ldr	r1, [pc, #164]	; (8005f68 <_strtod_l+0x5b0>)
 8005ec4:	428b      	cmp	r3, r1
 8005ec6:	4682      	mov	sl, r0
 8005ec8:	d8be      	bhi.n	8005e48 <_strtod_l+0x490>
 8005eca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005ece:	428b      	cmp	r3, r1
 8005ed0:	bf86      	itte	hi
 8005ed2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005f6c <_strtod_l+0x5b4>
 8005ed6:	f04f 3aff 	movhi.w	sl, #4294967295
 8005eda:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005ede:	2300      	movs	r3, #0
 8005ee0:	9304      	str	r3, [sp, #16]
 8005ee2:	e081      	b.n	8005fe8 <_strtod_l+0x630>
 8005ee4:	f018 0f01 	tst.w	r8, #1
 8005ee8:	d007      	beq.n	8005efa <_strtod_l+0x542>
 8005eea:	4b1d      	ldr	r3, [pc, #116]	; (8005f60 <_strtod_l+0x5a8>)
 8005eec:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef4:	f7fa fb98 	bl	8000628 <__aeabi_dmul>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	f109 0901 	add.w	r9, r9, #1
 8005efe:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005f02:	e7ca      	b.n	8005e9a <_strtod_l+0x4e2>
 8005f04:	d0eb      	beq.n	8005ede <_strtod_l+0x526>
 8005f06:	f1c8 0800 	rsb	r8, r8, #0
 8005f0a:	f018 020f 	ands.w	r2, r8, #15
 8005f0e:	d00a      	beq.n	8005f26 <_strtod_l+0x56e>
 8005f10:	4b12      	ldr	r3, [pc, #72]	; (8005f5c <_strtod_l+0x5a4>)
 8005f12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f16:	4650      	mov	r0, sl
 8005f18:	4659      	mov	r1, fp
 8005f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1e:	f7fa fcad 	bl	800087c <__aeabi_ddiv>
 8005f22:	4682      	mov	sl, r0
 8005f24:	468b      	mov	fp, r1
 8005f26:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005f2a:	d0d8      	beq.n	8005ede <_strtod_l+0x526>
 8005f2c:	f1b8 0f1f 	cmp.w	r8, #31
 8005f30:	dd1e      	ble.n	8005f70 <_strtod_l+0x5b8>
 8005f32:	2500      	movs	r5, #0
 8005f34:	462e      	mov	r6, r5
 8005f36:	9509      	str	r5, [sp, #36]	; 0x24
 8005f38:	9507      	str	r5, [sp, #28]
 8005f3a:	2322      	movs	r3, #34	; 0x22
 8005f3c:	f04f 0a00 	mov.w	sl, #0
 8005f40:	f04f 0b00 	mov.w	fp, #0
 8005f44:	6023      	str	r3, [r4, #0]
 8005f46:	e789      	b.n	8005e5c <_strtod_l+0x4a4>
 8005f48:	08009eb9 	.word	0x08009eb9
 8005f4c:	08009ef8 	.word	0x08009ef8
 8005f50:	08009eb1 	.word	0x08009eb1
 8005f54:	0800a03c 	.word	0x0800a03c
 8005f58:	0800a313 	.word	0x0800a313
 8005f5c:	0800a1d8 	.word	0x0800a1d8
 8005f60:	0800a1b0 	.word	0x0800a1b0
 8005f64:	7ff00000 	.word	0x7ff00000
 8005f68:	7ca00000 	.word	0x7ca00000
 8005f6c:	7fefffff 	.word	0x7fefffff
 8005f70:	f018 0310 	ands.w	r3, r8, #16
 8005f74:	bf18      	it	ne
 8005f76:	236a      	movne	r3, #106	; 0x6a
 8005f78:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8006330 <_strtod_l+0x978>
 8005f7c:	9304      	str	r3, [sp, #16]
 8005f7e:	4650      	mov	r0, sl
 8005f80:	4659      	mov	r1, fp
 8005f82:	2300      	movs	r3, #0
 8005f84:	f018 0f01 	tst.w	r8, #1
 8005f88:	d004      	beq.n	8005f94 <_strtod_l+0x5dc>
 8005f8a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005f8e:	f7fa fb4b 	bl	8000628 <__aeabi_dmul>
 8005f92:	2301      	movs	r3, #1
 8005f94:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005f98:	f109 0908 	add.w	r9, r9, #8
 8005f9c:	d1f2      	bne.n	8005f84 <_strtod_l+0x5cc>
 8005f9e:	b10b      	cbz	r3, 8005fa4 <_strtod_l+0x5ec>
 8005fa0:	4682      	mov	sl, r0
 8005fa2:	468b      	mov	fp, r1
 8005fa4:	9b04      	ldr	r3, [sp, #16]
 8005fa6:	b1bb      	cbz	r3, 8005fd8 <_strtod_l+0x620>
 8005fa8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005fac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	4659      	mov	r1, fp
 8005fb4:	dd10      	ble.n	8005fd8 <_strtod_l+0x620>
 8005fb6:	2b1f      	cmp	r3, #31
 8005fb8:	f340 8128 	ble.w	800620c <_strtod_l+0x854>
 8005fbc:	2b34      	cmp	r3, #52	; 0x34
 8005fbe:	bfde      	ittt	le
 8005fc0:	3b20      	suble	r3, #32
 8005fc2:	f04f 32ff 	movle.w	r2, #4294967295
 8005fc6:	fa02 f303 	lslle.w	r3, r2, r3
 8005fca:	f04f 0a00 	mov.w	sl, #0
 8005fce:	bfcc      	ite	gt
 8005fd0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005fd4:	ea03 0b01 	andle.w	fp, r3, r1
 8005fd8:	2200      	movs	r2, #0
 8005fda:	2300      	movs	r3, #0
 8005fdc:	4650      	mov	r0, sl
 8005fde:	4659      	mov	r1, fp
 8005fe0:	f7fa fd8a 	bl	8000af8 <__aeabi_dcmpeq>
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	d1a4      	bne.n	8005f32 <_strtod_l+0x57a>
 8005fe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fea:	9300      	str	r3, [sp, #0]
 8005fec:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005fee:	462b      	mov	r3, r5
 8005ff0:	463a      	mov	r2, r7
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	f001 fe6a 	bl	8007ccc <__s2b>
 8005ff8:	9009      	str	r0, [sp, #36]	; 0x24
 8005ffa:	2800      	cmp	r0, #0
 8005ffc:	f43f af24 	beq.w	8005e48 <_strtod_l+0x490>
 8006000:	9b07      	ldr	r3, [sp, #28]
 8006002:	1b9e      	subs	r6, r3, r6
 8006004:	9b08      	ldr	r3, [sp, #32]
 8006006:	2b00      	cmp	r3, #0
 8006008:	bfb4      	ite	lt
 800600a:	4633      	movlt	r3, r6
 800600c:	2300      	movge	r3, #0
 800600e:	9310      	str	r3, [sp, #64]	; 0x40
 8006010:	9b08      	ldr	r3, [sp, #32]
 8006012:	2500      	movs	r5, #0
 8006014:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006018:	9318      	str	r3, [sp, #96]	; 0x60
 800601a:	462e      	mov	r6, r5
 800601c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800601e:	4620      	mov	r0, r4
 8006020:	6859      	ldr	r1, [r3, #4]
 8006022:	f001 fda7 	bl	8007b74 <_Balloc>
 8006026:	9007      	str	r0, [sp, #28]
 8006028:	2800      	cmp	r0, #0
 800602a:	f43f af11 	beq.w	8005e50 <_strtod_l+0x498>
 800602e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006030:	691a      	ldr	r2, [r3, #16]
 8006032:	3202      	adds	r2, #2
 8006034:	f103 010c 	add.w	r1, r3, #12
 8006038:	0092      	lsls	r2, r2, #2
 800603a:	300c      	adds	r0, #12
 800603c:	f001 fd8c 	bl	8007b58 <memcpy>
 8006040:	ec4b ab10 	vmov	d0, sl, fp
 8006044:	aa20      	add	r2, sp, #128	; 0x80
 8006046:	a91f      	add	r1, sp, #124	; 0x7c
 8006048:	4620      	mov	r0, r4
 800604a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800604e:	f002 f979 	bl	8008344 <__d2b>
 8006052:	901e      	str	r0, [sp, #120]	; 0x78
 8006054:	2800      	cmp	r0, #0
 8006056:	f43f aefb 	beq.w	8005e50 <_strtod_l+0x498>
 800605a:	2101      	movs	r1, #1
 800605c:	4620      	mov	r0, r4
 800605e:	f001 fecf 	bl	8007e00 <__i2b>
 8006062:	4606      	mov	r6, r0
 8006064:	2800      	cmp	r0, #0
 8006066:	f43f aef3 	beq.w	8005e50 <_strtod_l+0x498>
 800606a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800606c:	9904      	ldr	r1, [sp, #16]
 800606e:	2b00      	cmp	r3, #0
 8006070:	bfab      	itete	ge
 8006072:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8006074:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8006076:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8006078:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800607c:	bfac      	ite	ge
 800607e:	eb03 0902 	addge.w	r9, r3, r2
 8006082:	1ad7      	sublt	r7, r2, r3
 8006084:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006086:	eba3 0801 	sub.w	r8, r3, r1
 800608a:	4490      	add	r8, r2
 800608c:	4ba3      	ldr	r3, [pc, #652]	; (800631c <_strtod_l+0x964>)
 800608e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006092:	4598      	cmp	r8, r3
 8006094:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006098:	f280 80cc 	bge.w	8006234 <_strtod_l+0x87c>
 800609c:	eba3 0308 	sub.w	r3, r3, r8
 80060a0:	2b1f      	cmp	r3, #31
 80060a2:	eba2 0203 	sub.w	r2, r2, r3
 80060a6:	f04f 0101 	mov.w	r1, #1
 80060aa:	f300 80b6 	bgt.w	800621a <_strtod_l+0x862>
 80060ae:	fa01 f303 	lsl.w	r3, r1, r3
 80060b2:	9311      	str	r3, [sp, #68]	; 0x44
 80060b4:	2300      	movs	r3, #0
 80060b6:	930c      	str	r3, [sp, #48]	; 0x30
 80060b8:	eb09 0802 	add.w	r8, r9, r2
 80060bc:	9b04      	ldr	r3, [sp, #16]
 80060be:	45c1      	cmp	r9, r8
 80060c0:	4417      	add	r7, r2
 80060c2:	441f      	add	r7, r3
 80060c4:	464b      	mov	r3, r9
 80060c6:	bfa8      	it	ge
 80060c8:	4643      	movge	r3, r8
 80060ca:	42bb      	cmp	r3, r7
 80060cc:	bfa8      	it	ge
 80060ce:	463b      	movge	r3, r7
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	bfc2      	ittt	gt
 80060d4:	eba8 0803 	subgt.w	r8, r8, r3
 80060d8:	1aff      	subgt	r7, r7, r3
 80060da:	eba9 0903 	subgt.w	r9, r9, r3
 80060de:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	dd17      	ble.n	8006114 <_strtod_l+0x75c>
 80060e4:	4631      	mov	r1, r6
 80060e6:	461a      	mov	r2, r3
 80060e8:	4620      	mov	r0, r4
 80060ea:	f001 ff45 	bl	8007f78 <__pow5mult>
 80060ee:	4606      	mov	r6, r0
 80060f0:	2800      	cmp	r0, #0
 80060f2:	f43f aead 	beq.w	8005e50 <_strtod_l+0x498>
 80060f6:	4601      	mov	r1, r0
 80060f8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80060fa:	4620      	mov	r0, r4
 80060fc:	f001 fe96 	bl	8007e2c <__multiply>
 8006100:	900f      	str	r0, [sp, #60]	; 0x3c
 8006102:	2800      	cmp	r0, #0
 8006104:	f43f aea4 	beq.w	8005e50 <_strtod_l+0x498>
 8006108:	991e      	ldr	r1, [sp, #120]	; 0x78
 800610a:	4620      	mov	r0, r4
 800610c:	f001 fd72 	bl	8007bf4 <_Bfree>
 8006110:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006112:	931e      	str	r3, [sp, #120]	; 0x78
 8006114:	f1b8 0f00 	cmp.w	r8, #0
 8006118:	f300 8091 	bgt.w	800623e <_strtod_l+0x886>
 800611c:	9b08      	ldr	r3, [sp, #32]
 800611e:	2b00      	cmp	r3, #0
 8006120:	dd08      	ble.n	8006134 <_strtod_l+0x77c>
 8006122:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006124:	9907      	ldr	r1, [sp, #28]
 8006126:	4620      	mov	r0, r4
 8006128:	f001 ff26 	bl	8007f78 <__pow5mult>
 800612c:	9007      	str	r0, [sp, #28]
 800612e:	2800      	cmp	r0, #0
 8006130:	f43f ae8e 	beq.w	8005e50 <_strtod_l+0x498>
 8006134:	2f00      	cmp	r7, #0
 8006136:	dd08      	ble.n	800614a <_strtod_l+0x792>
 8006138:	9907      	ldr	r1, [sp, #28]
 800613a:	463a      	mov	r2, r7
 800613c:	4620      	mov	r0, r4
 800613e:	f001 ff75 	bl	800802c <__lshift>
 8006142:	9007      	str	r0, [sp, #28]
 8006144:	2800      	cmp	r0, #0
 8006146:	f43f ae83 	beq.w	8005e50 <_strtod_l+0x498>
 800614a:	f1b9 0f00 	cmp.w	r9, #0
 800614e:	dd08      	ble.n	8006162 <_strtod_l+0x7aa>
 8006150:	4631      	mov	r1, r6
 8006152:	464a      	mov	r2, r9
 8006154:	4620      	mov	r0, r4
 8006156:	f001 ff69 	bl	800802c <__lshift>
 800615a:	4606      	mov	r6, r0
 800615c:	2800      	cmp	r0, #0
 800615e:	f43f ae77 	beq.w	8005e50 <_strtod_l+0x498>
 8006162:	9a07      	ldr	r2, [sp, #28]
 8006164:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006166:	4620      	mov	r0, r4
 8006168:	f001 ffe8 	bl	800813c <__mdiff>
 800616c:	4605      	mov	r5, r0
 800616e:	2800      	cmp	r0, #0
 8006170:	f43f ae6e 	beq.w	8005e50 <_strtod_l+0x498>
 8006174:	68c3      	ldr	r3, [r0, #12]
 8006176:	930f      	str	r3, [sp, #60]	; 0x3c
 8006178:	2300      	movs	r3, #0
 800617a:	60c3      	str	r3, [r0, #12]
 800617c:	4631      	mov	r1, r6
 800617e:	f001 ffc1 	bl	8008104 <__mcmp>
 8006182:	2800      	cmp	r0, #0
 8006184:	da65      	bge.n	8006252 <_strtod_l+0x89a>
 8006186:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006188:	ea53 030a 	orrs.w	r3, r3, sl
 800618c:	f040 8087 	bne.w	800629e <_strtod_l+0x8e6>
 8006190:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006194:	2b00      	cmp	r3, #0
 8006196:	f040 8082 	bne.w	800629e <_strtod_l+0x8e6>
 800619a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800619e:	0d1b      	lsrs	r3, r3, #20
 80061a0:	051b      	lsls	r3, r3, #20
 80061a2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80061a6:	d97a      	bls.n	800629e <_strtod_l+0x8e6>
 80061a8:	696b      	ldr	r3, [r5, #20]
 80061aa:	b913      	cbnz	r3, 80061b2 <_strtod_l+0x7fa>
 80061ac:	692b      	ldr	r3, [r5, #16]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	dd75      	ble.n	800629e <_strtod_l+0x8e6>
 80061b2:	4629      	mov	r1, r5
 80061b4:	2201      	movs	r2, #1
 80061b6:	4620      	mov	r0, r4
 80061b8:	f001 ff38 	bl	800802c <__lshift>
 80061bc:	4631      	mov	r1, r6
 80061be:	4605      	mov	r5, r0
 80061c0:	f001 ffa0 	bl	8008104 <__mcmp>
 80061c4:	2800      	cmp	r0, #0
 80061c6:	dd6a      	ble.n	800629e <_strtod_l+0x8e6>
 80061c8:	9904      	ldr	r1, [sp, #16]
 80061ca:	4a55      	ldr	r2, [pc, #340]	; (8006320 <_strtod_l+0x968>)
 80061cc:	465b      	mov	r3, fp
 80061ce:	2900      	cmp	r1, #0
 80061d0:	f000 8085 	beq.w	80062de <_strtod_l+0x926>
 80061d4:	ea02 010b 	and.w	r1, r2, fp
 80061d8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80061dc:	dc7f      	bgt.n	80062de <_strtod_l+0x926>
 80061de:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80061e2:	f77f aeaa 	ble.w	8005f3a <_strtod_l+0x582>
 80061e6:	4a4f      	ldr	r2, [pc, #316]	; (8006324 <_strtod_l+0x96c>)
 80061e8:	2300      	movs	r3, #0
 80061ea:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80061ee:	4650      	mov	r0, sl
 80061f0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80061f4:	4659      	mov	r1, fp
 80061f6:	f7fa fa17 	bl	8000628 <__aeabi_dmul>
 80061fa:	460b      	mov	r3, r1
 80061fc:	4303      	orrs	r3, r0
 80061fe:	bf08      	it	eq
 8006200:	2322      	moveq	r3, #34	; 0x22
 8006202:	4682      	mov	sl, r0
 8006204:	468b      	mov	fp, r1
 8006206:	bf08      	it	eq
 8006208:	6023      	streq	r3, [r4, #0]
 800620a:	e62b      	b.n	8005e64 <_strtod_l+0x4ac>
 800620c:	f04f 32ff 	mov.w	r2, #4294967295
 8006210:	fa02 f303 	lsl.w	r3, r2, r3
 8006214:	ea03 0a0a 	and.w	sl, r3, sl
 8006218:	e6de      	b.n	8005fd8 <_strtod_l+0x620>
 800621a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800621e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006222:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006226:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800622a:	fa01 f308 	lsl.w	r3, r1, r8
 800622e:	930c      	str	r3, [sp, #48]	; 0x30
 8006230:	9111      	str	r1, [sp, #68]	; 0x44
 8006232:	e741      	b.n	80060b8 <_strtod_l+0x700>
 8006234:	2300      	movs	r3, #0
 8006236:	930c      	str	r3, [sp, #48]	; 0x30
 8006238:	2301      	movs	r3, #1
 800623a:	9311      	str	r3, [sp, #68]	; 0x44
 800623c:	e73c      	b.n	80060b8 <_strtod_l+0x700>
 800623e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006240:	4642      	mov	r2, r8
 8006242:	4620      	mov	r0, r4
 8006244:	f001 fef2 	bl	800802c <__lshift>
 8006248:	901e      	str	r0, [sp, #120]	; 0x78
 800624a:	2800      	cmp	r0, #0
 800624c:	f47f af66 	bne.w	800611c <_strtod_l+0x764>
 8006250:	e5fe      	b.n	8005e50 <_strtod_l+0x498>
 8006252:	465f      	mov	r7, fp
 8006254:	d16e      	bne.n	8006334 <_strtod_l+0x97c>
 8006256:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006258:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800625c:	b342      	cbz	r2, 80062b0 <_strtod_l+0x8f8>
 800625e:	4a32      	ldr	r2, [pc, #200]	; (8006328 <_strtod_l+0x970>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d128      	bne.n	80062b6 <_strtod_l+0x8fe>
 8006264:	9b04      	ldr	r3, [sp, #16]
 8006266:	4650      	mov	r0, sl
 8006268:	b1eb      	cbz	r3, 80062a6 <_strtod_l+0x8ee>
 800626a:	4a2d      	ldr	r2, [pc, #180]	; (8006320 <_strtod_l+0x968>)
 800626c:	403a      	ands	r2, r7
 800626e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006272:	f04f 31ff 	mov.w	r1, #4294967295
 8006276:	d819      	bhi.n	80062ac <_strtod_l+0x8f4>
 8006278:	0d12      	lsrs	r2, r2, #20
 800627a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800627e:	fa01 f303 	lsl.w	r3, r1, r3
 8006282:	4298      	cmp	r0, r3
 8006284:	d117      	bne.n	80062b6 <_strtod_l+0x8fe>
 8006286:	4b29      	ldr	r3, [pc, #164]	; (800632c <_strtod_l+0x974>)
 8006288:	429f      	cmp	r7, r3
 800628a:	d102      	bne.n	8006292 <_strtod_l+0x8da>
 800628c:	3001      	adds	r0, #1
 800628e:	f43f addf 	beq.w	8005e50 <_strtod_l+0x498>
 8006292:	4b23      	ldr	r3, [pc, #140]	; (8006320 <_strtod_l+0x968>)
 8006294:	403b      	ands	r3, r7
 8006296:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800629a:	f04f 0a00 	mov.w	sl, #0
 800629e:	9b04      	ldr	r3, [sp, #16]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1a0      	bne.n	80061e6 <_strtod_l+0x82e>
 80062a4:	e5de      	b.n	8005e64 <_strtod_l+0x4ac>
 80062a6:	f04f 33ff 	mov.w	r3, #4294967295
 80062aa:	e7ea      	b.n	8006282 <_strtod_l+0x8ca>
 80062ac:	460b      	mov	r3, r1
 80062ae:	e7e8      	b.n	8006282 <_strtod_l+0x8ca>
 80062b0:	ea53 030a 	orrs.w	r3, r3, sl
 80062b4:	d088      	beq.n	80061c8 <_strtod_l+0x810>
 80062b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062b8:	b1db      	cbz	r3, 80062f2 <_strtod_l+0x93a>
 80062ba:	423b      	tst	r3, r7
 80062bc:	d0ef      	beq.n	800629e <_strtod_l+0x8e6>
 80062be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80062c0:	9a04      	ldr	r2, [sp, #16]
 80062c2:	4650      	mov	r0, sl
 80062c4:	4659      	mov	r1, fp
 80062c6:	b1c3      	cbz	r3, 80062fa <_strtod_l+0x942>
 80062c8:	f7ff fb5a 	bl	8005980 <sulp>
 80062cc:	4602      	mov	r2, r0
 80062ce:	460b      	mov	r3, r1
 80062d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80062d4:	f7f9 fff2 	bl	80002bc <__adddf3>
 80062d8:	4682      	mov	sl, r0
 80062da:	468b      	mov	fp, r1
 80062dc:	e7df      	b.n	800629e <_strtod_l+0x8e6>
 80062de:	4013      	ands	r3, r2
 80062e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80062e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80062e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80062ec:	f04f 3aff 	mov.w	sl, #4294967295
 80062f0:	e7d5      	b.n	800629e <_strtod_l+0x8e6>
 80062f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062f4:	ea13 0f0a 	tst.w	r3, sl
 80062f8:	e7e0      	b.n	80062bc <_strtod_l+0x904>
 80062fa:	f7ff fb41 	bl	8005980 <sulp>
 80062fe:	4602      	mov	r2, r0
 8006300:	460b      	mov	r3, r1
 8006302:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006306:	f7f9 ffd7 	bl	80002b8 <__aeabi_dsub>
 800630a:	2200      	movs	r2, #0
 800630c:	2300      	movs	r3, #0
 800630e:	4682      	mov	sl, r0
 8006310:	468b      	mov	fp, r1
 8006312:	f7fa fbf1 	bl	8000af8 <__aeabi_dcmpeq>
 8006316:	2800      	cmp	r0, #0
 8006318:	d0c1      	beq.n	800629e <_strtod_l+0x8e6>
 800631a:	e60e      	b.n	8005f3a <_strtod_l+0x582>
 800631c:	fffffc02 	.word	0xfffffc02
 8006320:	7ff00000 	.word	0x7ff00000
 8006324:	39500000 	.word	0x39500000
 8006328:	000fffff 	.word	0x000fffff
 800632c:	7fefffff 	.word	0x7fefffff
 8006330:	08009f10 	.word	0x08009f10
 8006334:	4631      	mov	r1, r6
 8006336:	4628      	mov	r0, r5
 8006338:	f002 f860 	bl	80083fc <__ratio>
 800633c:	ec59 8b10 	vmov	r8, r9, d0
 8006340:	ee10 0a10 	vmov	r0, s0
 8006344:	2200      	movs	r2, #0
 8006346:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800634a:	4649      	mov	r1, r9
 800634c:	f7fa fbe8 	bl	8000b20 <__aeabi_dcmple>
 8006350:	2800      	cmp	r0, #0
 8006352:	d07c      	beq.n	800644e <_strtod_l+0xa96>
 8006354:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006356:	2b00      	cmp	r3, #0
 8006358:	d04c      	beq.n	80063f4 <_strtod_l+0xa3c>
 800635a:	4b95      	ldr	r3, [pc, #596]	; (80065b0 <_strtod_l+0xbf8>)
 800635c:	2200      	movs	r2, #0
 800635e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006362:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80065b0 <_strtod_l+0xbf8>
 8006366:	f04f 0800 	mov.w	r8, #0
 800636a:	4b92      	ldr	r3, [pc, #584]	; (80065b4 <_strtod_l+0xbfc>)
 800636c:	403b      	ands	r3, r7
 800636e:	9311      	str	r3, [sp, #68]	; 0x44
 8006370:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006372:	4b91      	ldr	r3, [pc, #580]	; (80065b8 <_strtod_l+0xc00>)
 8006374:	429a      	cmp	r2, r3
 8006376:	f040 80b2 	bne.w	80064de <_strtod_l+0xb26>
 800637a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800637e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006382:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006386:	ec4b ab10 	vmov	d0, sl, fp
 800638a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800638e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006392:	f001 ff5b 	bl	800824c <__ulp>
 8006396:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800639a:	ec53 2b10 	vmov	r2, r3, d0
 800639e:	f7fa f943 	bl	8000628 <__aeabi_dmul>
 80063a2:	4652      	mov	r2, sl
 80063a4:	465b      	mov	r3, fp
 80063a6:	f7f9 ff89 	bl	80002bc <__adddf3>
 80063aa:	460b      	mov	r3, r1
 80063ac:	4981      	ldr	r1, [pc, #516]	; (80065b4 <_strtod_l+0xbfc>)
 80063ae:	4a83      	ldr	r2, [pc, #524]	; (80065bc <_strtod_l+0xc04>)
 80063b0:	4019      	ands	r1, r3
 80063b2:	4291      	cmp	r1, r2
 80063b4:	4682      	mov	sl, r0
 80063b6:	d95e      	bls.n	8006476 <_strtod_l+0xabe>
 80063b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063ba:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80063be:	4293      	cmp	r3, r2
 80063c0:	d103      	bne.n	80063ca <_strtod_l+0xa12>
 80063c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063c4:	3301      	adds	r3, #1
 80063c6:	f43f ad43 	beq.w	8005e50 <_strtod_l+0x498>
 80063ca:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80065c8 <_strtod_l+0xc10>
 80063ce:	f04f 3aff 	mov.w	sl, #4294967295
 80063d2:	991e      	ldr	r1, [sp, #120]	; 0x78
 80063d4:	4620      	mov	r0, r4
 80063d6:	f001 fc0d 	bl	8007bf4 <_Bfree>
 80063da:	9907      	ldr	r1, [sp, #28]
 80063dc:	4620      	mov	r0, r4
 80063de:	f001 fc09 	bl	8007bf4 <_Bfree>
 80063e2:	4631      	mov	r1, r6
 80063e4:	4620      	mov	r0, r4
 80063e6:	f001 fc05 	bl	8007bf4 <_Bfree>
 80063ea:	4629      	mov	r1, r5
 80063ec:	4620      	mov	r0, r4
 80063ee:	f001 fc01 	bl	8007bf4 <_Bfree>
 80063f2:	e613      	b.n	800601c <_strtod_l+0x664>
 80063f4:	f1ba 0f00 	cmp.w	sl, #0
 80063f8:	d11b      	bne.n	8006432 <_strtod_l+0xa7a>
 80063fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80063fe:	b9f3      	cbnz	r3, 800643e <_strtod_l+0xa86>
 8006400:	4b6b      	ldr	r3, [pc, #428]	; (80065b0 <_strtod_l+0xbf8>)
 8006402:	2200      	movs	r2, #0
 8006404:	4640      	mov	r0, r8
 8006406:	4649      	mov	r1, r9
 8006408:	f7fa fb80 	bl	8000b0c <__aeabi_dcmplt>
 800640c:	b9d0      	cbnz	r0, 8006444 <_strtod_l+0xa8c>
 800640e:	4640      	mov	r0, r8
 8006410:	4649      	mov	r1, r9
 8006412:	4b6b      	ldr	r3, [pc, #428]	; (80065c0 <_strtod_l+0xc08>)
 8006414:	2200      	movs	r2, #0
 8006416:	f7fa f907 	bl	8000628 <__aeabi_dmul>
 800641a:	4680      	mov	r8, r0
 800641c:	4689      	mov	r9, r1
 800641e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006422:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8006426:	931b      	str	r3, [sp, #108]	; 0x6c
 8006428:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800642c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006430:	e79b      	b.n	800636a <_strtod_l+0x9b2>
 8006432:	f1ba 0f01 	cmp.w	sl, #1
 8006436:	d102      	bne.n	800643e <_strtod_l+0xa86>
 8006438:	2f00      	cmp	r7, #0
 800643a:	f43f ad7e 	beq.w	8005f3a <_strtod_l+0x582>
 800643e:	4b61      	ldr	r3, [pc, #388]	; (80065c4 <_strtod_l+0xc0c>)
 8006440:	2200      	movs	r2, #0
 8006442:	e78c      	b.n	800635e <_strtod_l+0x9a6>
 8006444:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80065c0 <_strtod_l+0xc08>
 8006448:	f04f 0800 	mov.w	r8, #0
 800644c:	e7e7      	b.n	800641e <_strtod_l+0xa66>
 800644e:	4b5c      	ldr	r3, [pc, #368]	; (80065c0 <_strtod_l+0xc08>)
 8006450:	4640      	mov	r0, r8
 8006452:	4649      	mov	r1, r9
 8006454:	2200      	movs	r2, #0
 8006456:	f7fa f8e7 	bl	8000628 <__aeabi_dmul>
 800645a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800645c:	4680      	mov	r8, r0
 800645e:	4689      	mov	r9, r1
 8006460:	b933      	cbnz	r3, 8006470 <_strtod_l+0xab8>
 8006462:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006466:	9012      	str	r0, [sp, #72]	; 0x48
 8006468:	9313      	str	r3, [sp, #76]	; 0x4c
 800646a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800646e:	e7dd      	b.n	800642c <_strtod_l+0xa74>
 8006470:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8006474:	e7f9      	b.n	800646a <_strtod_l+0xab2>
 8006476:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800647a:	9b04      	ldr	r3, [sp, #16]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1a8      	bne.n	80063d2 <_strtod_l+0xa1a>
 8006480:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006484:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006486:	0d1b      	lsrs	r3, r3, #20
 8006488:	051b      	lsls	r3, r3, #20
 800648a:	429a      	cmp	r2, r3
 800648c:	d1a1      	bne.n	80063d2 <_strtod_l+0xa1a>
 800648e:	4640      	mov	r0, r8
 8006490:	4649      	mov	r1, r9
 8006492:	f7fa fc29 	bl	8000ce8 <__aeabi_d2lz>
 8006496:	f7fa f899 	bl	80005cc <__aeabi_l2d>
 800649a:	4602      	mov	r2, r0
 800649c:	460b      	mov	r3, r1
 800649e:	4640      	mov	r0, r8
 80064a0:	4649      	mov	r1, r9
 80064a2:	f7f9 ff09 	bl	80002b8 <__aeabi_dsub>
 80064a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80064a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80064ac:	ea43 030a 	orr.w	r3, r3, sl
 80064b0:	4313      	orrs	r3, r2
 80064b2:	4680      	mov	r8, r0
 80064b4:	4689      	mov	r9, r1
 80064b6:	d053      	beq.n	8006560 <_strtod_l+0xba8>
 80064b8:	a335      	add	r3, pc, #212	; (adr r3, 8006590 <_strtod_l+0xbd8>)
 80064ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064be:	f7fa fb25 	bl	8000b0c <__aeabi_dcmplt>
 80064c2:	2800      	cmp	r0, #0
 80064c4:	f47f acce 	bne.w	8005e64 <_strtod_l+0x4ac>
 80064c8:	a333      	add	r3, pc, #204	; (adr r3, 8006598 <_strtod_l+0xbe0>)
 80064ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ce:	4640      	mov	r0, r8
 80064d0:	4649      	mov	r1, r9
 80064d2:	f7fa fb39 	bl	8000b48 <__aeabi_dcmpgt>
 80064d6:	2800      	cmp	r0, #0
 80064d8:	f43f af7b 	beq.w	80063d2 <_strtod_l+0xa1a>
 80064dc:	e4c2      	b.n	8005e64 <_strtod_l+0x4ac>
 80064de:	9b04      	ldr	r3, [sp, #16]
 80064e0:	b333      	cbz	r3, 8006530 <_strtod_l+0xb78>
 80064e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80064e4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80064e8:	d822      	bhi.n	8006530 <_strtod_l+0xb78>
 80064ea:	a32d      	add	r3, pc, #180	; (adr r3, 80065a0 <_strtod_l+0xbe8>)
 80064ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f0:	4640      	mov	r0, r8
 80064f2:	4649      	mov	r1, r9
 80064f4:	f7fa fb14 	bl	8000b20 <__aeabi_dcmple>
 80064f8:	b1a0      	cbz	r0, 8006524 <_strtod_l+0xb6c>
 80064fa:	4649      	mov	r1, r9
 80064fc:	4640      	mov	r0, r8
 80064fe:	f7fa fb6b 	bl	8000bd8 <__aeabi_d2uiz>
 8006502:	2801      	cmp	r0, #1
 8006504:	bf38      	it	cc
 8006506:	2001      	movcc	r0, #1
 8006508:	f7fa f814 	bl	8000534 <__aeabi_ui2d>
 800650c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800650e:	4680      	mov	r8, r0
 8006510:	4689      	mov	r9, r1
 8006512:	bb13      	cbnz	r3, 800655a <_strtod_l+0xba2>
 8006514:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006518:	9014      	str	r0, [sp, #80]	; 0x50
 800651a:	9315      	str	r3, [sp, #84]	; 0x54
 800651c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006520:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006524:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006526:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006528:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800652c:	1a9b      	subs	r3, r3, r2
 800652e:	930d      	str	r3, [sp, #52]	; 0x34
 8006530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006534:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006538:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800653c:	f001 fe86 	bl	800824c <__ulp>
 8006540:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006544:	ec53 2b10 	vmov	r2, r3, d0
 8006548:	f7fa f86e 	bl	8000628 <__aeabi_dmul>
 800654c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006550:	f7f9 feb4 	bl	80002bc <__adddf3>
 8006554:	4682      	mov	sl, r0
 8006556:	468b      	mov	fp, r1
 8006558:	e78f      	b.n	800647a <_strtod_l+0xac2>
 800655a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800655e:	e7dd      	b.n	800651c <_strtod_l+0xb64>
 8006560:	a311      	add	r3, pc, #68	; (adr r3, 80065a8 <_strtod_l+0xbf0>)
 8006562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006566:	f7fa fad1 	bl	8000b0c <__aeabi_dcmplt>
 800656a:	e7b4      	b.n	80064d6 <_strtod_l+0xb1e>
 800656c:	2300      	movs	r3, #0
 800656e:	930e      	str	r3, [sp, #56]	; 0x38
 8006570:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006572:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006574:	6013      	str	r3, [r2, #0]
 8006576:	f7ff ba65 	b.w	8005a44 <_strtod_l+0x8c>
 800657a:	2b65      	cmp	r3, #101	; 0x65
 800657c:	f43f ab5d 	beq.w	8005c3a <_strtod_l+0x282>
 8006580:	2b45      	cmp	r3, #69	; 0x45
 8006582:	f43f ab5a 	beq.w	8005c3a <_strtod_l+0x282>
 8006586:	2201      	movs	r2, #1
 8006588:	f7ff bb92 	b.w	8005cb0 <_strtod_l+0x2f8>
 800658c:	f3af 8000 	nop.w
 8006590:	94a03595 	.word	0x94a03595
 8006594:	3fdfffff 	.word	0x3fdfffff
 8006598:	35afe535 	.word	0x35afe535
 800659c:	3fe00000 	.word	0x3fe00000
 80065a0:	ffc00000 	.word	0xffc00000
 80065a4:	41dfffff 	.word	0x41dfffff
 80065a8:	94a03595 	.word	0x94a03595
 80065ac:	3fcfffff 	.word	0x3fcfffff
 80065b0:	3ff00000 	.word	0x3ff00000
 80065b4:	7ff00000 	.word	0x7ff00000
 80065b8:	7fe00000 	.word	0x7fe00000
 80065bc:	7c9fffff 	.word	0x7c9fffff
 80065c0:	3fe00000 	.word	0x3fe00000
 80065c4:	bff00000 	.word	0xbff00000
 80065c8:	7fefffff 	.word	0x7fefffff

080065cc <_strtod_r>:
 80065cc:	4b01      	ldr	r3, [pc, #4]	; (80065d4 <_strtod_r+0x8>)
 80065ce:	f7ff b9f3 	b.w	80059b8 <_strtod_l>
 80065d2:	bf00      	nop
 80065d4:	20000094 	.word	0x20000094

080065d8 <_strtol_l.isra.0>:
 80065d8:	2b01      	cmp	r3, #1
 80065da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065de:	d001      	beq.n	80065e4 <_strtol_l.isra.0+0xc>
 80065e0:	2b24      	cmp	r3, #36	; 0x24
 80065e2:	d906      	bls.n	80065f2 <_strtol_l.isra.0+0x1a>
 80065e4:	f7fe fa7c 	bl	8004ae0 <__errno>
 80065e8:	2316      	movs	r3, #22
 80065ea:	6003      	str	r3, [r0, #0]
 80065ec:	2000      	movs	r0, #0
 80065ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065f2:	4f3a      	ldr	r7, [pc, #232]	; (80066dc <_strtol_l.isra.0+0x104>)
 80065f4:	468e      	mov	lr, r1
 80065f6:	4676      	mov	r6, lr
 80065f8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80065fc:	5de5      	ldrb	r5, [r4, r7]
 80065fe:	f015 0508 	ands.w	r5, r5, #8
 8006602:	d1f8      	bne.n	80065f6 <_strtol_l.isra.0+0x1e>
 8006604:	2c2d      	cmp	r4, #45	; 0x2d
 8006606:	d134      	bne.n	8006672 <_strtol_l.isra.0+0x9a>
 8006608:	f89e 4000 	ldrb.w	r4, [lr]
 800660c:	f04f 0801 	mov.w	r8, #1
 8006610:	f106 0e02 	add.w	lr, r6, #2
 8006614:	2b00      	cmp	r3, #0
 8006616:	d05c      	beq.n	80066d2 <_strtol_l.isra.0+0xfa>
 8006618:	2b10      	cmp	r3, #16
 800661a:	d10c      	bne.n	8006636 <_strtol_l.isra.0+0x5e>
 800661c:	2c30      	cmp	r4, #48	; 0x30
 800661e:	d10a      	bne.n	8006636 <_strtol_l.isra.0+0x5e>
 8006620:	f89e 4000 	ldrb.w	r4, [lr]
 8006624:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006628:	2c58      	cmp	r4, #88	; 0x58
 800662a:	d14d      	bne.n	80066c8 <_strtol_l.isra.0+0xf0>
 800662c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8006630:	2310      	movs	r3, #16
 8006632:	f10e 0e02 	add.w	lr, lr, #2
 8006636:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800663a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800663e:	2600      	movs	r6, #0
 8006640:	fbbc f9f3 	udiv	r9, ip, r3
 8006644:	4635      	mov	r5, r6
 8006646:	fb03 ca19 	mls	sl, r3, r9, ip
 800664a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800664e:	2f09      	cmp	r7, #9
 8006650:	d818      	bhi.n	8006684 <_strtol_l.isra.0+0xac>
 8006652:	463c      	mov	r4, r7
 8006654:	42a3      	cmp	r3, r4
 8006656:	dd24      	ble.n	80066a2 <_strtol_l.isra.0+0xca>
 8006658:	2e00      	cmp	r6, #0
 800665a:	db1f      	blt.n	800669c <_strtol_l.isra.0+0xc4>
 800665c:	45a9      	cmp	r9, r5
 800665e:	d31d      	bcc.n	800669c <_strtol_l.isra.0+0xc4>
 8006660:	d101      	bne.n	8006666 <_strtol_l.isra.0+0x8e>
 8006662:	45a2      	cmp	sl, r4
 8006664:	db1a      	blt.n	800669c <_strtol_l.isra.0+0xc4>
 8006666:	fb05 4503 	mla	r5, r5, r3, r4
 800666a:	2601      	movs	r6, #1
 800666c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006670:	e7eb      	b.n	800664a <_strtol_l.isra.0+0x72>
 8006672:	2c2b      	cmp	r4, #43	; 0x2b
 8006674:	bf08      	it	eq
 8006676:	f89e 4000 	ldrbeq.w	r4, [lr]
 800667a:	46a8      	mov	r8, r5
 800667c:	bf08      	it	eq
 800667e:	f106 0e02 	addeq.w	lr, r6, #2
 8006682:	e7c7      	b.n	8006614 <_strtol_l.isra.0+0x3c>
 8006684:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8006688:	2f19      	cmp	r7, #25
 800668a:	d801      	bhi.n	8006690 <_strtol_l.isra.0+0xb8>
 800668c:	3c37      	subs	r4, #55	; 0x37
 800668e:	e7e1      	b.n	8006654 <_strtol_l.isra.0+0x7c>
 8006690:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8006694:	2f19      	cmp	r7, #25
 8006696:	d804      	bhi.n	80066a2 <_strtol_l.isra.0+0xca>
 8006698:	3c57      	subs	r4, #87	; 0x57
 800669a:	e7db      	b.n	8006654 <_strtol_l.isra.0+0x7c>
 800669c:	f04f 36ff 	mov.w	r6, #4294967295
 80066a0:	e7e4      	b.n	800666c <_strtol_l.isra.0+0x94>
 80066a2:	2e00      	cmp	r6, #0
 80066a4:	da05      	bge.n	80066b2 <_strtol_l.isra.0+0xda>
 80066a6:	2322      	movs	r3, #34	; 0x22
 80066a8:	6003      	str	r3, [r0, #0]
 80066aa:	4665      	mov	r5, ip
 80066ac:	b942      	cbnz	r2, 80066c0 <_strtol_l.isra.0+0xe8>
 80066ae:	4628      	mov	r0, r5
 80066b0:	e79d      	b.n	80065ee <_strtol_l.isra.0+0x16>
 80066b2:	f1b8 0f00 	cmp.w	r8, #0
 80066b6:	d000      	beq.n	80066ba <_strtol_l.isra.0+0xe2>
 80066b8:	426d      	negs	r5, r5
 80066ba:	2a00      	cmp	r2, #0
 80066bc:	d0f7      	beq.n	80066ae <_strtol_l.isra.0+0xd6>
 80066be:	b10e      	cbz	r6, 80066c4 <_strtol_l.isra.0+0xec>
 80066c0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80066c4:	6011      	str	r1, [r2, #0]
 80066c6:	e7f2      	b.n	80066ae <_strtol_l.isra.0+0xd6>
 80066c8:	2430      	movs	r4, #48	; 0x30
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d1b3      	bne.n	8006636 <_strtol_l.isra.0+0x5e>
 80066ce:	2308      	movs	r3, #8
 80066d0:	e7b1      	b.n	8006636 <_strtol_l.isra.0+0x5e>
 80066d2:	2c30      	cmp	r4, #48	; 0x30
 80066d4:	d0a4      	beq.n	8006620 <_strtol_l.isra.0+0x48>
 80066d6:	230a      	movs	r3, #10
 80066d8:	e7ad      	b.n	8006636 <_strtol_l.isra.0+0x5e>
 80066da:	bf00      	nop
 80066dc:	08009f39 	.word	0x08009f39

080066e0 <_strtol_r>:
 80066e0:	f7ff bf7a 	b.w	80065d8 <_strtol_l.isra.0>

080066e4 <_write_r>:
 80066e4:	b538      	push	{r3, r4, r5, lr}
 80066e6:	4d07      	ldr	r5, [pc, #28]	; (8006704 <_write_r+0x20>)
 80066e8:	4604      	mov	r4, r0
 80066ea:	4608      	mov	r0, r1
 80066ec:	4611      	mov	r1, r2
 80066ee:	2200      	movs	r2, #0
 80066f0:	602a      	str	r2, [r5, #0]
 80066f2:	461a      	mov	r2, r3
 80066f4:	f7fb fd55 	bl	80021a2 <_write>
 80066f8:	1c43      	adds	r3, r0, #1
 80066fa:	d102      	bne.n	8006702 <_write_r+0x1e>
 80066fc:	682b      	ldr	r3, [r5, #0]
 80066fe:	b103      	cbz	r3, 8006702 <_write_r+0x1e>
 8006700:	6023      	str	r3, [r4, #0]
 8006702:	bd38      	pop	{r3, r4, r5, pc}
 8006704:	20007f04 	.word	0x20007f04

08006708 <_close_r>:
 8006708:	b538      	push	{r3, r4, r5, lr}
 800670a:	4d06      	ldr	r5, [pc, #24]	; (8006724 <_close_r+0x1c>)
 800670c:	2300      	movs	r3, #0
 800670e:	4604      	mov	r4, r0
 8006710:	4608      	mov	r0, r1
 8006712:	602b      	str	r3, [r5, #0]
 8006714:	f7fb fd61 	bl	80021da <_close>
 8006718:	1c43      	adds	r3, r0, #1
 800671a:	d102      	bne.n	8006722 <_close_r+0x1a>
 800671c:	682b      	ldr	r3, [r5, #0]
 800671e:	b103      	cbz	r3, 8006722 <_close_r+0x1a>
 8006720:	6023      	str	r3, [r4, #0]
 8006722:	bd38      	pop	{r3, r4, r5, pc}
 8006724:	20007f04 	.word	0x20007f04

08006728 <quorem>:
 8006728:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800672c:	6903      	ldr	r3, [r0, #16]
 800672e:	690c      	ldr	r4, [r1, #16]
 8006730:	42a3      	cmp	r3, r4
 8006732:	4607      	mov	r7, r0
 8006734:	f2c0 8081 	blt.w	800683a <quorem+0x112>
 8006738:	3c01      	subs	r4, #1
 800673a:	f101 0814 	add.w	r8, r1, #20
 800673e:	f100 0514 	add.w	r5, r0, #20
 8006742:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006746:	9301      	str	r3, [sp, #4]
 8006748:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800674c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006750:	3301      	adds	r3, #1
 8006752:	429a      	cmp	r2, r3
 8006754:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006758:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800675c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006760:	d331      	bcc.n	80067c6 <quorem+0x9e>
 8006762:	f04f 0e00 	mov.w	lr, #0
 8006766:	4640      	mov	r0, r8
 8006768:	46ac      	mov	ip, r5
 800676a:	46f2      	mov	sl, lr
 800676c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006770:	b293      	uxth	r3, r2
 8006772:	fb06 e303 	mla	r3, r6, r3, lr
 8006776:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800677a:	b29b      	uxth	r3, r3
 800677c:	ebaa 0303 	sub.w	r3, sl, r3
 8006780:	0c12      	lsrs	r2, r2, #16
 8006782:	f8dc a000 	ldr.w	sl, [ip]
 8006786:	fb06 e202 	mla	r2, r6, r2, lr
 800678a:	fa13 f38a 	uxtah	r3, r3, sl
 800678e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006792:	fa1f fa82 	uxth.w	sl, r2
 8006796:	f8dc 2000 	ldr.w	r2, [ip]
 800679a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800679e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067a8:	4581      	cmp	r9, r0
 80067aa:	f84c 3b04 	str.w	r3, [ip], #4
 80067ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80067b2:	d2db      	bcs.n	800676c <quorem+0x44>
 80067b4:	f855 300b 	ldr.w	r3, [r5, fp]
 80067b8:	b92b      	cbnz	r3, 80067c6 <quorem+0x9e>
 80067ba:	9b01      	ldr	r3, [sp, #4]
 80067bc:	3b04      	subs	r3, #4
 80067be:	429d      	cmp	r5, r3
 80067c0:	461a      	mov	r2, r3
 80067c2:	d32e      	bcc.n	8006822 <quorem+0xfa>
 80067c4:	613c      	str	r4, [r7, #16]
 80067c6:	4638      	mov	r0, r7
 80067c8:	f001 fc9c 	bl	8008104 <__mcmp>
 80067cc:	2800      	cmp	r0, #0
 80067ce:	db24      	blt.n	800681a <quorem+0xf2>
 80067d0:	3601      	adds	r6, #1
 80067d2:	4628      	mov	r0, r5
 80067d4:	f04f 0c00 	mov.w	ip, #0
 80067d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80067dc:	f8d0 e000 	ldr.w	lr, [r0]
 80067e0:	b293      	uxth	r3, r2
 80067e2:	ebac 0303 	sub.w	r3, ip, r3
 80067e6:	0c12      	lsrs	r2, r2, #16
 80067e8:	fa13 f38e 	uxtah	r3, r3, lr
 80067ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80067f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067fa:	45c1      	cmp	r9, r8
 80067fc:	f840 3b04 	str.w	r3, [r0], #4
 8006800:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006804:	d2e8      	bcs.n	80067d8 <quorem+0xb0>
 8006806:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800680a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800680e:	b922      	cbnz	r2, 800681a <quorem+0xf2>
 8006810:	3b04      	subs	r3, #4
 8006812:	429d      	cmp	r5, r3
 8006814:	461a      	mov	r2, r3
 8006816:	d30a      	bcc.n	800682e <quorem+0x106>
 8006818:	613c      	str	r4, [r7, #16]
 800681a:	4630      	mov	r0, r6
 800681c:	b003      	add	sp, #12
 800681e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006822:	6812      	ldr	r2, [r2, #0]
 8006824:	3b04      	subs	r3, #4
 8006826:	2a00      	cmp	r2, #0
 8006828:	d1cc      	bne.n	80067c4 <quorem+0x9c>
 800682a:	3c01      	subs	r4, #1
 800682c:	e7c7      	b.n	80067be <quorem+0x96>
 800682e:	6812      	ldr	r2, [r2, #0]
 8006830:	3b04      	subs	r3, #4
 8006832:	2a00      	cmp	r2, #0
 8006834:	d1f0      	bne.n	8006818 <quorem+0xf0>
 8006836:	3c01      	subs	r4, #1
 8006838:	e7eb      	b.n	8006812 <quorem+0xea>
 800683a:	2000      	movs	r0, #0
 800683c:	e7ee      	b.n	800681c <quorem+0xf4>
	...

08006840 <_dtoa_r>:
 8006840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006844:	ed2d 8b02 	vpush	{d8}
 8006848:	ec57 6b10 	vmov	r6, r7, d0
 800684c:	b095      	sub	sp, #84	; 0x54
 800684e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006850:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006854:	9105      	str	r1, [sp, #20]
 8006856:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800685a:	4604      	mov	r4, r0
 800685c:	9209      	str	r2, [sp, #36]	; 0x24
 800685e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006860:	b975      	cbnz	r5, 8006880 <_dtoa_r+0x40>
 8006862:	2010      	movs	r0, #16
 8006864:	f001 f95e 	bl	8007b24 <malloc>
 8006868:	4602      	mov	r2, r0
 800686a:	6260      	str	r0, [r4, #36]	; 0x24
 800686c:	b920      	cbnz	r0, 8006878 <_dtoa_r+0x38>
 800686e:	4bb2      	ldr	r3, [pc, #712]	; (8006b38 <_dtoa_r+0x2f8>)
 8006870:	21ea      	movs	r1, #234	; 0xea
 8006872:	48b2      	ldr	r0, [pc, #712]	; (8006b3c <_dtoa_r+0x2fc>)
 8006874:	f002 fca0 	bl	80091b8 <__assert_func>
 8006878:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800687c:	6005      	str	r5, [r0, #0]
 800687e:	60c5      	str	r5, [r0, #12]
 8006880:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006882:	6819      	ldr	r1, [r3, #0]
 8006884:	b151      	cbz	r1, 800689c <_dtoa_r+0x5c>
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	604a      	str	r2, [r1, #4]
 800688a:	2301      	movs	r3, #1
 800688c:	4093      	lsls	r3, r2
 800688e:	608b      	str	r3, [r1, #8]
 8006890:	4620      	mov	r0, r4
 8006892:	f001 f9af 	bl	8007bf4 <_Bfree>
 8006896:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006898:	2200      	movs	r2, #0
 800689a:	601a      	str	r2, [r3, #0]
 800689c:	1e3b      	subs	r3, r7, #0
 800689e:	bfb9      	ittee	lt
 80068a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80068a4:	9303      	strlt	r3, [sp, #12]
 80068a6:	2300      	movge	r3, #0
 80068a8:	f8c8 3000 	strge.w	r3, [r8]
 80068ac:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80068b0:	4ba3      	ldr	r3, [pc, #652]	; (8006b40 <_dtoa_r+0x300>)
 80068b2:	bfbc      	itt	lt
 80068b4:	2201      	movlt	r2, #1
 80068b6:	f8c8 2000 	strlt.w	r2, [r8]
 80068ba:	ea33 0309 	bics.w	r3, r3, r9
 80068be:	d11b      	bne.n	80068f8 <_dtoa_r+0xb8>
 80068c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80068c6:	6013      	str	r3, [r2, #0]
 80068c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068cc:	4333      	orrs	r3, r6
 80068ce:	f000 857a 	beq.w	80073c6 <_dtoa_r+0xb86>
 80068d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068d4:	b963      	cbnz	r3, 80068f0 <_dtoa_r+0xb0>
 80068d6:	4b9b      	ldr	r3, [pc, #620]	; (8006b44 <_dtoa_r+0x304>)
 80068d8:	e024      	b.n	8006924 <_dtoa_r+0xe4>
 80068da:	4b9b      	ldr	r3, [pc, #620]	; (8006b48 <_dtoa_r+0x308>)
 80068dc:	9300      	str	r3, [sp, #0]
 80068de:	3308      	adds	r3, #8
 80068e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80068e2:	6013      	str	r3, [r2, #0]
 80068e4:	9800      	ldr	r0, [sp, #0]
 80068e6:	b015      	add	sp, #84	; 0x54
 80068e8:	ecbd 8b02 	vpop	{d8}
 80068ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068f0:	4b94      	ldr	r3, [pc, #592]	; (8006b44 <_dtoa_r+0x304>)
 80068f2:	9300      	str	r3, [sp, #0]
 80068f4:	3303      	adds	r3, #3
 80068f6:	e7f3      	b.n	80068e0 <_dtoa_r+0xa0>
 80068f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80068fc:	2200      	movs	r2, #0
 80068fe:	ec51 0b17 	vmov	r0, r1, d7
 8006902:	2300      	movs	r3, #0
 8006904:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006908:	f7fa f8f6 	bl	8000af8 <__aeabi_dcmpeq>
 800690c:	4680      	mov	r8, r0
 800690e:	b158      	cbz	r0, 8006928 <_dtoa_r+0xe8>
 8006910:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006912:	2301      	movs	r3, #1
 8006914:	6013      	str	r3, [r2, #0]
 8006916:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006918:	2b00      	cmp	r3, #0
 800691a:	f000 8551 	beq.w	80073c0 <_dtoa_r+0xb80>
 800691e:	488b      	ldr	r0, [pc, #556]	; (8006b4c <_dtoa_r+0x30c>)
 8006920:	6018      	str	r0, [r3, #0]
 8006922:	1e43      	subs	r3, r0, #1
 8006924:	9300      	str	r3, [sp, #0]
 8006926:	e7dd      	b.n	80068e4 <_dtoa_r+0xa4>
 8006928:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800692c:	aa12      	add	r2, sp, #72	; 0x48
 800692e:	a913      	add	r1, sp, #76	; 0x4c
 8006930:	4620      	mov	r0, r4
 8006932:	f001 fd07 	bl	8008344 <__d2b>
 8006936:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800693a:	4683      	mov	fp, r0
 800693c:	2d00      	cmp	r5, #0
 800693e:	d07c      	beq.n	8006a3a <_dtoa_r+0x1fa>
 8006940:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006942:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006946:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800694a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800694e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006952:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006956:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800695a:	4b7d      	ldr	r3, [pc, #500]	; (8006b50 <_dtoa_r+0x310>)
 800695c:	2200      	movs	r2, #0
 800695e:	4630      	mov	r0, r6
 8006960:	4639      	mov	r1, r7
 8006962:	f7f9 fca9 	bl	80002b8 <__aeabi_dsub>
 8006966:	a36e      	add	r3, pc, #440	; (adr r3, 8006b20 <_dtoa_r+0x2e0>)
 8006968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696c:	f7f9 fe5c 	bl	8000628 <__aeabi_dmul>
 8006970:	a36d      	add	r3, pc, #436	; (adr r3, 8006b28 <_dtoa_r+0x2e8>)
 8006972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006976:	f7f9 fca1 	bl	80002bc <__adddf3>
 800697a:	4606      	mov	r6, r0
 800697c:	4628      	mov	r0, r5
 800697e:	460f      	mov	r7, r1
 8006980:	f7f9 fde8 	bl	8000554 <__aeabi_i2d>
 8006984:	a36a      	add	r3, pc, #424	; (adr r3, 8006b30 <_dtoa_r+0x2f0>)
 8006986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698a:	f7f9 fe4d 	bl	8000628 <__aeabi_dmul>
 800698e:	4602      	mov	r2, r0
 8006990:	460b      	mov	r3, r1
 8006992:	4630      	mov	r0, r6
 8006994:	4639      	mov	r1, r7
 8006996:	f7f9 fc91 	bl	80002bc <__adddf3>
 800699a:	4606      	mov	r6, r0
 800699c:	460f      	mov	r7, r1
 800699e:	f7fa f8f3 	bl	8000b88 <__aeabi_d2iz>
 80069a2:	2200      	movs	r2, #0
 80069a4:	4682      	mov	sl, r0
 80069a6:	2300      	movs	r3, #0
 80069a8:	4630      	mov	r0, r6
 80069aa:	4639      	mov	r1, r7
 80069ac:	f7fa f8ae 	bl	8000b0c <__aeabi_dcmplt>
 80069b0:	b148      	cbz	r0, 80069c6 <_dtoa_r+0x186>
 80069b2:	4650      	mov	r0, sl
 80069b4:	f7f9 fdce 	bl	8000554 <__aeabi_i2d>
 80069b8:	4632      	mov	r2, r6
 80069ba:	463b      	mov	r3, r7
 80069bc:	f7fa f89c 	bl	8000af8 <__aeabi_dcmpeq>
 80069c0:	b908      	cbnz	r0, 80069c6 <_dtoa_r+0x186>
 80069c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069c6:	f1ba 0f16 	cmp.w	sl, #22
 80069ca:	d854      	bhi.n	8006a76 <_dtoa_r+0x236>
 80069cc:	4b61      	ldr	r3, [pc, #388]	; (8006b54 <_dtoa_r+0x314>)
 80069ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80069d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80069da:	f7fa f897 	bl	8000b0c <__aeabi_dcmplt>
 80069de:	2800      	cmp	r0, #0
 80069e0:	d04b      	beq.n	8006a7a <_dtoa_r+0x23a>
 80069e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069e6:	2300      	movs	r3, #0
 80069e8:	930e      	str	r3, [sp, #56]	; 0x38
 80069ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069ec:	1b5d      	subs	r5, r3, r5
 80069ee:	1e6b      	subs	r3, r5, #1
 80069f0:	9304      	str	r3, [sp, #16]
 80069f2:	bf43      	ittte	mi
 80069f4:	2300      	movmi	r3, #0
 80069f6:	f1c5 0801 	rsbmi	r8, r5, #1
 80069fa:	9304      	strmi	r3, [sp, #16]
 80069fc:	f04f 0800 	movpl.w	r8, #0
 8006a00:	f1ba 0f00 	cmp.w	sl, #0
 8006a04:	db3b      	blt.n	8006a7e <_dtoa_r+0x23e>
 8006a06:	9b04      	ldr	r3, [sp, #16]
 8006a08:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006a0c:	4453      	add	r3, sl
 8006a0e:	9304      	str	r3, [sp, #16]
 8006a10:	2300      	movs	r3, #0
 8006a12:	9306      	str	r3, [sp, #24]
 8006a14:	9b05      	ldr	r3, [sp, #20]
 8006a16:	2b09      	cmp	r3, #9
 8006a18:	d869      	bhi.n	8006aee <_dtoa_r+0x2ae>
 8006a1a:	2b05      	cmp	r3, #5
 8006a1c:	bfc4      	itt	gt
 8006a1e:	3b04      	subgt	r3, #4
 8006a20:	9305      	strgt	r3, [sp, #20]
 8006a22:	9b05      	ldr	r3, [sp, #20]
 8006a24:	f1a3 0302 	sub.w	r3, r3, #2
 8006a28:	bfcc      	ite	gt
 8006a2a:	2500      	movgt	r5, #0
 8006a2c:	2501      	movle	r5, #1
 8006a2e:	2b03      	cmp	r3, #3
 8006a30:	d869      	bhi.n	8006b06 <_dtoa_r+0x2c6>
 8006a32:	e8df f003 	tbb	[pc, r3]
 8006a36:	4e2c      	.short	0x4e2c
 8006a38:	5a4c      	.short	0x5a4c
 8006a3a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006a3e:	441d      	add	r5, r3
 8006a40:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006a44:	2b20      	cmp	r3, #32
 8006a46:	bfc1      	itttt	gt
 8006a48:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006a4c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006a50:	fa09 f303 	lslgt.w	r3, r9, r3
 8006a54:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006a58:	bfda      	itte	le
 8006a5a:	f1c3 0320 	rsble	r3, r3, #32
 8006a5e:	fa06 f003 	lslle.w	r0, r6, r3
 8006a62:	4318      	orrgt	r0, r3
 8006a64:	f7f9 fd66 	bl	8000534 <__aeabi_ui2d>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	4606      	mov	r6, r0
 8006a6c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006a70:	3d01      	subs	r5, #1
 8006a72:	9310      	str	r3, [sp, #64]	; 0x40
 8006a74:	e771      	b.n	800695a <_dtoa_r+0x11a>
 8006a76:	2301      	movs	r3, #1
 8006a78:	e7b6      	b.n	80069e8 <_dtoa_r+0x1a8>
 8006a7a:	900e      	str	r0, [sp, #56]	; 0x38
 8006a7c:	e7b5      	b.n	80069ea <_dtoa_r+0x1aa>
 8006a7e:	f1ca 0300 	rsb	r3, sl, #0
 8006a82:	9306      	str	r3, [sp, #24]
 8006a84:	2300      	movs	r3, #0
 8006a86:	eba8 080a 	sub.w	r8, r8, sl
 8006a8a:	930d      	str	r3, [sp, #52]	; 0x34
 8006a8c:	e7c2      	b.n	8006a14 <_dtoa_r+0x1d4>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	9308      	str	r3, [sp, #32]
 8006a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	dc39      	bgt.n	8006b0c <_dtoa_r+0x2cc>
 8006a98:	f04f 0901 	mov.w	r9, #1
 8006a9c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006aa0:	464b      	mov	r3, r9
 8006aa2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006aa6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	6042      	str	r2, [r0, #4]
 8006aac:	2204      	movs	r2, #4
 8006aae:	f102 0614 	add.w	r6, r2, #20
 8006ab2:	429e      	cmp	r6, r3
 8006ab4:	6841      	ldr	r1, [r0, #4]
 8006ab6:	d92f      	bls.n	8006b18 <_dtoa_r+0x2d8>
 8006ab8:	4620      	mov	r0, r4
 8006aba:	f001 f85b 	bl	8007b74 <_Balloc>
 8006abe:	9000      	str	r0, [sp, #0]
 8006ac0:	2800      	cmp	r0, #0
 8006ac2:	d14b      	bne.n	8006b5c <_dtoa_r+0x31c>
 8006ac4:	4b24      	ldr	r3, [pc, #144]	; (8006b58 <_dtoa_r+0x318>)
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006acc:	e6d1      	b.n	8006872 <_dtoa_r+0x32>
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e7de      	b.n	8006a90 <_dtoa_r+0x250>
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	9308      	str	r3, [sp, #32]
 8006ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ad8:	eb0a 0903 	add.w	r9, sl, r3
 8006adc:	f109 0301 	add.w	r3, r9, #1
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	9301      	str	r3, [sp, #4]
 8006ae4:	bfb8      	it	lt
 8006ae6:	2301      	movlt	r3, #1
 8006ae8:	e7dd      	b.n	8006aa6 <_dtoa_r+0x266>
 8006aea:	2301      	movs	r3, #1
 8006aec:	e7f2      	b.n	8006ad4 <_dtoa_r+0x294>
 8006aee:	2501      	movs	r5, #1
 8006af0:	2300      	movs	r3, #0
 8006af2:	9305      	str	r3, [sp, #20]
 8006af4:	9508      	str	r5, [sp, #32]
 8006af6:	f04f 39ff 	mov.w	r9, #4294967295
 8006afa:	2200      	movs	r2, #0
 8006afc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006b00:	2312      	movs	r3, #18
 8006b02:	9209      	str	r2, [sp, #36]	; 0x24
 8006b04:	e7cf      	b.n	8006aa6 <_dtoa_r+0x266>
 8006b06:	2301      	movs	r3, #1
 8006b08:	9308      	str	r3, [sp, #32]
 8006b0a:	e7f4      	b.n	8006af6 <_dtoa_r+0x2b6>
 8006b0c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006b10:	f8cd 9004 	str.w	r9, [sp, #4]
 8006b14:	464b      	mov	r3, r9
 8006b16:	e7c6      	b.n	8006aa6 <_dtoa_r+0x266>
 8006b18:	3101      	adds	r1, #1
 8006b1a:	6041      	str	r1, [r0, #4]
 8006b1c:	0052      	lsls	r2, r2, #1
 8006b1e:	e7c6      	b.n	8006aae <_dtoa_r+0x26e>
 8006b20:	636f4361 	.word	0x636f4361
 8006b24:	3fd287a7 	.word	0x3fd287a7
 8006b28:	8b60c8b3 	.word	0x8b60c8b3
 8006b2c:	3fc68a28 	.word	0x3fc68a28
 8006b30:	509f79fb 	.word	0x509f79fb
 8006b34:	3fd34413 	.word	0x3fd34413
 8006b38:	0800a046 	.word	0x0800a046
 8006b3c:	0800a05d 	.word	0x0800a05d
 8006b40:	7ff00000 	.word	0x7ff00000
 8006b44:	0800a042 	.word	0x0800a042
 8006b48:	0800a039 	.word	0x0800a039
 8006b4c:	0800a2c2 	.word	0x0800a2c2
 8006b50:	3ff80000 	.word	0x3ff80000
 8006b54:	0800a1d8 	.word	0x0800a1d8
 8006b58:	0800a0bc 	.word	0x0800a0bc
 8006b5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b5e:	9a00      	ldr	r2, [sp, #0]
 8006b60:	601a      	str	r2, [r3, #0]
 8006b62:	9b01      	ldr	r3, [sp, #4]
 8006b64:	2b0e      	cmp	r3, #14
 8006b66:	f200 80ad 	bhi.w	8006cc4 <_dtoa_r+0x484>
 8006b6a:	2d00      	cmp	r5, #0
 8006b6c:	f000 80aa 	beq.w	8006cc4 <_dtoa_r+0x484>
 8006b70:	f1ba 0f00 	cmp.w	sl, #0
 8006b74:	dd36      	ble.n	8006be4 <_dtoa_r+0x3a4>
 8006b76:	4ac3      	ldr	r2, [pc, #780]	; (8006e84 <_dtoa_r+0x644>)
 8006b78:	f00a 030f 	and.w	r3, sl, #15
 8006b7c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006b80:	ed93 7b00 	vldr	d7, [r3]
 8006b84:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006b88:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006b8c:	eeb0 8a47 	vmov.f32	s16, s14
 8006b90:	eef0 8a67 	vmov.f32	s17, s15
 8006b94:	d016      	beq.n	8006bc4 <_dtoa_r+0x384>
 8006b96:	4bbc      	ldr	r3, [pc, #752]	; (8006e88 <_dtoa_r+0x648>)
 8006b98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ba0:	f7f9 fe6c 	bl	800087c <__aeabi_ddiv>
 8006ba4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ba8:	f007 070f 	and.w	r7, r7, #15
 8006bac:	2503      	movs	r5, #3
 8006bae:	4eb6      	ldr	r6, [pc, #728]	; (8006e88 <_dtoa_r+0x648>)
 8006bb0:	b957      	cbnz	r7, 8006bc8 <_dtoa_r+0x388>
 8006bb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bb6:	ec53 2b18 	vmov	r2, r3, d8
 8006bba:	f7f9 fe5f 	bl	800087c <__aeabi_ddiv>
 8006bbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bc2:	e029      	b.n	8006c18 <_dtoa_r+0x3d8>
 8006bc4:	2502      	movs	r5, #2
 8006bc6:	e7f2      	b.n	8006bae <_dtoa_r+0x36e>
 8006bc8:	07f9      	lsls	r1, r7, #31
 8006bca:	d508      	bpl.n	8006bde <_dtoa_r+0x39e>
 8006bcc:	ec51 0b18 	vmov	r0, r1, d8
 8006bd0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006bd4:	f7f9 fd28 	bl	8000628 <__aeabi_dmul>
 8006bd8:	ec41 0b18 	vmov	d8, r0, r1
 8006bdc:	3501      	adds	r5, #1
 8006bde:	107f      	asrs	r7, r7, #1
 8006be0:	3608      	adds	r6, #8
 8006be2:	e7e5      	b.n	8006bb0 <_dtoa_r+0x370>
 8006be4:	f000 80a6 	beq.w	8006d34 <_dtoa_r+0x4f4>
 8006be8:	f1ca 0600 	rsb	r6, sl, #0
 8006bec:	4ba5      	ldr	r3, [pc, #660]	; (8006e84 <_dtoa_r+0x644>)
 8006bee:	4fa6      	ldr	r7, [pc, #664]	; (8006e88 <_dtoa_r+0x648>)
 8006bf0:	f006 020f 	and.w	r2, r6, #15
 8006bf4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006c00:	f7f9 fd12 	bl	8000628 <__aeabi_dmul>
 8006c04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c08:	1136      	asrs	r6, r6, #4
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	2502      	movs	r5, #2
 8006c0e:	2e00      	cmp	r6, #0
 8006c10:	f040 8085 	bne.w	8006d1e <_dtoa_r+0x4de>
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1d2      	bne.n	8006bbe <_dtoa_r+0x37e>
 8006c18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	f000 808c 	beq.w	8006d38 <_dtoa_r+0x4f8>
 8006c20:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c24:	4b99      	ldr	r3, [pc, #612]	; (8006e8c <_dtoa_r+0x64c>)
 8006c26:	2200      	movs	r2, #0
 8006c28:	4630      	mov	r0, r6
 8006c2a:	4639      	mov	r1, r7
 8006c2c:	f7f9 ff6e 	bl	8000b0c <__aeabi_dcmplt>
 8006c30:	2800      	cmp	r0, #0
 8006c32:	f000 8081 	beq.w	8006d38 <_dtoa_r+0x4f8>
 8006c36:	9b01      	ldr	r3, [sp, #4]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d07d      	beq.n	8006d38 <_dtoa_r+0x4f8>
 8006c3c:	f1b9 0f00 	cmp.w	r9, #0
 8006c40:	dd3c      	ble.n	8006cbc <_dtoa_r+0x47c>
 8006c42:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006c46:	9307      	str	r3, [sp, #28]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	4b91      	ldr	r3, [pc, #580]	; (8006e90 <_dtoa_r+0x650>)
 8006c4c:	4630      	mov	r0, r6
 8006c4e:	4639      	mov	r1, r7
 8006c50:	f7f9 fcea 	bl	8000628 <__aeabi_dmul>
 8006c54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c58:	3501      	adds	r5, #1
 8006c5a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006c5e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c62:	4628      	mov	r0, r5
 8006c64:	f7f9 fc76 	bl	8000554 <__aeabi_i2d>
 8006c68:	4632      	mov	r2, r6
 8006c6a:	463b      	mov	r3, r7
 8006c6c:	f7f9 fcdc 	bl	8000628 <__aeabi_dmul>
 8006c70:	4b88      	ldr	r3, [pc, #544]	; (8006e94 <_dtoa_r+0x654>)
 8006c72:	2200      	movs	r2, #0
 8006c74:	f7f9 fb22 	bl	80002bc <__adddf3>
 8006c78:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006c7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c80:	9303      	str	r3, [sp, #12]
 8006c82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d15c      	bne.n	8006d42 <_dtoa_r+0x502>
 8006c88:	4b83      	ldr	r3, [pc, #524]	; (8006e98 <_dtoa_r+0x658>)
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	4630      	mov	r0, r6
 8006c8e:	4639      	mov	r1, r7
 8006c90:	f7f9 fb12 	bl	80002b8 <__aeabi_dsub>
 8006c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c98:	4606      	mov	r6, r0
 8006c9a:	460f      	mov	r7, r1
 8006c9c:	f7f9 ff54 	bl	8000b48 <__aeabi_dcmpgt>
 8006ca0:	2800      	cmp	r0, #0
 8006ca2:	f040 8296 	bne.w	80071d2 <_dtoa_r+0x992>
 8006ca6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006caa:	4630      	mov	r0, r6
 8006cac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006cb0:	4639      	mov	r1, r7
 8006cb2:	f7f9 ff2b 	bl	8000b0c <__aeabi_dcmplt>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	f040 8288 	bne.w	80071cc <_dtoa_r+0x98c>
 8006cbc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006cc0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006cc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	f2c0 8158 	blt.w	8006f7c <_dtoa_r+0x73c>
 8006ccc:	f1ba 0f0e 	cmp.w	sl, #14
 8006cd0:	f300 8154 	bgt.w	8006f7c <_dtoa_r+0x73c>
 8006cd4:	4b6b      	ldr	r3, [pc, #428]	; (8006e84 <_dtoa_r+0x644>)
 8006cd6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006cda:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f280 80e3 	bge.w	8006eac <_dtoa_r+0x66c>
 8006ce6:	9b01      	ldr	r3, [sp, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	f300 80df 	bgt.w	8006eac <_dtoa_r+0x66c>
 8006cee:	f040 826d 	bne.w	80071cc <_dtoa_r+0x98c>
 8006cf2:	4b69      	ldr	r3, [pc, #420]	; (8006e98 <_dtoa_r+0x658>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	4640      	mov	r0, r8
 8006cf8:	4649      	mov	r1, r9
 8006cfa:	f7f9 fc95 	bl	8000628 <__aeabi_dmul>
 8006cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d02:	f7f9 ff17 	bl	8000b34 <__aeabi_dcmpge>
 8006d06:	9e01      	ldr	r6, [sp, #4]
 8006d08:	4637      	mov	r7, r6
 8006d0a:	2800      	cmp	r0, #0
 8006d0c:	f040 8243 	bne.w	8007196 <_dtoa_r+0x956>
 8006d10:	9d00      	ldr	r5, [sp, #0]
 8006d12:	2331      	movs	r3, #49	; 0x31
 8006d14:	f805 3b01 	strb.w	r3, [r5], #1
 8006d18:	f10a 0a01 	add.w	sl, sl, #1
 8006d1c:	e23f      	b.n	800719e <_dtoa_r+0x95e>
 8006d1e:	07f2      	lsls	r2, r6, #31
 8006d20:	d505      	bpl.n	8006d2e <_dtoa_r+0x4ee>
 8006d22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d26:	f7f9 fc7f 	bl	8000628 <__aeabi_dmul>
 8006d2a:	3501      	adds	r5, #1
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	1076      	asrs	r6, r6, #1
 8006d30:	3708      	adds	r7, #8
 8006d32:	e76c      	b.n	8006c0e <_dtoa_r+0x3ce>
 8006d34:	2502      	movs	r5, #2
 8006d36:	e76f      	b.n	8006c18 <_dtoa_r+0x3d8>
 8006d38:	9b01      	ldr	r3, [sp, #4]
 8006d3a:	f8cd a01c 	str.w	sl, [sp, #28]
 8006d3e:	930c      	str	r3, [sp, #48]	; 0x30
 8006d40:	e78d      	b.n	8006c5e <_dtoa_r+0x41e>
 8006d42:	9900      	ldr	r1, [sp, #0]
 8006d44:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006d46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d48:	4b4e      	ldr	r3, [pc, #312]	; (8006e84 <_dtoa_r+0x644>)
 8006d4a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d4e:	4401      	add	r1, r0
 8006d50:	9102      	str	r1, [sp, #8]
 8006d52:	9908      	ldr	r1, [sp, #32]
 8006d54:	eeb0 8a47 	vmov.f32	s16, s14
 8006d58:	eef0 8a67 	vmov.f32	s17, s15
 8006d5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d64:	2900      	cmp	r1, #0
 8006d66:	d045      	beq.n	8006df4 <_dtoa_r+0x5b4>
 8006d68:	494c      	ldr	r1, [pc, #304]	; (8006e9c <_dtoa_r+0x65c>)
 8006d6a:	2000      	movs	r0, #0
 8006d6c:	f7f9 fd86 	bl	800087c <__aeabi_ddiv>
 8006d70:	ec53 2b18 	vmov	r2, r3, d8
 8006d74:	f7f9 faa0 	bl	80002b8 <__aeabi_dsub>
 8006d78:	9d00      	ldr	r5, [sp, #0]
 8006d7a:	ec41 0b18 	vmov	d8, r0, r1
 8006d7e:	4639      	mov	r1, r7
 8006d80:	4630      	mov	r0, r6
 8006d82:	f7f9 ff01 	bl	8000b88 <__aeabi_d2iz>
 8006d86:	900c      	str	r0, [sp, #48]	; 0x30
 8006d88:	f7f9 fbe4 	bl	8000554 <__aeabi_i2d>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	460b      	mov	r3, r1
 8006d90:	4630      	mov	r0, r6
 8006d92:	4639      	mov	r1, r7
 8006d94:	f7f9 fa90 	bl	80002b8 <__aeabi_dsub>
 8006d98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d9a:	3330      	adds	r3, #48	; 0x30
 8006d9c:	f805 3b01 	strb.w	r3, [r5], #1
 8006da0:	ec53 2b18 	vmov	r2, r3, d8
 8006da4:	4606      	mov	r6, r0
 8006da6:	460f      	mov	r7, r1
 8006da8:	f7f9 feb0 	bl	8000b0c <__aeabi_dcmplt>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	d165      	bne.n	8006e7c <_dtoa_r+0x63c>
 8006db0:	4632      	mov	r2, r6
 8006db2:	463b      	mov	r3, r7
 8006db4:	4935      	ldr	r1, [pc, #212]	; (8006e8c <_dtoa_r+0x64c>)
 8006db6:	2000      	movs	r0, #0
 8006db8:	f7f9 fa7e 	bl	80002b8 <__aeabi_dsub>
 8006dbc:	ec53 2b18 	vmov	r2, r3, d8
 8006dc0:	f7f9 fea4 	bl	8000b0c <__aeabi_dcmplt>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	f040 80b9 	bne.w	8006f3c <_dtoa_r+0x6fc>
 8006dca:	9b02      	ldr	r3, [sp, #8]
 8006dcc:	429d      	cmp	r5, r3
 8006dce:	f43f af75 	beq.w	8006cbc <_dtoa_r+0x47c>
 8006dd2:	4b2f      	ldr	r3, [pc, #188]	; (8006e90 <_dtoa_r+0x650>)
 8006dd4:	ec51 0b18 	vmov	r0, r1, d8
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f7f9 fc25 	bl	8000628 <__aeabi_dmul>
 8006dde:	4b2c      	ldr	r3, [pc, #176]	; (8006e90 <_dtoa_r+0x650>)
 8006de0:	ec41 0b18 	vmov	d8, r0, r1
 8006de4:	2200      	movs	r2, #0
 8006de6:	4630      	mov	r0, r6
 8006de8:	4639      	mov	r1, r7
 8006dea:	f7f9 fc1d 	bl	8000628 <__aeabi_dmul>
 8006dee:	4606      	mov	r6, r0
 8006df0:	460f      	mov	r7, r1
 8006df2:	e7c4      	b.n	8006d7e <_dtoa_r+0x53e>
 8006df4:	ec51 0b17 	vmov	r0, r1, d7
 8006df8:	f7f9 fc16 	bl	8000628 <__aeabi_dmul>
 8006dfc:	9b02      	ldr	r3, [sp, #8]
 8006dfe:	9d00      	ldr	r5, [sp, #0]
 8006e00:	930c      	str	r3, [sp, #48]	; 0x30
 8006e02:	ec41 0b18 	vmov	d8, r0, r1
 8006e06:	4639      	mov	r1, r7
 8006e08:	4630      	mov	r0, r6
 8006e0a:	f7f9 febd 	bl	8000b88 <__aeabi_d2iz>
 8006e0e:	9011      	str	r0, [sp, #68]	; 0x44
 8006e10:	f7f9 fba0 	bl	8000554 <__aeabi_i2d>
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	4630      	mov	r0, r6
 8006e1a:	4639      	mov	r1, r7
 8006e1c:	f7f9 fa4c 	bl	80002b8 <__aeabi_dsub>
 8006e20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e22:	3330      	adds	r3, #48	; 0x30
 8006e24:	f805 3b01 	strb.w	r3, [r5], #1
 8006e28:	9b02      	ldr	r3, [sp, #8]
 8006e2a:	429d      	cmp	r5, r3
 8006e2c:	4606      	mov	r6, r0
 8006e2e:	460f      	mov	r7, r1
 8006e30:	f04f 0200 	mov.w	r2, #0
 8006e34:	d134      	bne.n	8006ea0 <_dtoa_r+0x660>
 8006e36:	4b19      	ldr	r3, [pc, #100]	; (8006e9c <_dtoa_r+0x65c>)
 8006e38:	ec51 0b18 	vmov	r0, r1, d8
 8006e3c:	f7f9 fa3e 	bl	80002bc <__adddf3>
 8006e40:	4602      	mov	r2, r0
 8006e42:	460b      	mov	r3, r1
 8006e44:	4630      	mov	r0, r6
 8006e46:	4639      	mov	r1, r7
 8006e48:	f7f9 fe7e 	bl	8000b48 <__aeabi_dcmpgt>
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	d175      	bne.n	8006f3c <_dtoa_r+0x6fc>
 8006e50:	ec53 2b18 	vmov	r2, r3, d8
 8006e54:	4911      	ldr	r1, [pc, #68]	; (8006e9c <_dtoa_r+0x65c>)
 8006e56:	2000      	movs	r0, #0
 8006e58:	f7f9 fa2e 	bl	80002b8 <__aeabi_dsub>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	460b      	mov	r3, r1
 8006e60:	4630      	mov	r0, r6
 8006e62:	4639      	mov	r1, r7
 8006e64:	f7f9 fe52 	bl	8000b0c <__aeabi_dcmplt>
 8006e68:	2800      	cmp	r0, #0
 8006e6a:	f43f af27 	beq.w	8006cbc <_dtoa_r+0x47c>
 8006e6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006e70:	1e6b      	subs	r3, r5, #1
 8006e72:	930c      	str	r3, [sp, #48]	; 0x30
 8006e74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e78:	2b30      	cmp	r3, #48	; 0x30
 8006e7a:	d0f8      	beq.n	8006e6e <_dtoa_r+0x62e>
 8006e7c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006e80:	e04a      	b.n	8006f18 <_dtoa_r+0x6d8>
 8006e82:	bf00      	nop
 8006e84:	0800a1d8 	.word	0x0800a1d8
 8006e88:	0800a1b0 	.word	0x0800a1b0
 8006e8c:	3ff00000 	.word	0x3ff00000
 8006e90:	40240000 	.word	0x40240000
 8006e94:	401c0000 	.word	0x401c0000
 8006e98:	40140000 	.word	0x40140000
 8006e9c:	3fe00000 	.word	0x3fe00000
 8006ea0:	4baf      	ldr	r3, [pc, #700]	; (8007160 <_dtoa_r+0x920>)
 8006ea2:	f7f9 fbc1 	bl	8000628 <__aeabi_dmul>
 8006ea6:	4606      	mov	r6, r0
 8006ea8:	460f      	mov	r7, r1
 8006eaa:	e7ac      	b.n	8006e06 <_dtoa_r+0x5c6>
 8006eac:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006eb0:	9d00      	ldr	r5, [sp, #0]
 8006eb2:	4642      	mov	r2, r8
 8006eb4:	464b      	mov	r3, r9
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	4639      	mov	r1, r7
 8006eba:	f7f9 fcdf 	bl	800087c <__aeabi_ddiv>
 8006ebe:	f7f9 fe63 	bl	8000b88 <__aeabi_d2iz>
 8006ec2:	9002      	str	r0, [sp, #8]
 8006ec4:	f7f9 fb46 	bl	8000554 <__aeabi_i2d>
 8006ec8:	4642      	mov	r2, r8
 8006eca:	464b      	mov	r3, r9
 8006ecc:	f7f9 fbac 	bl	8000628 <__aeabi_dmul>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	4630      	mov	r0, r6
 8006ed6:	4639      	mov	r1, r7
 8006ed8:	f7f9 f9ee 	bl	80002b8 <__aeabi_dsub>
 8006edc:	9e02      	ldr	r6, [sp, #8]
 8006ede:	9f01      	ldr	r7, [sp, #4]
 8006ee0:	3630      	adds	r6, #48	; 0x30
 8006ee2:	f805 6b01 	strb.w	r6, [r5], #1
 8006ee6:	9e00      	ldr	r6, [sp, #0]
 8006ee8:	1bae      	subs	r6, r5, r6
 8006eea:	42b7      	cmp	r7, r6
 8006eec:	4602      	mov	r2, r0
 8006eee:	460b      	mov	r3, r1
 8006ef0:	d137      	bne.n	8006f62 <_dtoa_r+0x722>
 8006ef2:	f7f9 f9e3 	bl	80002bc <__adddf3>
 8006ef6:	4642      	mov	r2, r8
 8006ef8:	464b      	mov	r3, r9
 8006efa:	4606      	mov	r6, r0
 8006efc:	460f      	mov	r7, r1
 8006efe:	f7f9 fe23 	bl	8000b48 <__aeabi_dcmpgt>
 8006f02:	b9c8      	cbnz	r0, 8006f38 <_dtoa_r+0x6f8>
 8006f04:	4642      	mov	r2, r8
 8006f06:	464b      	mov	r3, r9
 8006f08:	4630      	mov	r0, r6
 8006f0a:	4639      	mov	r1, r7
 8006f0c:	f7f9 fdf4 	bl	8000af8 <__aeabi_dcmpeq>
 8006f10:	b110      	cbz	r0, 8006f18 <_dtoa_r+0x6d8>
 8006f12:	9b02      	ldr	r3, [sp, #8]
 8006f14:	07d9      	lsls	r1, r3, #31
 8006f16:	d40f      	bmi.n	8006f38 <_dtoa_r+0x6f8>
 8006f18:	4620      	mov	r0, r4
 8006f1a:	4659      	mov	r1, fp
 8006f1c:	f000 fe6a 	bl	8007bf4 <_Bfree>
 8006f20:	2300      	movs	r3, #0
 8006f22:	702b      	strb	r3, [r5, #0]
 8006f24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f26:	f10a 0001 	add.w	r0, sl, #1
 8006f2a:	6018      	str	r0, [r3, #0]
 8006f2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	f43f acd8 	beq.w	80068e4 <_dtoa_r+0xa4>
 8006f34:	601d      	str	r5, [r3, #0]
 8006f36:	e4d5      	b.n	80068e4 <_dtoa_r+0xa4>
 8006f38:	f8cd a01c 	str.w	sl, [sp, #28]
 8006f3c:	462b      	mov	r3, r5
 8006f3e:	461d      	mov	r5, r3
 8006f40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f44:	2a39      	cmp	r2, #57	; 0x39
 8006f46:	d108      	bne.n	8006f5a <_dtoa_r+0x71a>
 8006f48:	9a00      	ldr	r2, [sp, #0]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d1f7      	bne.n	8006f3e <_dtoa_r+0x6fe>
 8006f4e:	9a07      	ldr	r2, [sp, #28]
 8006f50:	9900      	ldr	r1, [sp, #0]
 8006f52:	3201      	adds	r2, #1
 8006f54:	9207      	str	r2, [sp, #28]
 8006f56:	2230      	movs	r2, #48	; 0x30
 8006f58:	700a      	strb	r2, [r1, #0]
 8006f5a:	781a      	ldrb	r2, [r3, #0]
 8006f5c:	3201      	adds	r2, #1
 8006f5e:	701a      	strb	r2, [r3, #0]
 8006f60:	e78c      	b.n	8006e7c <_dtoa_r+0x63c>
 8006f62:	4b7f      	ldr	r3, [pc, #508]	; (8007160 <_dtoa_r+0x920>)
 8006f64:	2200      	movs	r2, #0
 8006f66:	f7f9 fb5f 	bl	8000628 <__aeabi_dmul>
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	4606      	mov	r6, r0
 8006f70:	460f      	mov	r7, r1
 8006f72:	f7f9 fdc1 	bl	8000af8 <__aeabi_dcmpeq>
 8006f76:	2800      	cmp	r0, #0
 8006f78:	d09b      	beq.n	8006eb2 <_dtoa_r+0x672>
 8006f7a:	e7cd      	b.n	8006f18 <_dtoa_r+0x6d8>
 8006f7c:	9a08      	ldr	r2, [sp, #32]
 8006f7e:	2a00      	cmp	r2, #0
 8006f80:	f000 80c4 	beq.w	800710c <_dtoa_r+0x8cc>
 8006f84:	9a05      	ldr	r2, [sp, #20]
 8006f86:	2a01      	cmp	r2, #1
 8006f88:	f300 80a8 	bgt.w	80070dc <_dtoa_r+0x89c>
 8006f8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f8e:	2a00      	cmp	r2, #0
 8006f90:	f000 80a0 	beq.w	80070d4 <_dtoa_r+0x894>
 8006f94:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006f98:	9e06      	ldr	r6, [sp, #24]
 8006f9a:	4645      	mov	r5, r8
 8006f9c:	9a04      	ldr	r2, [sp, #16]
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	441a      	add	r2, r3
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	4498      	add	r8, r3
 8006fa6:	9204      	str	r2, [sp, #16]
 8006fa8:	f000 ff2a 	bl	8007e00 <__i2b>
 8006fac:	4607      	mov	r7, r0
 8006fae:	2d00      	cmp	r5, #0
 8006fb0:	dd0b      	ble.n	8006fca <_dtoa_r+0x78a>
 8006fb2:	9b04      	ldr	r3, [sp, #16]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	dd08      	ble.n	8006fca <_dtoa_r+0x78a>
 8006fb8:	42ab      	cmp	r3, r5
 8006fba:	9a04      	ldr	r2, [sp, #16]
 8006fbc:	bfa8      	it	ge
 8006fbe:	462b      	movge	r3, r5
 8006fc0:	eba8 0803 	sub.w	r8, r8, r3
 8006fc4:	1aed      	subs	r5, r5, r3
 8006fc6:	1ad3      	subs	r3, r2, r3
 8006fc8:	9304      	str	r3, [sp, #16]
 8006fca:	9b06      	ldr	r3, [sp, #24]
 8006fcc:	b1fb      	cbz	r3, 800700e <_dtoa_r+0x7ce>
 8006fce:	9b08      	ldr	r3, [sp, #32]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f000 809f 	beq.w	8007114 <_dtoa_r+0x8d4>
 8006fd6:	2e00      	cmp	r6, #0
 8006fd8:	dd11      	ble.n	8006ffe <_dtoa_r+0x7be>
 8006fda:	4639      	mov	r1, r7
 8006fdc:	4632      	mov	r2, r6
 8006fde:	4620      	mov	r0, r4
 8006fe0:	f000 ffca 	bl	8007f78 <__pow5mult>
 8006fe4:	465a      	mov	r2, fp
 8006fe6:	4601      	mov	r1, r0
 8006fe8:	4607      	mov	r7, r0
 8006fea:	4620      	mov	r0, r4
 8006fec:	f000 ff1e 	bl	8007e2c <__multiply>
 8006ff0:	4659      	mov	r1, fp
 8006ff2:	9007      	str	r0, [sp, #28]
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f000 fdfd 	bl	8007bf4 <_Bfree>
 8006ffa:	9b07      	ldr	r3, [sp, #28]
 8006ffc:	469b      	mov	fp, r3
 8006ffe:	9b06      	ldr	r3, [sp, #24]
 8007000:	1b9a      	subs	r2, r3, r6
 8007002:	d004      	beq.n	800700e <_dtoa_r+0x7ce>
 8007004:	4659      	mov	r1, fp
 8007006:	4620      	mov	r0, r4
 8007008:	f000 ffb6 	bl	8007f78 <__pow5mult>
 800700c:	4683      	mov	fp, r0
 800700e:	2101      	movs	r1, #1
 8007010:	4620      	mov	r0, r4
 8007012:	f000 fef5 	bl	8007e00 <__i2b>
 8007016:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007018:	2b00      	cmp	r3, #0
 800701a:	4606      	mov	r6, r0
 800701c:	dd7c      	ble.n	8007118 <_dtoa_r+0x8d8>
 800701e:	461a      	mov	r2, r3
 8007020:	4601      	mov	r1, r0
 8007022:	4620      	mov	r0, r4
 8007024:	f000 ffa8 	bl	8007f78 <__pow5mult>
 8007028:	9b05      	ldr	r3, [sp, #20]
 800702a:	2b01      	cmp	r3, #1
 800702c:	4606      	mov	r6, r0
 800702e:	dd76      	ble.n	800711e <_dtoa_r+0x8de>
 8007030:	2300      	movs	r3, #0
 8007032:	9306      	str	r3, [sp, #24]
 8007034:	6933      	ldr	r3, [r6, #16]
 8007036:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800703a:	6918      	ldr	r0, [r3, #16]
 800703c:	f000 fe90 	bl	8007d60 <__hi0bits>
 8007040:	f1c0 0020 	rsb	r0, r0, #32
 8007044:	9b04      	ldr	r3, [sp, #16]
 8007046:	4418      	add	r0, r3
 8007048:	f010 001f 	ands.w	r0, r0, #31
 800704c:	f000 8086 	beq.w	800715c <_dtoa_r+0x91c>
 8007050:	f1c0 0320 	rsb	r3, r0, #32
 8007054:	2b04      	cmp	r3, #4
 8007056:	dd7f      	ble.n	8007158 <_dtoa_r+0x918>
 8007058:	f1c0 001c 	rsb	r0, r0, #28
 800705c:	9b04      	ldr	r3, [sp, #16]
 800705e:	4403      	add	r3, r0
 8007060:	4480      	add	r8, r0
 8007062:	4405      	add	r5, r0
 8007064:	9304      	str	r3, [sp, #16]
 8007066:	f1b8 0f00 	cmp.w	r8, #0
 800706a:	dd05      	ble.n	8007078 <_dtoa_r+0x838>
 800706c:	4659      	mov	r1, fp
 800706e:	4642      	mov	r2, r8
 8007070:	4620      	mov	r0, r4
 8007072:	f000 ffdb 	bl	800802c <__lshift>
 8007076:	4683      	mov	fp, r0
 8007078:	9b04      	ldr	r3, [sp, #16]
 800707a:	2b00      	cmp	r3, #0
 800707c:	dd05      	ble.n	800708a <_dtoa_r+0x84a>
 800707e:	4631      	mov	r1, r6
 8007080:	461a      	mov	r2, r3
 8007082:	4620      	mov	r0, r4
 8007084:	f000 ffd2 	bl	800802c <__lshift>
 8007088:	4606      	mov	r6, r0
 800708a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800708c:	2b00      	cmp	r3, #0
 800708e:	d069      	beq.n	8007164 <_dtoa_r+0x924>
 8007090:	4631      	mov	r1, r6
 8007092:	4658      	mov	r0, fp
 8007094:	f001 f836 	bl	8008104 <__mcmp>
 8007098:	2800      	cmp	r0, #0
 800709a:	da63      	bge.n	8007164 <_dtoa_r+0x924>
 800709c:	2300      	movs	r3, #0
 800709e:	4659      	mov	r1, fp
 80070a0:	220a      	movs	r2, #10
 80070a2:	4620      	mov	r0, r4
 80070a4:	f000 fdc8 	bl	8007c38 <__multadd>
 80070a8:	9b08      	ldr	r3, [sp, #32]
 80070aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070ae:	4683      	mov	fp, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f000 818f 	beq.w	80073d4 <_dtoa_r+0xb94>
 80070b6:	4639      	mov	r1, r7
 80070b8:	2300      	movs	r3, #0
 80070ba:	220a      	movs	r2, #10
 80070bc:	4620      	mov	r0, r4
 80070be:	f000 fdbb 	bl	8007c38 <__multadd>
 80070c2:	f1b9 0f00 	cmp.w	r9, #0
 80070c6:	4607      	mov	r7, r0
 80070c8:	f300 808e 	bgt.w	80071e8 <_dtoa_r+0x9a8>
 80070cc:	9b05      	ldr	r3, [sp, #20]
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	dc50      	bgt.n	8007174 <_dtoa_r+0x934>
 80070d2:	e089      	b.n	80071e8 <_dtoa_r+0x9a8>
 80070d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80070da:	e75d      	b.n	8006f98 <_dtoa_r+0x758>
 80070dc:	9b01      	ldr	r3, [sp, #4]
 80070de:	1e5e      	subs	r6, r3, #1
 80070e0:	9b06      	ldr	r3, [sp, #24]
 80070e2:	42b3      	cmp	r3, r6
 80070e4:	bfbf      	itttt	lt
 80070e6:	9b06      	ldrlt	r3, [sp, #24]
 80070e8:	9606      	strlt	r6, [sp, #24]
 80070ea:	1af2      	sublt	r2, r6, r3
 80070ec:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80070ee:	bfb6      	itet	lt
 80070f0:	189b      	addlt	r3, r3, r2
 80070f2:	1b9e      	subge	r6, r3, r6
 80070f4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80070f6:	9b01      	ldr	r3, [sp, #4]
 80070f8:	bfb8      	it	lt
 80070fa:	2600      	movlt	r6, #0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	bfb5      	itete	lt
 8007100:	eba8 0503 	sublt.w	r5, r8, r3
 8007104:	9b01      	ldrge	r3, [sp, #4]
 8007106:	2300      	movlt	r3, #0
 8007108:	4645      	movge	r5, r8
 800710a:	e747      	b.n	8006f9c <_dtoa_r+0x75c>
 800710c:	9e06      	ldr	r6, [sp, #24]
 800710e:	9f08      	ldr	r7, [sp, #32]
 8007110:	4645      	mov	r5, r8
 8007112:	e74c      	b.n	8006fae <_dtoa_r+0x76e>
 8007114:	9a06      	ldr	r2, [sp, #24]
 8007116:	e775      	b.n	8007004 <_dtoa_r+0x7c4>
 8007118:	9b05      	ldr	r3, [sp, #20]
 800711a:	2b01      	cmp	r3, #1
 800711c:	dc18      	bgt.n	8007150 <_dtoa_r+0x910>
 800711e:	9b02      	ldr	r3, [sp, #8]
 8007120:	b9b3      	cbnz	r3, 8007150 <_dtoa_r+0x910>
 8007122:	9b03      	ldr	r3, [sp, #12]
 8007124:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007128:	b9a3      	cbnz	r3, 8007154 <_dtoa_r+0x914>
 800712a:	9b03      	ldr	r3, [sp, #12]
 800712c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007130:	0d1b      	lsrs	r3, r3, #20
 8007132:	051b      	lsls	r3, r3, #20
 8007134:	b12b      	cbz	r3, 8007142 <_dtoa_r+0x902>
 8007136:	9b04      	ldr	r3, [sp, #16]
 8007138:	3301      	adds	r3, #1
 800713a:	9304      	str	r3, [sp, #16]
 800713c:	f108 0801 	add.w	r8, r8, #1
 8007140:	2301      	movs	r3, #1
 8007142:	9306      	str	r3, [sp, #24]
 8007144:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007146:	2b00      	cmp	r3, #0
 8007148:	f47f af74 	bne.w	8007034 <_dtoa_r+0x7f4>
 800714c:	2001      	movs	r0, #1
 800714e:	e779      	b.n	8007044 <_dtoa_r+0x804>
 8007150:	2300      	movs	r3, #0
 8007152:	e7f6      	b.n	8007142 <_dtoa_r+0x902>
 8007154:	9b02      	ldr	r3, [sp, #8]
 8007156:	e7f4      	b.n	8007142 <_dtoa_r+0x902>
 8007158:	d085      	beq.n	8007066 <_dtoa_r+0x826>
 800715a:	4618      	mov	r0, r3
 800715c:	301c      	adds	r0, #28
 800715e:	e77d      	b.n	800705c <_dtoa_r+0x81c>
 8007160:	40240000 	.word	0x40240000
 8007164:	9b01      	ldr	r3, [sp, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	dc38      	bgt.n	80071dc <_dtoa_r+0x99c>
 800716a:	9b05      	ldr	r3, [sp, #20]
 800716c:	2b02      	cmp	r3, #2
 800716e:	dd35      	ble.n	80071dc <_dtoa_r+0x99c>
 8007170:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007174:	f1b9 0f00 	cmp.w	r9, #0
 8007178:	d10d      	bne.n	8007196 <_dtoa_r+0x956>
 800717a:	4631      	mov	r1, r6
 800717c:	464b      	mov	r3, r9
 800717e:	2205      	movs	r2, #5
 8007180:	4620      	mov	r0, r4
 8007182:	f000 fd59 	bl	8007c38 <__multadd>
 8007186:	4601      	mov	r1, r0
 8007188:	4606      	mov	r6, r0
 800718a:	4658      	mov	r0, fp
 800718c:	f000 ffba 	bl	8008104 <__mcmp>
 8007190:	2800      	cmp	r0, #0
 8007192:	f73f adbd 	bgt.w	8006d10 <_dtoa_r+0x4d0>
 8007196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007198:	9d00      	ldr	r5, [sp, #0]
 800719a:	ea6f 0a03 	mvn.w	sl, r3
 800719e:	f04f 0800 	mov.w	r8, #0
 80071a2:	4631      	mov	r1, r6
 80071a4:	4620      	mov	r0, r4
 80071a6:	f000 fd25 	bl	8007bf4 <_Bfree>
 80071aa:	2f00      	cmp	r7, #0
 80071ac:	f43f aeb4 	beq.w	8006f18 <_dtoa_r+0x6d8>
 80071b0:	f1b8 0f00 	cmp.w	r8, #0
 80071b4:	d005      	beq.n	80071c2 <_dtoa_r+0x982>
 80071b6:	45b8      	cmp	r8, r7
 80071b8:	d003      	beq.n	80071c2 <_dtoa_r+0x982>
 80071ba:	4641      	mov	r1, r8
 80071bc:	4620      	mov	r0, r4
 80071be:	f000 fd19 	bl	8007bf4 <_Bfree>
 80071c2:	4639      	mov	r1, r7
 80071c4:	4620      	mov	r0, r4
 80071c6:	f000 fd15 	bl	8007bf4 <_Bfree>
 80071ca:	e6a5      	b.n	8006f18 <_dtoa_r+0x6d8>
 80071cc:	2600      	movs	r6, #0
 80071ce:	4637      	mov	r7, r6
 80071d0:	e7e1      	b.n	8007196 <_dtoa_r+0x956>
 80071d2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80071d4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80071d8:	4637      	mov	r7, r6
 80071da:	e599      	b.n	8006d10 <_dtoa_r+0x4d0>
 80071dc:	9b08      	ldr	r3, [sp, #32]
 80071de:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	f000 80fd 	beq.w	80073e2 <_dtoa_r+0xba2>
 80071e8:	2d00      	cmp	r5, #0
 80071ea:	dd05      	ble.n	80071f8 <_dtoa_r+0x9b8>
 80071ec:	4639      	mov	r1, r7
 80071ee:	462a      	mov	r2, r5
 80071f0:	4620      	mov	r0, r4
 80071f2:	f000 ff1b 	bl	800802c <__lshift>
 80071f6:	4607      	mov	r7, r0
 80071f8:	9b06      	ldr	r3, [sp, #24]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d05c      	beq.n	80072b8 <_dtoa_r+0xa78>
 80071fe:	6879      	ldr	r1, [r7, #4]
 8007200:	4620      	mov	r0, r4
 8007202:	f000 fcb7 	bl	8007b74 <_Balloc>
 8007206:	4605      	mov	r5, r0
 8007208:	b928      	cbnz	r0, 8007216 <_dtoa_r+0x9d6>
 800720a:	4b80      	ldr	r3, [pc, #512]	; (800740c <_dtoa_r+0xbcc>)
 800720c:	4602      	mov	r2, r0
 800720e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007212:	f7ff bb2e 	b.w	8006872 <_dtoa_r+0x32>
 8007216:	693a      	ldr	r2, [r7, #16]
 8007218:	3202      	adds	r2, #2
 800721a:	0092      	lsls	r2, r2, #2
 800721c:	f107 010c 	add.w	r1, r7, #12
 8007220:	300c      	adds	r0, #12
 8007222:	f000 fc99 	bl	8007b58 <memcpy>
 8007226:	2201      	movs	r2, #1
 8007228:	4629      	mov	r1, r5
 800722a:	4620      	mov	r0, r4
 800722c:	f000 fefe 	bl	800802c <__lshift>
 8007230:	9b00      	ldr	r3, [sp, #0]
 8007232:	3301      	adds	r3, #1
 8007234:	9301      	str	r3, [sp, #4]
 8007236:	9b00      	ldr	r3, [sp, #0]
 8007238:	444b      	add	r3, r9
 800723a:	9307      	str	r3, [sp, #28]
 800723c:	9b02      	ldr	r3, [sp, #8]
 800723e:	f003 0301 	and.w	r3, r3, #1
 8007242:	46b8      	mov	r8, r7
 8007244:	9306      	str	r3, [sp, #24]
 8007246:	4607      	mov	r7, r0
 8007248:	9b01      	ldr	r3, [sp, #4]
 800724a:	4631      	mov	r1, r6
 800724c:	3b01      	subs	r3, #1
 800724e:	4658      	mov	r0, fp
 8007250:	9302      	str	r3, [sp, #8]
 8007252:	f7ff fa69 	bl	8006728 <quorem>
 8007256:	4603      	mov	r3, r0
 8007258:	3330      	adds	r3, #48	; 0x30
 800725a:	9004      	str	r0, [sp, #16]
 800725c:	4641      	mov	r1, r8
 800725e:	4658      	mov	r0, fp
 8007260:	9308      	str	r3, [sp, #32]
 8007262:	f000 ff4f 	bl	8008104 <__mcmp>
 8007266:	463a      	mov	r2, r7
 8007268:	4681      	mov	r9, r0
 800726a:	4631      	mov	r1, r6
 800726c:	4620      	mov	r0, r4
 800726e:	f000 ff65 	bl	800813c <__mdiff>
 8007272:	68c2      	ldr	r2, [r0, #12]
 8007274:	9b08      	ldr	r3, [sp, #32]
 8007276:	4605      	mov	r5, r0
 8007278:	bb02      	cbnz	r2, 80072bc <_dtoa_r+0xa7c>
 800727a:	4601      	mov	r1, r0
 800727c:	4658      	mov	r0, fp
 800727e:	f000 ff41 	bl	8008104 <__mcmp>
 8007282:	9b08      	ldr	r3, [sp, #32]
 8007284:	4602      	mov	r2, r0
 8007286:	4629      	mov	r1, r5
 8007288:	4620      	mov	r0, r4
 800728a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800728e:	f000 fcb1 	bl	8007bf4 <_Bfree>
 8007292:	9b05      	ldr	r3, [sp, #20]
 8007294:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007296:	9d01      	ldr	r5, [sp, #4]
 8007298:	ea43 0102 	orr.w	r1, r3, r2
 800729c:	9b06      	ldr	r3, [sp, #24]
 800729e:	430b      	orrs	r3, r1
 80072a0:	9b08      	ldr	r3, [sp, #32]
 80072a2:	d10d      	bne.n	80072c0 <_dtoa_r+0xa80>
 80072a4:	2b39      	cmp	r3, #57	; 0x39
 80072a6:	d029      	beq.n	80072fc <_dtoa_r+0xabc>
 80072a8:	f1b9 0f00 	cmp.w	r9, #0
 80072ac:	dd01      	ble.n	80072b2 <_dtoa_r+0xa72>
 80072ae:	9b04      	ldr	r3, [sp, #16]
 80072b0:	3331      	adds	r3, #49	; 0x31
 80072b2:	9a02      	ldr	r2, [sp, #8]
 80072b4:	7013      	strb	r3, [r2, #0]
 80072b6:	e774      	b.n	80071a2 <_dtoa_r+0x962>
 80072b8:	4638      	mov	r0, r7
 80072ba:	e7b9      	b.n	8007230 <_dtoa_r+0x9f0>
 80072bc:	2201      	movs	r2, #1
 80072be:	e7e2      	b.n	8007286 <_dtoa_r+0xa46>
 80072c0:	f1b9 0f00 	cmp.w	r9, #0
 80072c4:	db06      	blt.n	80072d4 <_dtoa_r+0xa94>
 80072c6:	9905      	ldr	r1, [sp, #20]
 80072c8:	ea41 0909 	orr.w	r9, r1, r9
 80072cc:	9906      	ldr	r1, [sp, #24]
 80072ce:	ea59 0101 	orrs.w	r1, r9, r1
 80072d2:	d120      	bne.n	8007316 <_dtoa_r+0xad6>
 80072d4:	2a00      	cmp	r2, #0
 80072d6:	ddec      	ble.n	80072b2 <_dtoa_r+0xa72>
 80072d8:	4659      	mov	r1, fp
 80072da:	2201      	movs	r2, #1
 80072dc:	4620      	mov	r0, r4
 80072de:	9301      	str	r3, [sp, #4]
 80072e0:	f000 fea4 	bl	800802c <__lshift>
 80072e4:	4631      	mov	r1, r6
 80072e6:	4683      	mov	fp, r0
 80072e8:	f000 ff0c 	bl	8008104 <__mcmp>
 80072ec:	2800      	cmp	r0, #0
 80072ee:	9b01      	ldr	r3, [sp, #4]
 80072f0:	dc02      	bgt.n	80072f8 <_dtoa_r+0xab8>
 80072f2:	d1de      	bne.n	80072b2 <_dtoa_r+0xa72>
 80072f4:	07da      	lsls	r2, r3, #31
 80072f6:	d5dc      	bpl.n	80072b2 <_dtoa_r+0xa72>
 80072f8:	2b39      	cmp	r3, #57	; 0x39
 80072fa:	d1d8      	bne.n	80072ae <_dtoa_r+0xa6e>
 80072fc:	9a02      	ldr	r2, [sp, #8]
 80072fe:	2339      	movs	r3, #57	; 0x39
 8007300:	7013      	strb	r3, [r2, #0]
 8007302:	462b      	mov	r3, r5
 8007304:	461d      	mov	r5, r3
 8007306:	3b01      	subs	r3, #1
 8007308:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800730c:	2a39      	cmp	r2, #57	; 0x39
 800730e:	d050      	beq.n	80073b2 <_dtoa_r+0xb72>
 8007310:	3201      	adds	r2, #1
 8007312:	701a      	strb	r2, [r3, #0]
 8007314:	e745      	b.n	80071a2 <_dtoa_r+0x962>
 8007316:	2a00      	cmp	r2, #0
 8007318:	dd03      	ble.n	8007322 <_dtoa_r+0xae2>
 800731a:	2b39      	cmp	r3, #57	; 0x39
 800731c:	d0ee      	beq.n	80072fc <_dtoa_r+0xabc>
 800731e:	3301      	adds	r3, #1
 8007320:	e7c7      	b.n	80072b2 <_dtoa_r+0xa72>
 8007322:	9a01      	ldr	r2, [sp, #4]
 8007324:	9907      	ldr	r1, [sp, #28]
 8007326:	f802 3c01 	strb.w	r3, [r2, #-1]
 800732a:	428a      	cmp	r2, r1
 800732c:	d02a      	beq.n	8007384 <_dtoa_r+0xb44>
 800732e:	4659      	mov	r1, fp
 8007330:	2300      	movs	r3, #0
 8007332:	220a      	movs	r2, #10
 8007334:	4620      	mov	r0, r4
 8007336:	f000 fc7f 	bl	8007c38 <__multadd>
 800733a:	45b8      	cmp	r8, r7
 800733c:	4683      	mov	fp, r0
 800733e:	f04f 0300 	mov.w	r3, #0
 8007342:	f04f 020a 	mov.w	r2, #10
 8007346:	4641      	mov	r1, r8
 8007348:	4620      	mov	r0, r4
 800734a:	d107      	bne.n	800735c <_dtoa_r+0xb1c>
 800734c:	f000 fc74 	bl	8007c38 <__multadd>
 8007350:	4680      	mov	r8, r0
 8007352:	4607      	mov	r7, r0
 8007354:	9b01      	ldr	r3, [sp, #4]
 8007356:	3301      	adds	r3, #1
 8007358:	9301      	str	r3, [sp, #4]
 800735a:	e775      	b.n	8007248 <_dtoa_r+0xa08>
 800735c:	f000 fc6c 	bl	8007c38 <__multadd>
 8007360:	4639      	mov	r1, r7
 8007362:	4680      	mov	r8, r0
 8007364:	2300      	movs	r3, #0
 8007366:	220a      	movs	r2, #10
 8007368:	4620      	mov	r0, r4
 800736a:	f000 fc65 	bl	8007c38 <__multadd>
 800736e:	4607      	mov	r7, r0
 8007370:	e7f0      	b.n	8007354 <_dtoa_r+0xb14>
 8007372:	f1b9 0f00 	cmp.w	r9, #0
 8007376:	9a00      	ldr	r2, [sp, #0]
 8007378:	bfcc      	ite	gt
 800737a:	464d      	movgt	r5, r9
 800737c:	2501      	movle	r5, #1
 800737e:	4415      	add	r5, r2
 8007380:	f04f 0800 	mov.w	r8, #0
 8007384:	4659      	mov	r1, fp
 8007386:	2201      	movs	r2, #1
 8007388:	4620      	mov	r0, r4
 800738a:	9301      	str	r3, [sp, #4]
 800738c:	f000 fe4e 	bl	800802c <__lshift>
 8007390:	4631      	mov	r1, r6
 8007392:	4683      	mov	fp, r0
 8007394:	f000 feb6 	bl	8008104 <__mcmp>
 8007398:	2800      	cmp	r0, #0
 800739a:	dcb2      	bgt.n	8007302 <_dtoa_r+0xac2>
 800739c:	d102      	bne.n	80073a4 <_dtoa_r+0xb64>
 800739e:	9b01      	ldr	r3, [sp, #4]
 80073a0:	07db      	lsls	r3, r3, #31
 80073a2:	d4ae      	bmi.n	8007302 <_dtoa_r+0xac2>
 80073a4:	462b      	mov	r3, r5
 80073a6:	461d      	mov	r5, r3
 80073a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073ac:	2a30      	cmp	r2, #48	; 0x30
 80073ae:	d0fa      	beq.n	80073a6 <_dtoa_r+0xb66>
 80073b0:	e6f7      	b.n	80071a2 <_dtoa_r+0x962>
 80073b2:	9a00      	ldr	r2, [sp, #0]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d1a5      	bne.n	8007304 <_dtoa_r+0xac4>
 80073b8:	f10a 0a01 	add.w	sl, sl, #1
 80073bc:	2331      	movs	r3, #49	; 0x31
 80073be:	e779      	b.n	80072b4 <_dtoa_r+0xa74>
 80073c0:	4b13      	ldr	r3, [pc, #76]	; (8007410 <_dtoa_r+0xbd0>)
 80073c2:	f7ff baaf 	b.w	8006924 <_dtoa_r+0xe4>
 80073c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f47f aa86 	bne.w	80068da <_dtoa_r+0x9a>
 80073ce:	4b11      	ldr	r3, [pc, #68]	; (8007414 <_dtoa_r+0xbd4>)
 80073d0:	f7ff baa8 	b.w	8006924 <_dtoa_r+0xe4>
 80073d4:	f1b9 0f00 	cmp.w	r9, #0
 80073d8:	dc03      	bgt.n	80073e2 <_dtoa_r+0xba2>
 80073da:	9b05      	ldr	r3, [sp, #20]
 80073dc:	2b02      	cmp	r3, #2
 80073de:	f73f aec9 	bgt.w	8007174 <_dtoa_r+0x934>
 80073e2:	9d00      	ldr	r5, [sp, #0]
 80073e4:	4631      	mov	r1, r6
 80073e6:	4658      	mov	r0, fp
 80073e8:	f7ff f99e 	bl	8006728 <quorem>
 80073ec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80073f0:	f805 3b01 	strb.w	r3, [r5], #1
 80073f4:	9a00      	ldr	r2, [sp, #0]
 80073f6:	1aaa      	subs	r2, r5, r2
 80073f8:	4591      	cmp	r9, r2
 80073fa:	ddba      	ble.n	8007372 <_dtoa_r+0xb32>
 80073fc:	4659      	mov	r1, fp
 80073fe:	2300      	movs	r3, #0
 8007400:	220a      	movs	r2, #10
 8007402:	4620      	mov	r0, r4
 8007404:	f000 fc18 	bl	8007c38 <__multadd>
 8007408:	4683      	mov	fp, r0
 800740a:	e7eb      	b.n	80073e4 <_dtoa_r+0xba4>
 800740c:	0800a0bc 	.word	0x0800a0bc
 8007410:	0800a2c1 	.word	0x0800a2c1
 8007414:	0800a039 	.word	0x0800a039

08007418 <rshift>:
 8007418:	6903      	ldr	r3, [r0, #16]
 800741a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800741e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007422:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007426:	f100 0414 	add.w	r4, r0, #20
 800742a:	dd45      	ble.n	80074b8 <rshift+0xa0>
 800742c:	f011 011f 	ands.w	r1, r1, #31
 8007430:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007434:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007438:	d10c      	bne.n	8007454 <rshift+0x3c>
 800743a:	f100 0710 	add.w	r7, r0, #16
 800743e:	4629      	mov	r1, r5
 8007440:	42b1      	cmp	r1, r6
 8007442:	d334      	bcc.n	80074ae <rshift+0x96>
 8007444:	1a9b      	subs	r3, r3, r2
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	1eea      	subs	r2, r5, #3
 800744a:	4296      	cmp	r6, r2
 800744c:	bf38      	it	cc
 800744e:	2300      	movcc	r3, #0
 8007450:	4423      	add	r3, r4
 8007452:	e015      	b.n	8007480 <rshift+0x68>
 8007454:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007458:	f1c1 0820 	rsb	r8, r1, #32
 800745c:	40cf      	lsrs	r7, r1
 800745e:	f105 0e04 	add.w	lr, r5, #4
 8007462:	46a1      	mov	r9, r4
 8007464:	4576      	cmp	r6, lr
 8007466:	46f4      	mov	ip, lr
 8007468:	d815      	bhi.n	8007496 <rshift+0x7e>
 800746a:	1a9b      	subs	r3, r3, r2
 800746c:	009a      	lsls	r2, r3, #2
 800746e:	3a04      	subs	r2, #4
 8007470:	3501      	adds	r5, #1
 8007472:	42ae      	cmp	r6, r5
 8007474:	bf38      	it	cc
 8007476:	2200      	movcc	r2, #0
 8007478:	18a3      	adds	r3, r4, r2
 800747a:	50a7      	str	r7, [r4, r2]
 800747c:	b107      	cbz	r7, 8007480 <rshift+0x68>
 800747e:	3304      	adds	r3, #4
 8007480:	1b1a      	subs	r2, r3, r4
 8007482:	42a3      	cmp	r3, r4
 8007484:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007488:	bf08      	it	eq
 800748a:	2300      	moveq	r3, #0
 800748c:	6102      	str	r2, [r0, #16]
 800748e:	bf08      	it	eq
 8007490:	6143      	streq	r3, [r0, #20]
 8007492:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007496:	f8dc c000 	ldr.w	ip, [ip]
 800749a:	fa0c fc08 	lsl.w	ip, ip, r8
 800749e:	ea4c 0707 	orr.w	r7, ip, r7
 80074a2:	f849 7b04 	str.w	r7, [r9], #4
 80074a6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80074aa:	40cf      	lsrs	r7, r1
 80074ac:	e7da      	b.n	8007464 <rshift+0x4c>
 80074ae:	f851 cb04 	ldr.w	ip, [r1], #4
 80074b2:	f847 cf04 	str.w	ip, [r7, #4]!
 80074b6:	e7c3      	b.n	8007440 <rshift+0x28>
 80074b8:	4623      	mov	r3, r4
 80074ba:	e7e1      	b.n	8007480 <rshift+0x68>

080074bc <__hexdig_fun>:
 80074bc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80074c0:	2b09      	cmp	r3, #9
 80074c2:	d802      	bhi.n	80074ca <__hexdig_fun+0xe>
 80074c4:	3820      	subs	r0, #32
 80074c6:	b2c0      	uxtb	r0, r0
 80074c8:	4770      	bx	lr
 80074ca:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80074ce:	2b05      	cmp	r3, #5
 80074d0:	d801      	bhi.n	80074d6 <__hexdig_fun+0x1a>
 80074d2:	3847      	subs	r0, #71	; 0x47
 80074d4:	e7f7      	b.n	80074c6 <__hexdig_fun+0xa>
 80074d6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80074da:	2b05      	cmp	r3, #5
 80074dc:	d801      	bhi.n	80074e2 <__hexdig_fun+0x26>
 80074de:	3827      	subs	r0, #39	; 0x27
 80074e0:	e7f1      	b.n	80074c6 <__hexdig_fun+0xa>
 80074e2:	2000      	movs	r0, #0
 80074e4:	4770      	bx	lr
	...

080074e8 <__gethex>:
 80074e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ec:	ed2d 8b02 	vpush	{d8}
 80074f0:	b089      	sub	sp, #36	; 0x24
 80074f2:	ee08 0a10 	vmov	s16, r0
 80074f6:	9304      	str	r3, [sp, #16]
 80074f8:	4bbc      	ldr	r3, [pc, #752]	; (80077ec <__gethex+0x304>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	9301      	str	r3, [sp, #4]
 80074fe:	4618      	mov	r0, r3
 8007500:	468b      	mov	fp, r1
 8007502:	4690      	mov	r8, r2
 8007504:	f7f8 fe76 	bl	80001f4 <strlen>
 8007508:	9b01      	ldr	r3, [sp, #4]
 800750a:	f8db 2000 	ldr.w	r2, [fp]
 800750e:	4403      	add	r3, r0
 8007510:	4682      	mov	sl, r0
 8007512:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007516:	9305      	str	r3, [sp, #20]
 8007518:	1c93      	adds	r3, r2, #2
 800751a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800751e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007522:	32fe      	adds	r2, #254	; 0xfe
 8007524:	18d1      	adds	r1, r2, r3
 8007526:	461f      	mov	r7, r3
 8007528:	f813 0b01 	ldrb.w	r0, [r3], #1
 800752c:	9100      	str	r1, [sp, #0]
 800752e:	2830      	cmp	r0, #48	; 0x30
 8007530:	d0f8      	beq.n	8007524 <__gethex+0x3c>
 8007532:	f7ff ffc3 	bl	80074bc <__hexdig_fun>
 8007536:	4604      	mov	r4, r0
 8007538:	2800      	cmp	r0, #0
 800753a:	d13a      	bne.n	80075b2 <__gethex+0xca>
 800753c:	9901      	ldr	r1, [sp, #4]
 800753e:	4652      	mov	r2, sl
 8007540:	4638      	mov	r0, r7
 8007542:	f001 fd61 	bl	8009008 <strncmp>
 8007546:	4605      	mov	r5, r0
 8007548:	2800      	cmp	r0, #0
 800754a:	d168      	bne.n	800761e <__gethex+0x136>
 800754c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007550:	eb07 060a 	add.w	r6, r7, sl
 8007554:	f7ff ffb2 	bl	80074bc <__hexdig_fun>
 8007558:	2800      	cmp	r0, #0
 800755a:	d062      	beq.n	8007622 <__gethex+0x13a>
 800755c:	4633      	mov	r3, r6
 800755e:	7818      	ldrb	r0, [r3, #0]
 8007560:	2830      	cmp	r0, #48	; 0x30
 8007562:	461f      	mov	r7, r3
 8007564:	f103 0301 	add.w	r3, r3, #1
 8007568:	d0f9      	beq.n	800755e <__gethex+0x76>
 800756a:	f7ff ffa7 	bl	80074bc <__hexdig_fun>
 800756e:	2301      	movs	r3, #1
 8007570:	fab0 f480 	clz	r4, r0
 8007574:	0964      	lsrs	r4, r4, #5
 8007576:	4635      	mov	r5, r6
 8007578:	9300      	str	r3, [sp, #0]
 800757a:	463a      	mov	r2, r7
 800757c:	4616      	mov	r6, r2
 800757e:	3201      	adds	r2, #1
 8007580:	7830      	ldrb	r0, [r6, #0]
 8007582:	f7ff ff9b 	bl	80074bc <__hexdig_fun>
 8007586:	2800      	cmp	r0, #0
 8007588:	d1f8      	bne.n	800757c <__gethex+0x94>
 800758a:	9901      	ldr	r1, [sp, #4]
 800758c:	4652      	mov	r2, sl
 800758e:	4630      	mov	r0, r6
 8007590:	f001 fd3a 	bl	8009008 <strncmp>
 8007594:	b980      	cbnz	r0, 80075b8 <__gethex+0xd0>
 8007596:	b94d      	cbnz	r5, 80075ac <__gethex+0xc4>
 8007598:	eb06 050a 	add.w	r5, r6, sl
 800759c:	462a      	mov	r2, r5
 800759e:	4616      	mov	r6, r2
 80075a0:	3201      	adds	r2, #1
 80075a2:	7830      	ldrb	r0, [r6, #0]
 80075a4:	f7ff ff8a 	bl	80074bc <__hexdig_fun>
 80075a8:	2800      	cmp	r0, #0
 80075aa:	d1f8      	bne.n	800759e <__gethex+0xb6>
 80075ac:	1bad      	subs	r5, r5, r6
 80075ae:	00ad      	lsls	r5, r5, #2
 80075b0:	e004      	b.n	80075bc <__gethex+0xd4>
 80075b2:	2400      	movs	r4, #0
 80075b4:	4625      	mov	r5, r4
 80075b6:	e7e0      	b.n	800757a <__gethex+0x92>
 80075b8:	2d00      	cmp	r5, #0
 80075ba:	d1f7      	bne.n	80075ac <__gethex+0xc4>
 80075bc:	7833      	ldrb	r3, [r6, #0]
 80075be:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80075c2:	2b50      	cmp	r3, #80	; 0x50
 80075c4:	d13b      	bne.n	800763e <__gethex+0x156>
 80075c6:	7873      	ldrb	r3, [r6, #1]
 80075c8:	2b2b      	cmp	r3, #43	; 0x2b
 80075ca:	d02c      	beq.n	8007626 <__gethex+0x13e>
 80075cc:	2b2d      	cmp	r3, #45	; 0x2d
 80075ce:	d02e      	beq.n	800762e <__gethex+0x146>
 80075d0:	1c71      	adds	r1, r6, #1
 80075d2:	f04f 0900 	mov.w	r9, #0
 80075d6:	7808      	ldrb	r0, [r1, #0]
 80075d8:	f7ff ff70 	bl	80074bc <__hexdig_fun>
 80075dc:	1e43      	subs	r3, r0, #1
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	2b18      	cmp	r3, #24
 80075e2:	d82c      	bhi.n	800763e <__gethex+0x156>
 80075e4:	f1a0 0210 	sub.w	r2, r0, #16
 80075e8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80075ec:	f7ff ff66 	bl	80074bc <__hexdig_fun>
 80075f0:	1e43      	subs	r3, r0, #1
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b18      	cmp	r3, #24
 80075f6:	d91d      	bls.n	8007634 <__gethex+0x14c>
 80075f8:	f1b9 0f00 	cmp.w	r9, #0
 80075fc:	d000      	beq.n	8007600 <__gethex+0x118>
 80075fe:	4252      	negs	r2, r2
 8007600:	4415      	add	r5, r2
 8007602:	f8cb 1000 	str.w	r1, [fp]
 8007606:	b1e4      	cbz	r4, 8007642 <__gethex+0x15a>
 8007608:	9b00      	ldr	r3, [sp, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	bf14      	ite	ne
 800760e:	2700      	movne	r7, #0
 8007610:	2706      	moveq	r7, #6
 8007612:	4638      	mov	r0, r7
 8007614:	b009      	add	sp, #36	; 0x24
 8007616:	ecbd 8b02 	vpop	{d8}
 800761a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761e:	463e      	mov	r6, r7
 8007620:	4625      	mov	r5, r4
 8007622:	2401      	movs	r4, #1
 8007624:	e7ca      	b.n	80075bc <__gethex+0xd4>
 8007626:	f04f 0900 	mov.w	r9, #0
 800762a:	1cb1      	adds	r1, r6, #2
 800762c:	e7d3      	b.n	80075d6 <__gethex+0xee>
 800762e:	f04f 0901 	mov.w	r9, #1
 8007632:	e7fa      	b.n	800762a <__gethex+0x142>
 8007634:	230a      	movs	r3, #10
 8007636:	fb03 0202 	mla	r2, r3, r2, r0
 800763a:	3a10      	subs	r2, #16
 800763c:	e7d4      	b.n	80075e8 <__gethex+0x100>
 800763e:	4631      	mov	r1, r6
 8007640:	e7df      	b.n	8007602 <__gethex+0x11a>
 8007642:	1bf3      	subs	r3, r6, r7
 8007644:	3b01      	subs	r3, #1
 8007646:	4621      	mov	r1, r4
 8007648:	2b07      	cmp	r3, #7
 800764a:	dc0b      	bgt.n	8007664 <__gethex+0x17c>
 800764c:	ee18 0a10 	vmov	r0, s16
 8007650:	f000 fa90 	bl	8007b74 <_Balloc>
 8007654:	4604      	mov	r4, r0
 8007656:	b940      	cbnz	r0, 800766a <__gethex+0x182>
 8007658:	4b65      	ldr	r3, [pc, #404]	; (80077f0 <__gethex+0x308>)
 800765a:	4602      	mov	r2, r0
 800765c:	21de      	movs	r1, #222	; 0xde
 800765e:	4865      	ldr	r0, [pc, #404]	; (80077f4 <__gethex+0x30c>)
 8007660:	f001 fdaa 	bl	80091b8 <__assert_func>
 8007664:	3101      	adds	r1, #1
 8007666:	105b      	asrs	r3, r3, #1
 8007668:	e7ee      	b.n	8007648 <__gethex+0x160>
 800766a:	f100 0914 	add.w	r9, r0, #20
 800766e:	f04f 0b00 	mov.w	fp, #0
 8007672:	f1ca 0301 	rsb	r3, sl, #1
 8007676:	f8cd 9008 	str.w	r9, [sp, #8]
 800767a:	f8cd b000 	str.w	fp, [sp]
 800767e:	9306      	str	r3, [sp, #24]
 8007680:	42b7      	cmp	r7, r6
 8007682:	d340      	bcc.n	8007706 <__gethex+0x21e>
 8007684:	9802      	ldr	r0, [sp, #8]
 8007686:	9b00      	ldr	r3, [sp, #0]
 8007688:	f840 3b04 	str.w	r3, [r0], #4
 800768c:	eba0 0009 	sub.w	r0, r0, r9
 8007690:	1080      	asrs	r0, r0, #2
 8007692:	0146      	lsls	r6, r0, #5
 8007694:	6120      	str	r0, [r4, #16]
 8007696:	4618      	mov	r0, r3
 8007698:	f000 fb62 	bl	8007d60 <__hi0bits>
 800769c:	1a30      	subs	r0, r6, r0
 800769e:	f8d8 6000 	ldr.w	r6, [r8]
 80076a2:	42b0      	cmp	r0, r6
 80076a4:	dd63      	ble.n	800776e <__gethex+0x286>
 80076a6:	1b87      	subs	r7, r0, r6
 80076a8:	4639      	mov	r1, r7
 80076aa:	4620      	mov	r0, r4
 80076ac:	f000 fefc 	bl	80084a8 <__any_on>
 80076b0:	4682      	mov	sl, r0
 80076b2:	b1a8      	cbz	r0, 80076e0 <__gethex+0x1f8>
 80076b4:	1e7b      	subs	r3, r7, #1
 80076b6:	1159      	asrs	r1, r3, #5
 80076b8:	f003 021f 	and.w	r2, r3, #31
 80076bc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80076c0:	f04f 0a01 	mov.w	sl, #1
 80076c4:	fa0a f202 	lsl.w	r2, sl, r2
 80076c8:	420a      	tst	r2, r1
 80076ca:	d009      	beq.n	80076e0 <__gethex+0x1f8>
 80076cc:	4553      	cmp	r3, sl
 80076ce:	dd05      	ble.n	80076dc <__gethex+0x1f4>
 80076d0:	1eb9      	subs	r1, r7, #2
 80076d2:	4620      	mov	r0, r4
 80076d4:	f000 fee8 	bl	80084a8 <__any_on>
 80076d8:	2800      	cmp	r0, #0
 80076da:	d145      	bne.n	8007768 <__gethex+0x280>
 80076dc:	f04f 0a02 	mov.w	sl, #2
 80076e0:	4639      	mov	r1, r7
 80076e2:	4620      	mov	r0, r4
 80076e4:	f7ff fe98 	bl	8007418 <rshift>
 80076e8:	443d      	add	r5, r7
 80076ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80076ee:	42ab      	cmp	r3, r5
 80076f0:	da4c      	bge.n	800778c <__gethex+0x2a4>
 80076f2:	ee18 0a10 	vmov	r0, s16
 80076f6:	4621      	mov	r1, r4
 80076f8:	f000 fa7c 	bl	8007bf4 <_Bfree>
 80076fc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80076fe:	2300      	movs	r3, #0
 8007700:	6013      	str	r3, [r2, #0]
 8007702:	27a3      	movs	r7, #163	; 0xa3
 8007704:	e785      	b.n	8007612 <__gethex+0x12a>
 8007706:	1e73      	subs	r3, r6, #1
 8007708:	9a05      	ldr	r2, [sp, #20]
 800770a:	9303      	str	r3, [sp, #12]
 800770c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007710:	4293      	cmp	r3, r2
 8007712:	d019      	beq.n	8007748 <__gethex+0x260>
 8007714:	f1bb 0f20 	cmp.w	fp, #32
 8007718:	d107      	bne.n	800772a <__gethex+0x242>
 800771a:	9b02      	ldr	r3, [sp, #8]
 800771c:	9a00      	ldr	r2, [sp, #0]
 800771e:	f843 2b04 	str.w	r2, [r3], #4
 8007722:	9302      	str	r3, [sp, #8]
 8007724:	2300      	movs	r3, #0
 8007726:	9300      	str	r3, [sp, #0]
 8007728:	469b      	mov	fp, r3
 800772a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800772e:	f7ff fec5 	bl	80074bc <__hexdig_fun>
 8007732:	9b00      	ldr	r3, [sp, #0]
 8007734:	f000 000f 	and.w	r0, r0, #15
 8007738:	fa00 f00b 	lsl.w	r0, r0, fp
 800773c:	4303      	orrs	r3, r0
 800773e:	9300      	str	r3, [sp, #0]
 8007740:	f10b 0b04 	add.w	fp, fp, #4
 8007744:	9b03      	ldr	r3, [sp, #12]
 8007746:	e00d      	b.n	8007764 <__gethex+0x27c>
 8007748:	9b03      	ldr	r3, [sp, #12]
 800774a:	9a06      	ldr	r2, [sp, #24]
 800774c:	4413      	add	r3, r2
 800774e:	42bb      	cmp	r3, r7
 8007750:	d3e0      	bcc.n	8007714 <__gethex+0x22c>
 8007752:	4618      	mov	r0, r3
 8007754:	9901      	ldr	r1, [sp, #4]
 8007756:	9307      	str	r3, [sp, #28]
 8007758:	4652      	mov	r2, sl
 800775a:	f001 fc55 	bl	8009008 <strncmp>
 800775e:	9b07      	ldr	r3, [sp, #28]
 8007760:	2800      	cmp	r0, #0
 8007762:	d1d7      	bne.n	8007714 <__gethex+0x22c>
 8007764:	461e      	mov	r6, r3
 8007766:	e78b      	b.n	8007680 <__gethex+0x198>
 8007768:	f04f 0a03 	mov.w	sl, #3
 800776c:	e7b8      	b.n	80076e0 <__gethex+0x1f8>
 800776e:	da0a      	bge.n	8007786 <__gethex+0x29e>
 8007770:	1a37      	subs	r7, r6, r0
 8007772:	4621      	mov	r1, r4
 8007774:	ee18 0a10 	vmov	r0, s16
 8007778:	463a      	mov	r2, r7
 800777a:	f000 fc57 	bl	800802c <__lshift>
 800777e:	1bed      	subs	r5, r5, r7
 8007780:	4604      	mov	r4, r0
 8007782:	f100 0914 	add.w	r9, r0, #20
 8007786:	f04f 0a00 	mov.w	sl, #0
 800778a:	e7ae      	b.n	80076ea <__gethex+0x202>
 800778c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007790:	42a8      	cmp	r0, r5
 8007792:	dd72      	ble.n	800787a <__gethex+0x392>
 8007794:	1b45      	subs	r5, r0, r5
 8007796:	42ae      	cmp	r6, r5
 8007798:	dc36      	bgt.n	8007808 <__gethex+0x320>
 800779a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800779e:	2b02      	cmp	r3, #2
 80077a0:	d02a      	beq.n	80077f8 <__gethex+0x310>
 80077a2:	2b03      	cmp	r3, #3
 80077a4:	d02c      	beq.n	8007800 <__gethex+0x318>
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d115      	bne.n	80077d6 <__gethex+0x2ee>
 80077aa:	42ae      	cmp	r6, r5
 80077ac:	d113      	bne.n	80077d6 <__gethex+0x2ee>
 80077ae:	2e01      	cmp	r6, #1
 80077b0:	d10b      	bne.n	80077ca <__gethex+0x2e2>
 80077b2:	9a04      	ldr	r2, [sp, #16]
 80077b4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80077b8:	6013      	str	r3, [r2, #0]
 80077ba:	2301      	movs	r3, #1
 80077bc:	6123      	str	r3, [r4, #16]
 80077be:	f8c9 3000 	str.w	r3, [r9]
 80077c2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80077c4:	2762      	movs	r7, #98	; 0x62
 80077c6:	601c      	str	r4, [r3, #0]
 80077c8:	e723      	b.n	8007612 <__gethex+0x12a>
 80077ca:	1e71      	subs	r1, r6, #1
 80077cc:	4620      	mov	r0, r4
 80077ce:	f000 fe6b 	bl	80084a8 <__any_on>
 80077d2:	2800      	cmp	r0, #0
 80077d4:	d1ed      	bne.n	80077b2 <__gethex+0x2ca>
 80077d6:	ee18 0a10 	vmov	r0, s16
 80077da:	4621      	mov	r1, r4
 80077dc:	f000 fa0a 	bl	8007bf4 <_Bfree>
 80077e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80077e2:	2300      	movs	r3, #0
 80077e4:	6013      	str	r3, [r2, #0]
 80077e6:	2750      	movs	r7, #80	; 0x50
 80077e8:	e713      	b.n	8007612 <__gethex+0x12a>
 80077ea:	bf00      	nop
 80077ec:	0800a138 	.word	0x0800a138
 80077f0:	0800a0bc 	.word	0x0800a0bc
 80077f4:	0800a0cd 	.word	0x0800a0cd
 80077f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1eb      	bne.n	80077d6 <__gethex+0x2ee>
 80077fe:	e7d8      	b.n	80077b2 <__gethex+0x2ca>
 8007800:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007802:	2b00      	cmp	r3, #0
 8007804:	d1d5      	bne.n	80077b2 <__gethex+0x2ca>
 8007806:	e7e6      	b.n	80077d6 <__gethex+0x2ee>
 8007808:	1e6f      	subs	r7, r5, #1
 800780a:	f1ba 0f00 	cmp.w	sl, #0
 800780e:	d131      	bne.n	8007874 <__gethex+0x38c>
 8007810:	b127      	cbz	r7, 800781c <__gethex+0x334>
 8007812:	4639      	mov	r1, r7
 8007814:	4620      	mov	r0, r4
 8007816:	f000 fe47 	bl	80084a8 <__any_on>
 800781a:	4682      	mov	sl, r0
 800781c:	117b      	asrs	r3, r7, #5
 800781e:	2101      	movs	r1, #1
 8007820:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007824:	f007 071f 	and.w	r7, r7, #31
 8007828:	fa01 f707 	lsl.w	r7, r1, r7
 800782c:	421f      	tst	r7, r3
 800782e:	4629      	mov	r1, r5
 8007830:	4620      	mov	r0, r4
 8007832:	bf18      	it	ne
 8007834:	f04a 0a02 	orrne.w	sl, sl, #2
 8007838:	1b76      	subs	r6, r6, r5
 800783a:	f7ff fded 	bl	8007418 <rshift>
 800783e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007842:	2702      	movs	r7, #2
 8007844:	f1ba 0f00 	cmp.w	sl, #0
 8007848:	d048      	beq.n	80078dc <__gethex+0x3f4>
 800784a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800784e:	2b02      	cmp	r3, #2
 8007850:	d015      	beq.n	800787e <__gethex+0x396>
 8007852:	2b03      	cmp	r3, #3
 8007854:	d017      	beq.n	8007886 <__gethex+0x39e>
 8007856:	2b01      	cmp	r3, #1
 8007858:	d109      	bne.n	800786e <__gethex+0x386>
 800785a:	f01a 0f02 	tst.w	sl, #2
 800785e:	d006      	beq.n	800786e <__gethex+0x386>
 8007860:	f8d9 0000 	ldr.w	r0, [r9]
 8007864:	ea4a 0a00 	orr.w	sl, sl, r0
 8007868:	f01a 0f01 	tst.w	sl, #1
 800786c:	d10e      	bne.n	800788c <__gethex+0x3a4>
 800786e:	f047 0710 	orr.w	r7, r7, #16
 8007872:	e033      	b.n	80078dc <__gethex+0x3f4>
 8007874:	f04f 0a01 	mov.w	sl, #1
 8007878:	e7d0      	b.n	800781c <__gethex+0x334>
 800787a:	2701      	movs	r7, #1
 800787c:	e7e2      	b.n	8007844 <__gethex+0x35c>
 800787e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007880:	f1c3 0301 	rsb	r3, r3, #1
 8007884:	9315      	str	r3, [sp, #84]	; 0x54
 8007886:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007888:	2b00      	cmp	r3, #0
 800788a:	d0f0      	beq.n	800786e <__gethex+0x386>
 800788c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007890:	f104 0314 	add.w	r3, r4, #20
 8007894:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007898:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800789c:	f04f 0c00 	mov.w	ip, #0
 80078a0:	4618      	mov	r0, r3
 80078a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80078a6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80078aa:	d01c      	beq.n	80078e6 <__gethex+0x3fe>
 80078ac:	3201      	adds	r2, #1
 80078ae:	6002      	str	r2, [r0, #0]
 80078b0:	2f02      	cmp	r7, #2
 80078b2:	f104 0314 	add.w	r3, r4, #20
 80078b6:	d13f      	bne.n	8007938 <__gethex+0x450>
 80078b8:	f8d8 2000 	ldr.w	r2, [r8]
 80078bc:	3a01      	subs	r2, #1
 80078be:	42b2      	cmp	r2, r6
 80078c0:	d10a      	bne.n	80078d8 <__gethex+0x3f0>
 80078c2:	1171      	asrs	r1, r6, #5
 80078c4:	2201      	movs	r2, #1
 80078c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80078ca:	f006 061f 	and.w	r6, r6, #31
 80078ce:	fa02 f606 	lsl.w	r6, r2, r6
 80078d2:	421e      	tst	r6, r3
 80078d4:	bf18      	it	ne
 80078d6:	4617      	movne	r7, r2
 80078d8:	f047 0720 	orr.w	r7, r7, #32
 80078dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80078de:	601c      	str	r4, [r3, #0]
 80078e0:	9b04      	ldr	r3, [sp, #16]
 80078e2:	601d      	str	r5, [r3, #0]
 80078e4:	e695      	b.n	8007612 <__gethex+0x12a>
 80078e6:	4299      	cmp	r1, r3
 80078e8:	f843 cc04 	str.w	ip, [r3, #-4]
 80078ec:	d8d8      	bhi.n	80078a0 <__gethex+0x3b8>
 80078ee:	68a3      	ldr	r3, [r4, #8]
 80078f0:	459b      	cmp	fp, r3
 80078f2:	db19      	blt.n	8007928 <__gethex+0x440>
 80078f4:	6861      	ldr	r1, [r4, #4]
 80078f6:	ee18 0a10 	vmov	r0, s16
 80078fa:	3101      	adds	r1, #1
 80078fc:	f000 f93a 	bl	8007b74 <_Balloc>
 8007900:	4681      	mov	r9, r0
 8007902:	b918      	cbnz	r0, 800790c <__gethex+0x424>
 8007904:	4b1a      	ldr	r3, [pc, #104]	; (8007970 <__gethex+0x488>)
 8007906:	4602      	mov	r2, r0
 8007908:	2184      	movs	r1, #132	; 0x84
 800790a:	e6a8      	b.n	800765e <__gethex+0x176>
 800790c:	6922      	ldr	r2, [r4, #16]
 800790e:	3202      	adds	r2, #2
 8007910:	f104 010c 	add.w	r1, r4, #12
 8007914:	0092      	lsls	r2, r2, #2
 8007916:	300c      	adds	r0, #12
 8007918:	f000 f91e 	bl	8007b58 <memcpy>
 800791c:	4621      	mov	r1, r4
 800791e:	ee18 0a10 	vmov	r0, s16
 8007922:	f000 f967 	bl	8007bf4 <_Bfree>
 8007926:	464c      	mov	r4, r9
 8007928:	6923      	ldr	r3, [r4, #16]
 800792a:	1c5a      	adds	r2, r3, #1
 800792c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007930:	6122      	str	r2, [r4, #16]
 8007932:	2201      	movs	r2, #1
 8007934:	615a      	str	r2, [r3, #20]
 8007936:	e7bb      	b.n	80078b0 <__gethex+0x3c8>
 8007938:	6922      	ldr	r2, [r4, #16]
 800793a:	455a      	cmp	r2, fp
 800793c:	dd0b      	ble.n	8007956 <__gethex+0x46e>
 800793e:	2101      	movs	r1, #1
 8007940:	4620      	mov	r0, r4
 8007942:	f7ff fd69 	bl	8007418 <rshift>
 8007946:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800794a:	3501      	adds	r5, #1
 800794c:	42ab      	cmp	r3, r5
 800794e:	f6ff aed0 	blt.w	80076f2 <__gethex+0x20a>
 8007952:	2701      	movs	r7, #1
 8007954:	e7c0      	b.n	80078d8 <__gethex+0x3f0>
 8007956:	f016 061f 	ands.w	r6, r6, #31
 800795a:	d0fa      	beq.n	8007952 <__gethex+0x46a>
 800795c:	449a      	add	sl, r3
 800795e:	f1c6 0620 	rsb	r6, r6, #32
 8007962:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007966:	f000 f9fb 	bl	8007d60 <__hi0bits>
 800796a:	42b0      	cmp	r0, r6
 800796c:	dbe7      	blt.n	800793e <__gethex+0x456>
 800796e:	e7f0      	b.n	8007952 <__gethex+0x46a>
 8007970:	0800a0bc 	.word	0x0800a0bc

08007974 <L_shift>:
 8007974:	f1c2 0208 	rsb	r2, r2, #8
 8007978:	0092      	lsls	r2, r2, #2
 800797a:	b570      	push	{r4, r5, r6, lr}
 800797c:	f1c2 0620 	rsb	r6, r2, #32
 8007980:	6843      	ldr	r3, [r0, #4]
 8007982:	6804      	ldr	r4, [r0, #0]
 8007984:	fa03 f506 	lsl.w	r5, r3, r6
 8007988:	432c      	orrs	r4, r5
 800798a:	40d3      	lsrs	r3, r2
 800798c:	6004      	str	r4, [r0, #0]
 800798e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007992:	4288      	cmp	r0, r1
 8007994:	d3f4      	bcc.n	8007980 <L_shift+0xc>
 8007996:	bd70      	pop	{r4, r5, r6, pc}

08007998 <__match>:
 8007998:	b530      	push	{r4, r5, lr}
 800799a:	6803      	ldr	r3, [r0, #0]
 800799c:	3301      	adds	r3, #1
 800799e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079a2:	b914      	cbnz	r4, 80079aa <__match+0x12>
 80079a4:	6003      	str	r3, [r0, #0]
 80079a6:	2001      	movs	r0, #1
 80079a8:	bd30      	pop	{r4, r5, pc}
 80079aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079ae:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80079b2:	2d19      	cmp	r5, #25
 80079b4:	bf98      	it	ls
 80079b6:	3220      	addls	r2, #32
 80079b8:	42a2      	cmp	r2, r4
 80079ba:	d0f0      	beq.n	800799e <__match+0x6>
 80079bc:	2000      	movs	r0, #0
 80079be:	e7f3      	b.n	80079a8 <__match+0x10>

080079c0 <__hexnan>:
 80079c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c4:	680b      	ldr	r3, [r1, #0]
 80079c6:	6801      	ldr	r1, [r0, #0]
 80079c8:	115e      	asrs	r6, r3, #5
 80079ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80079ce:	f013 031f 	ands.w	r3, r3, #31
 80079d2:	b087      	sub	sp, #28
 80079d4:	bf18      	it	ne
 80079d6:	3604      	addne	r6, #4
 80079d8:	2500      	movs	r5, #0
 80079da:	1f37      	subs	r7, r6, #4
 80079dc:	4682      	mov	sl, r0
 80079de:	4690      	mov	r8, r2
 80079e0:	9301      	str	r3, [sp, #4]
 80079e2:	f846 5c04 	str.w	r5, [r6, #-4]
 80079e6:	46b9      	mov	r9, r7
 80079e8:	463c      	mov	r4, r7
 80079ea:	9502      	str	r5, [sp, #8]
 80079ec:	46ab      	mov	fp, r5
 80079ee:	784a      	ldrb	r2, [r1, #1]
 80079f0:	1c4b      	adds	r3, r1, #1
 80079f2:	9303      	str	r3, [sp, #12]
 80079f4:	b342      	cbz	r2, 8007a48 <__hexnan+0x88>
 80079f6:	4610      	mov	r0, r2
 80079f8:	9105      	str	r1, [sp, #20]
 80079fa:	9204      	str	r2, [sp, #16]
 80079fc:	f7ff fd5e 	bl	80074bc <__hexdig_fun>
 8007a00:	2800      	cmp	r0, #0
 8007a02:	d14f      	bne.n	8007aa4 <__hexnan+0xe4>
 8007a04:	9a04      	ldr	r2, [sp, #16]
 8007a06:	9905      	ldr	r1, [sp, #20]
 8007a08:	2a20      	cmp	r2, #32
 8007a0a:	d818      	bhi.n	8007a3e <__hexnan+0x7e>
 8007a0c:	9b02      	ldr	r3, [sp, #8]
 8007a0e:	459b      	cmp	fp, r3
 8007a10:	dd13      	ble.n	8007a3a <__hexnan+0x7a>
 8007a12:	454c      	cmp	r4, r9
 8007a14:	d206      	bcs.n	8007a24 <__hexnan+0x64>
 8007a16:	2d07      	cmp	r5, #7
 8007a18:	dc04      	bgt.n	8007a24 <__hexnan+0x64>
 8007a1a:	462a      	mov	r2, r5
 8007a1c:	4649      	mov	r1, r9
 8007a1e:	4620      	mov	r0, r4
 8007a20:	f7ff ffa8 	bl	8007974 <L_shift>
 8007a24:	4544      	cmp	r4, r8
 8007a26:	d950      	bls.n	8007aca <__hexnan+0x10a>
 8007a28:	2300      	movs	r3, #0
 8007a2a:	f1a4 0904 	sub.w	r9, r4, #4
 8007a2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007a32:	f8cd b008 	str.w	fp, [sp, #8]
 8007a36:	464c      	mov	r4, r9
 8007a38:	461d      	mov	r5, r3
 8007a3a:	9903      	ldr	r1, [sp, #12]
 8007a3c:	e7d7      	b.n	80079ee <__hexnan+0x2e>
 8007a3e:	2a29      	cmp	r2, #41	; 0x29
 8007a40:	d156      	bne.n	8007af0 <__hexnan+0x130>
 8007a42:	3102      	adds	r1, #2
 8007a44:	f8ca 1000 	str.w	r1, [sl]
 8007a48:	f1bb 0f00 	cmp.w	fp, #0
 8007a4c:	d050      	beq.n	8007af0 <__hexnan+0x130>
 8007a4e:	454c      	cmp	r4, r9
 8007a50:	d206      	bcs.n	8007a60 <__hexnan+0xa0>
 8007a52:	2d07      	cmp	r5, #7
 8007a54:	dc04      	bgt.n	8007a60 <__hexnan+0xa0>
 8007a56:	462a      	mov	r2, r5
 8007a58:	4649      	mov	r1, r9
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	f7ff ff8a 	bl	8007974 <L_shift>
 8007a60:	4544      	cmp	r4, r8
 8007a62:	d934      	bls.n	8007ace <__hexnan+0x10e>
 8007a64:	f1a8 0204 	sub.w	r2, r8, #4
 8007a68:	4623      	mov	r3, r4
 8007a6a:	f853 1b04 	ldr.w	r1, [r3], #4
 8007a6e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007a72:	429f      	cmp	r7, r3
 8007a74:	d2f9      	bcs.n	8007a6a <__hexnan+0xaa>
 8007a76:	1b3b      	subs	r3, r7, r4
 8007a78:	f023 0303 	bic.w	r3, r3, #3
 8007a7c:	3304      	adds	r3, #4
 8007a7e:	3401      	adds	r4, #1
 8007a80:	3e03      	subs	r6, #3
 8007a82:	42b4      	cmp	r4, r6
 8007a84:	bf88      	it	hi
 8007a86:	2304      	movhi	r3, #4
 8007a88:	4443      	add	r3, r8
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f843 2b04 	str.w	r2, [r3], #4
 8007a90:	429f      	cmp	r7, r3
 8007a92:	d2fb      	bcs.n	8007a8c <__hexnan+0xcc>
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	b91b      	cbnz	r3, 8007aa0 <__hexnan+0xe0>
 8007a98:	4547      	cmp	r7, r8
 8007a9a:	d127      	bne.n	8007aec <__hexnan+0x12c>
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	603b      	str	r3, [r7, #0]
 8007aa0:	2005      	movs	r0, #5
 8007aa2:	e026      	b.n	8007af2 <__hexnan+0x132>
 8007aa4:	3501      	adds	r5, #1
 8007aa6:	2d08      	cmp	r5, #8
 8007aa8:	f10b 0b01 	add.w	fp, fp, #1
 8007aac:	dd06      	ble.n	8007abc <__hexnan+0xfc>
 8007aae:	4544      	cmp	r4, r8
 8007ab0:	d9c3      	bls.n	8007a3a <__hexnan+0x7a>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	f844 3c04 	str.w	r3, [r4, #-4]
 8007ab8:	2501      	movs	r5, #1
 8007aba:	3c04      	subs	r4, #4
 8007abc:	6822      	ldr	r2, [r4, #0]
 8007abe:	f000 000f 	and.w	r0, r0, #15
 8007ac2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007ac6:	6022      	str	r2, [r4, #0]
 8007ac8:	e7b7      	b.n	8007a3a <__hexnan+0x7a>
 8007aca:	2508      	movs	r5, #8
 8007acc:	e7b5      	b.n	8007a3a <__hexnan+0x7a>
 8007ace:	9b01      	ldr	r3, [sp, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d0df      	beq.n	8007a94 <__hexnan+0xd4>
 8007ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ad8:	f1c3 0320 	rsb	r3, r3, #32
 8007adc:	fa22 f303 	lsr.w	r3, r2, r3
 8007ae0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007ae4:	401a      	ands	r2, r3
 8007ae6:	f846 2c04 	str.w	r2, [r6, #-4]
 8007aea:	e7d3      	b.n	8007a94 <__hexnan+0xd4>
 8007aec:	3f04      	subs	r7, #4
 8007aee:	e7d1      	b.n	8007a94 <__hexnan+0xd4>
 8007af0:	2004      	movs	r0, #4
 8007af2:	b007      	add	sp, #28
 8007af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007af8 <_localeconv_r>:
 8007af8:	4800      	ldr	r0, [pc, #0]	; (8007afc <_localeconv_r+0x4>)
 8007afa:	4770      	bx	lr
 8007afc:	20000184 	.word	0x20000184

08007b00 <_lseek_r>:
 8007b00:	b538      	push	{r3, r4, r5, lr}
 8007b02:	4d07      	ldr	r5, [pc, #28]	; (8007b20 <_lseek_r+0x20>)
 8007b04:	4604      	mov	r4, r0
 8007b06:	4608      	mov	r0, r1
 8007b08:	4611      	mov	r1, r2
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	602a      	str	r2, [r5, #0]
 8007b0e:	461a      	mov	r2, r3
 8007b10:	f7fa fb8a 	bl	8002228 <_lseek>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d102      	bne.n	8007b1e <_lseek_r+0x1e>
 8007b18:	682b      	ldr	r3, [r5, #0]
 8007b1a:	b103      	cbz	r3, 8007b1e <_lseek_r+0x1e>
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	bd38      	pop	{r3, r4, r5, pc}
 8007b20:	20007f04 	.word	0x20007f04

08007b24 <malloc>:
 8007b24:	4b02      	ldr	r3, [pc, #8]	; (8007b30 <malloc+0xc>)
 8007b26:	4601      	mov	r1, r0
 8007b28:	6818      	ldr	r0, [r3, #0]
 8007b2a:	f000 bd3d 	b.w	80085a8 <_malloc_r>
 8007b2e:	bf00      	nop
 8007b30:	2000002c 	.word	0x2000002c

08007b34 <__ascii_mbtowc>:
 8007b34:	b082      	sub	sp, #8
 8007b36:	b901      	cbnz	r1, 8007b3a <__ascii_mbtowc+0x6>
 8007b38:	a901      	add	r1, sp, #4
 8007b3a:	b142      	cbz	r2, 8007b4e <__ascii_mbtowc+0x1a>
 8007b3c:	b14b      	cbz	r3, 8007b52 <__ascii_mbtowc+0x1e>
 8007b3e:	7813      	ldrb	r3, [r2, #0]
 8007b40:	600b      	str	r3, [r1, #0]
 8007b42:	7812      	ldrb	r2, [r2, #0]
 8007b44:	1e10      	subs	r0, r2, #0
 8007b46:	bf18      	it	ne
 8007b48:	2001      	movne	r0, #1
 8007b4a:	b002      	add	sp, #8
 8007b4c:	4770      	bx	lr
 8007b4e:	4610      	mov	r0, r2
 8007b50:	e7fb      	b.n	8007b4a <__ascii_mbtowc+0x16>
 8007b52:	f06f 0001 	mvn.w	r0, #1
 8007b56:	e7f8      	b.n	8007b4a <__ascii_mbtowc+0x16>

08007b58 <memcpy>:
 8007b58:	440a      	add	r2, r1
 8007b5a:	4291      	cmp	r1, r2
 8007b5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b60:	d100      	bne.n	8007b64 <memcpy+0xc>
 8007b62:	4770      	bx	lr
 8007b64:	b510      	push	{r4, lr}
 8007b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b6e:	4291      	cmp	r1, r2
 8007b70:	d1f9      	bne.n	8007b66 <memcpy+0xe>
 8007b72:	bd10      	pop	{r4, pc}

08007b74 <_Balloc>:
 8007b74:	b570      	push	{r4, r5, r6, lr}
 8007b76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b78:	4604      	mov	r4, r0
 8007b7a:	460d      	mov	r5, r1
 8007b7c:	b976      	cbnz	r6, 8007b9c <_Balloc+0x28>
 8007b7e:	2010      	movs	r0, #16
 8007b80:	f7ff ffd0 	bl	8007b24 <malloc>
 8007b84:	4602      	mov	r2, r0
 8007b86:	6260      	str	r0, [r4, #36]	; 0x24
 8007b88:	b920      	cbnz	r0, 8007b94 <_Balloc+0x20>
 8007b8a:	4b18      	ldr	r3, [pc, #96]	; (8007bec <_Balloc+0x78>)
 8007b8c:	4818      	ldr	r0, [pc, #96]	; (8007bf0 <_Balloc+0x7c>)
 8007b8e:	2166      	movs	r1, #102	; 0x66
 8007b90:	f001 fb12 	bl	80091b8 <__assert_func>
 8007b94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b98:	6006      	str	r6, [r0, #0]
 8007b9a:	60c6      	str	r6, [r0, #12]
 8007b9c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b9e:	68f3      	ldr	r3, [r6, #12]
 8007ba0:	b183      	cbz	r3, 8007bc4 <_Balloc+0x50>
 8007ba2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007baa:	b9b8      	cbnz	r0, 8007bdc <_Balloc+0x68>
 8007bac:	2101      	movs	r1, #1
 8007bae:	fa01 f605 	lsl.w	r6, r1, r5
 8007bb2:	1d72      	adds	r2, r6, #5
 8007bb4:	0092      	lsls	r2, r2, #2
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	f000 fc97 	bl	80084ea <_calloc_r>
 8007bbc:	b160      	cbz	r0, 8007bd8 <_Balloc+0x64>
 8007bbe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007bc2:	e00e      	b.n	8007be2 <_Balloc+0x6e>
 8007bc4:	2221      	movs	r2, #33	; 0x21
 8007bc6:	2104      	movs	r1, #4
 8007bc8:	4620      	mov	r0, r4
 8007bca:	f000 fc8e 	bl	80084ea <_calloc_r>
 8007bce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bd0:	60f0      	str	r0, [r6, #12]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d1e4      	bne.n	8007ba2 <_Balloc+0x2e>
 8007bd8:	2000      	movs	r0, #0
 8007bda:	bd70      	pop	{r4, r5, r6, pc}
 8007bdc:	6802      	ldr	r2, [r0, #0]
 8007bde:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007be2:	2300      	movs	r3, #0
 8007be4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007be8:	e7f7      	b.n	8007bda <_Balloc+0x66>
 8007bea:	bf00      	nop
 8007bec:	0800a046 	.word	0x0800a046
 8007bf0:	0800a14c 	.word	0x0800a14c

08007bf4 <_Bfree>:
 8007bf4:	b570      	push	{r4, r5, r6, lr}
 8007bf6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007bf8:	4605      	mov	r5, r0
 8007bfa:	460c      	mov	r4, r1
 8007bfc:	b976      	cbnz	r6, 8007c1c <_Bfree+0x28>
 8007bfe:	2010      	movs	r0, #16
 8007c00:	f7ff ff90 	bl	8007b24 <malloc>
 8007c04:	4602      	mov	r2, r0
 8007c06:	6268      	str	r0, [r5, #36]	; 0x24
 8007c08:	b920      	cbnz	r0, 8007c14 <_Bfree+0x20>
 8007c0a:	4b09      	ldr	r3, [pc, #36]	; (8007c30 <_Bfree+0x3c>)
 8007c0c:	4809      	ldr	r0, [pc, #36]	; (8007c34 <_Bfree+0x40>)
 8007c0e:	218a      	movs	r1, #138	; 0x8a
 8007c10:	f001 fad2 	bl	80091b8 <__assert_func>
 8007c14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c18:	6006      	str	r6, [r0, #0]
 8007c1a:	60c6      	str	r6, [r0, #12]
 8007c1c:	b13c      	cbz	r4, 8007c2e <_Bfree+0x3a>
 8007c1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007c20:	6862      	ldr	r2, [r4, #4]
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c28:	6021      	str	r1, [r4, #0]
 8007c2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c2e:	bd70      	pop	{r4, r5, r6, pc}
 8007c30:	0800a046 	.word	0x0800a046
 8007c34:	0800a14c 	.word	0x0800a14c

08007c38 <__multadd>:
 8007c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c3c:	690e      	ldr	r6, [r1, #16]
 8007c3e:	4607      	mov	r7, r0
 8007c40:	4698      	mov	r8, r3
 8007c42:	460c      	mov	r4, r1
 8007c44:	f101 0014 	add.w	r0, r1, #20
 8007c48:	2300      	movs	r3, #0
 8007c4a:	6805      	ldr	r5, [r0, #0]
 8007c4c:	b2a9      	uxth	r1, r5
 8007c4e:	fb02 8101 	mla	r1, r2, r1, r8
 8007c52:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007c56:	0c2d      	lsrs	r5, r5, #16
 8007c58:	fb02 c505 	mla	r5, r2, r5, ip
 8007c5c:	b289      	uxth	r1, r1
 8007c5e:	3301      	adds	r3, #1
 8007c60:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007c64:	429e      	cmp	r6, r3
 8007c66:	f840 1b04 	str.w	r1, [r0], #4
 8007c6a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007c6e:	dcec      	bgt.n	8007c4a <__multadd+0x12>
 8007c70:	f1b8 0f00 	cmp.w	r8, #0
 8007c74:	d022      	beq.n	8007cbc <__multadd+0x84>
 8007c76:	68a3      	ldr	r3, [r4, #8]
 8007c78:	42b3      	cmp	r3, r6
 8007c7a:	dc19      	bgt.n	8007cb0 <__multadd+0x78>
 8007c7c:	6861      	ldr	r1, [r4, #4]
 8007c7e:	4638      	mov	r0, r7
 8007c80:	3101      	adds	r1, #1
 8007c82:	f7ff ff77 	bl	8007b74 <_Balloc>
 8007c86:	4605      	mov	r5, r0
 8007c88:	b928      	cbnz	r0, 8007c96 <__multadd+0x5e>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	4b0d      	ldr	r3, [pc, #52]	; (8007cc4 <__multadd+0x8c>)
 8007c8e:	480e      	ldr	r0, [pc, #56]	; (8007cc8 <__multadd+0x90>)
 8007c90:	21b5      	movs	r1, #181	; 0xb5
 8007c92:	f001 fa91 	bl	80091b8 <__assert_func>
 8007c96:	6922      	ldr	r2, [r4, #16]
 8007c98:	3202      	adds	r2, #2
 8007c9a:	f104 010c 	add.w	r1, r4, #12
 8007c9e:	0092      	lsls	r2, r2, #2
 8007ca0:	300c      	adds	r0, #12
 8007ca2:	f7ff ff59 	bl	8007b58 <memcpy>
 8007ca6:	4621      	mov	r1, r4
 8007ca8:	4638      	mov	r0, r7
 8007caa:	f7ff ffa3 	bl	8007bf4 <_Bfree>
 8007cae:	462c      	mov	r4, r5
 8007cb0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007cb4:	3601      	adds	r6, #1
 8007cb6:	f8c3 8014 	str.w	r8, [r3, #20]
 8007cba:	6126      	str	r6, [r4, #16]
 8007cbc:	4620      	mov	r0, r4
 8007cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cc2:	bf00      	nop
 8007cc4:	0800a0bc 	.word	0x0800a0bc
 8007cc8:	0800a14c 	.word	0x0800a14c

08007ccc <__s2b>:
 8007ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	4615      	mov	r5, r2
 8007cd4:	461f      	mov	r7, r3
 8007cd6:	2209      	movs	r2, #9
 8007cd8:	3308      	adds	r3, #8
 8007cda:	4606      	mov	r6, r0
 8007cdc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ce0:	2100      	movs	r1, #0
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	db09      	blt.n	8007cfc <__s2b+0x30>
 8007ce8:	4630      	mov	r0, r6
 8007cea:	f7ff ff43 	bl	8007b74 <_Balloc>
 8007cee:	b940      	cbnz	r0, 8007d02 <__s2b+0x36>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	4b19      	ldr	r3, [pc, #100]	; (8007d58 <__s2b+0x8c>)
 8007cf4:	4819      	ldr	r0, [pc, #100]	; (8007d5c <__s2b+0x90>)
 8007cf6:	21ce      	movs	r1, #206	; 0xce
 8007cf8:	f001 fa5e 	bl	80091b8 <__assert_func>
 8007cfc:	0052      	lsls	r2, r2, #1
 8007cfe:	3101      	adds	r1, #1
 8007d00:	e7f0      	b.n	8007ce4 <__s2b+0x18>
 8007d02:	9b08      	ldr	r3, [sp, #32]
 8007d04:	6143      	str	r3, [r0, #20]
 8007d06:	2d09      	cmp	r5, #9
 8007d08:	f04f 0301 	mov.w	r3, #1
 8007d0c:	6103      	str	r3, [r0, #16]
 8007d0e:	dd16      	ble.n	8007d3e <__s2b+0x72>
 8007d10:	f104 0909 	add.w	r9, r4, #9
 8007d14:	46c8      	mov	r8, r9
 8007d16:	442c      	add	r4, r5
 8007d18:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007d1c:	4601      	mov	r1, r0
 8007d1e:	3b30      	subs	r3, #48	; 0x30
 8007d20:	220a      	movs	r2, #10
 8007d22:	4630      	mov	r0, r6
 8007d24:	f7ff ff88 	bl	8007c38 <__multadd>
 8007d28:	45a0      	cmp	r8, r4
 8007d2a:	d1f5      	bne.n	8007d18 <__s2b+0x4c>
 8007d2c:	f1a5 0408 	sub.w	r4, r5, #8
 8007d30:	444c      	add	r4, r9
 8007d32:	1b2d      	subs	r5, r5, r4
 8007d34:	1963      	adds	r3, r4, r5
 8007d36:	42bb      	cmp	r3, r7
 8007d38:	db04      	blt.n	8007d44 <__s2b+0x78>
 8007d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d3e:	340a      	adds	r4, #10
 8007d40:	2509      	movs	r5, #9
 8007d42:	e7f6      	b.n	8007d32 <__s2b+0x66>
 8007d44:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007d48:	4601      	mov	r1, r0
 8007d4a:	3b30      	subs	r3, #48	; 0x30
 8007d4c:	220a      	movs	r2, #10
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f7ff ff72 	bl	8007c38 <__multadd>
 8007d54:	e7ee      	b.n	8007d34 <__s2b+0x68>
 8007d56:	bf00      	nop
 8007d58:	0800a0bc 	.word	0x0800a0bc
 8007d5c:	0800a14c 	.word	0x0800a14c

08007d60 <__hi0bits>:
 8007d60:	0c03      	lsrs	r3, r0, #16
 8007d62:	041b      	lsls	r3, r3, #16
 8007d64:	b9d3      	cbnz	r3, 8007d9c <__hi0bits+0x3c>
 8007d66:	0400      	lsls	r0, r0, #16
 8007d68:	2310      	movs	r3, #16
 8007d6a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007d6e:	bf04      	itt	eq
 8007d70:	0200      	lsleq	r0, r0, #8
 8007d72:	3308      	addeq	r3, #8
 8007d74:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007d78:	bf04      	itt	eq
 8007d7a:	0100      	lsleq	r0, r0, #4
 8007d7c:	3304      	addeq	r3, #4
 8007d7e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007d82:	bf04      	itt	eq
 8007d84:	0080      	lsleq	r0, r0, #2
 8007d86:	3302      	addeq	r3, #2
 8007d88:	2800      	cmp	r0, #0
 8007d8a:	db05      	blt.n	8007d98 <__hi0bits+0x38>
 8007d8c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007d90:	f103 0301 	add.w	r3, r3, #1
 8007d94:	bf08      	it	eq
 8007d96:	2320      	moveq	r3, #32
 8007d98:	4618      	mov	r0, r3
 8007d9a:	4770      	bx	lr
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	e7e4      	b.n	8007d6a <__hi0bits+0xa>

08007da0 <__lo0bits>:
 8007da0:	6803      	ldr	r3, [r0, #0]
 8007da2:	f013 0207 	ands.w	r2, r3, #7
 8007da6:	4601      	mov	r1, r0
 8007da8:	d00b      	beq.n	8007dc2 <__lo0bits+0x22>
 8007daa:	07da      	lsls	r2, r3, #31
 8007dac:	d424      	bmi.n	8007df8 <__lo0bits+0x58>
 8007dae:	0798      	lsls	r0, r3, #30
 8007db0:	bf49      	itett	mi
 8007db2:	085b      	lsrmi	r3, r3, #1
 8007db4:	089b      	lsrpl	r3, r3, #2
 8007db6:	2001      	movmi	r0, #1
 8007db8:	600b      	strmi	r3, [r1, #0]
 8007dba:	bf5c      	itt	pl
 8007dbc:	600b      	strpl	r3, [r1, #0]
 8007dbe:	2002      	movpl	r0, #2
 8007dc0:	4770      	bx	lr
 8007dc2:	b298      	uxth	r0, r3
 8007dc4:	b9b0      	cbnz	r0, 8007df4 <__lo0bits+0x54>
 8007dc6:	0c1b      	lsrs	r3, r3, #16
 8007dc8:	2010      	movs	r0, #16
 8007dca:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007dce:	bf04      	itt	eq
 8007dd0:	0a1b      	lsreq	r3, r3, #8
 8007dd2:	3008      	addeq	r0, #8
 8007dd4:	071a      	lsls	r2, r3, #28
 8007dd6:	bf04      	itt	eq
 8007dd8:	091b      	lsreq	r3, r3, #4
 8007dda:	3004      	addeq	r0, #4
 8007ddc:	079a      	lsls	r2, r3, #30
 8007dde:	bf04      	itt	eq
 8007de0:	089b      	lsreq	r3, r3, #2
 8007de2:	3002      	addeq	r0, #2
 8007de4:	07da      	lsls	r2, r3, #31
 8007de6:	d403      	bmi.n	8007df0 <__lo0bits+0x50>
 8007de8:	085b      	lsrs	r3, r3, #1
 8007dea:	f100 0001 	add.w	r0, r0, #1
 8007dee:	d005      	beq.n	8007dfc <__lo0bits+0x5c>
 8007df0:	600b      	str	r3, [r1, #0]
 8007df2:	4770      	bx	lr
 8007df4:	4610      	mov	r0, r2
 8007df6:	e7e8      	b.n	8007dca <__lo0bits+0x2a>
 8007df8:	2000      	movs	r0, #0
 8007dfa:	4770      	bx	lr
 8007dfc:	2020      	movs	r0, #32
 8007dfe:	4770      	bx	lr

08007e00 <__i2b>:
 8007e00:	b510      	push	{r4, lr}
 8007e02:	460c      	mov	r4, r1
 8007e04:	2101      	movs	r1, #1
 8007e06:	f7ff feb5 	bl	8007b74 <_Balloc>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	b928      	cbnz	r0, 8007e1a <__i2b+0x1a>
 8007e0e:	4b05      	ldr	r3, [pc, #20]	; (8007e24 <__i2b+0x24>)
 8007e10:	4805      	ldr	r0, [pc, #20]	; (8007e28 <__i2b+0x28>)
 8007e12:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007e16:	f001 f9cf 	bl	80091b8 <__assert_func>
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	6144      	str	r4, [r0, #20]
 8007e1e:	6103      	str	r3, [r0, #16]
 8007e20:	bd10      	pop	{r4, pc}
 8007e22:	bf00      	nop
 8007e24:	0800a0bc 	.word	0x0800a0bc
 8007e28:	0800a14c 	.word	0x0800a14c

08007e2c <__multiply>:
 8007e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e30:	4614      	mov	r4, r2
 8007e32:	690a      	ldr	r2, [r1, #16]
 8007e34:	6923      	ldr	r3, [r4, #16]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	bfb8      	it	lt
 8007e3a:	460b      	movlt	r3, r1
 8007e3c:	460d      	mov	r5, r1
 8007e3e:	bfbc      	itt	lt
 8007e40:	4625      	movlt	r5, r4
 8007e42:	461c      	movlt	r4, r3
 8007e44:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007e48:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007e4c:	68ab      	ldr	r3, [r5, #8]
 8007e4e:	6869      	ldr	r1, [r5, #4]
 8007e50:	eb0a 0709 	add.w	r7, sl, r9
 8007e54:	42bb      	cmp	r3, r7
 8007e56:	b085      	sub	sp, #20
 8007e58:	bfb8      	it	lt
 8007e5a:	3101      	addlt	r1, #1
 8007e5c:	f7ff fe8a 	bl	8007b74 <_Balloc>
 8007e60:	b930      	cbnz	r0, 8007e70 <__multiply+0x44>
 8007e62:	4602      	mov	r2, r0
 8007e64:	4b42      	ldr	r3, [pc, #264]	; (8007f70 <__multiply+0x144>)
 8007e66:	4843      	ldr	r0, [pc, #268]	; (8007f74 <__multiply+0x148>)
 8007e68:	f240 115d 	movw	r1, #349	; 0x15d
 8007e6c:	f001 f9a4 	bl	80091b8 <__assert_func>
 8007e70:	f100 0614 	add.w	r6, r0, #20
 8007e74:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007e78:	4633      	mov	r3, r6
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	4543      	cmp	r3, r8
 8007e7e:	d31e      	bcc.n	8007ebe <__multiply+0x92>
 8007e80:	f105 0c14 	add.w	ip, r5, #20
 8007e84:	f104 0314 	add.w	r3, r4, #20
 8007e88:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007e8c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007e90:	9202      	str	r2, [sp, #8]
 8007e92:	ebac 0205 	sub.w	r2, ip, r5
 8007e96:	3a15      	subs	r2, #21
 8007e98:	f022 0203 	bic.w	r2, r2, #3
 8007e9c:	3204      	adds	r2, #4
 8007e9e:	f105 0115 	add.w	r1, r5, #21
 8007ea2:	458c      	cmp	ip, r1
 8007ea4:	bf38      	it	cc
 8007ea6:	2204      	movcc	r2, #4
 8007ea8:	9201      	str	r2, [sp, #4]
 8007eaa:	9a02      	ldr	r2, [sp, #8]
 8007eac:	9303      	str	r3, [sp, #12]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d808      	bhi.n	8007ec4 <__multiply+0x98>
 8007eb2:	2f00      	cmp	r7, #0
 8007eb4:	dc55      	bgt.n	8007f62 <__multiply+0x136>
 8007eb6:	6107      	str	r7, [r0, #16]
 8007eb8:	b005      	add	sp, #20
 8007eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ebe:	f843 2b04 	str.w	r2, [r3], #4
 8007ec2:	e7db      	b.n	8007e7c <__multiply+0x50>
 8007ec4:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ec8:	f1ba 0f00 	cmp.w	sl, #0
 8007ecc:	d020      	beq.n	8007f10 <__multiply+0xe4>
 8007ece:	f105 0e14 	add.w	lr, r5, #20
 8007ed2:	46b1      	mov	r9, r6
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007eda:	f8d9 b000 	ldr.w	fp, [r9]
 8007ede:	b2a1      	uxth	r1, r4
 8007ee0:	fa1f fb8b 	uxth.w	fp, fp
 8007ee4:	fb0a b101 	mla	r1, sl, r1, fp
 8007ee8:	4411      	add	r1, r2
 8007eea:	f8d9 2000 	ldr.w	r2, [r9]
 8007eee:	0c24      	lsrs	r4, r4, #16
 8007ef0:	0c12      	lsrs	r2, r2, #16
 8007ef2:	fb0a 2404 	mla	r4, sl, r4, r2
 8007ef6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007efa:	b289      	uxth	r1, r1
 8007efc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007f00:	45f4      	cmp	ip, lr
 8007f02:	f849 1b04 	str.w	r1, [r9], #4
 8007f06:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007f0a:	d8e4      	bhi.n	8007ed6 <__multiply+0xaa>
 8007f0c:	9901      	ldr	r1, [sp, #4]
 8007f0e:	5072      	str	r2, [r6, r1]
 8007f10:	9a03      	ldr	r2, [sp, #12]
 8007f12:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007f16:	3304      	adds	r3, #4
 8007f18:	f1b9 0f00 	cmp.w	r9, #0
 8007f1c:	d01f      	beq.n	8007f5e <__multiply+0x132>
 8007f1e:	6834      	ldr	r4, [r6, #0]
 8007f20:	f105 0114 	add.w	r1, r5, #20
 8007f24:	46b6      	mov	lr, r6
 8007f26:	f04f 0a00 	mov.w	sl, #0
 8007f2a:	880a      	ldrh	r2, [r1, #0]
 8007f2c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007f30:	fb09 b202 	mla	r2, r9, r2, fp
 8007f34:	4492      	add	sl, r2
 8007f36:	b2a4      	uxth	r4, r4
 8007f38:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007f3c:	f84e 4b04 	str.w	r4, [lr], #4
 8007f40:	f851 4b04 	ldr.w	r4, [r1], #4
 8007f44:	f8be 2000 	ldrh.w	r2, [lr]
 8007f48:	0c24      	lsrs	r4, r4, #16
 8007f4a:	fb09 2404 	mla	r4, r9, r4, r2
 8007f4e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007f52:	458c      	cmp	ip, r1
 8007f54:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007f58:	d8e7      	bhi.n	8007f2a <__multiply+0xfe>
 8007f5a:	9a01      	ldr	r2, [sp, #4]
 8007f5c:	50b4      	str	r4, [r6, r2]
 8007f5e:	3604      	adds	r6, #4
 8007f60:	e7a3      	b.n	8007eaa <__multiply+0x7e>
 8007f62:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d1a5      	bne.n	8007eb6 <__multiply+0x8a>
 8007f6a:	3f01      	subs	r7, #1
 8007f6c:	e7a1      	b.n	8007eb2 <__multiply+0x86>
 8007f6e:	bf00      	nop
 8007f70:	0800a0bc 	.word	0x0800a0bc
 8007f74:	0800a14c 	.word	0x0800a14c

08007f78 <__pow5mult>:
 8007f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f7c:	4615      	mov	r5, r2
 8007f7e:	f012 0203 	ands.w	r2, r2, #3
 8007f82:	4606      	mov	r6, r0
 8007f84:	460f      	mov	r7, r1
 8007f86:	d007      	beq.n	8007f98 <__pow5mult+0x20>
 8007f88:	4c25      	ldr	r4, [pc, #148]	; (8008020 <__pow5mult+0xa8>)
 8007f8a:	3a01      	subs	r2, #1
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f92:	f7ff fe51 	bl	8007c38 <__multadd>
 8007f96:	4607      	mov	r7, r0
 8007f98:	10ad      	asrs	r5, r5, #2
 8007f9a:	d03d      	beq.n	8008018 <__pow5mult+0xa0>
 8007f9c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f9e:	b97c      	cbnz	r4, 8007fc0 <__pow5mult+0x48>
 8007fa0:	2010      	movs	r0, #16
 8007fa2:	f7ff fdbf 	bl	8007b24 <malloc>
 8007fa6:	4602      	mov	r2, r0
 8007fa8:	6270      	str	r0, [r6, #36]	; 0x24
 8007faa:	b928      	cbnz	r0, 8007fb8 <__pow5mult+0x40>
 8007fac:	4b1d      	ldr	r3, [pc, #116]	; (8008024 <__pow5mult+0xac>)
 8007fae:	481e      	ldr	r0, [pc, #120]	; (8008028 <__pow5mult+0xb0>)
 8007fb0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007fb4:	f001 f900 	bl	80091b8 <__assert_func>
 8007fb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007fbc:	6004      	str	r4, [r0, #0]
 8007fbe:	60c4      	str	r4, [r0, #12]
 8007fc0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007fc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007fc8:	b94c      	cbnz	r4, 8007fde <__pow5mult+0x66>
 8007fca:	f240 2171 	movw	r1, #625	; 0x271
 8007fce:	4630      	mov	r0, r6
 8007fd0:	f7ff ff16 	bl	8007e00 <__i2b>
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fda:	4604      	mov	r4, r0
 8007fdc:	6003      	str	r3, [r0, #0]
 8007fde:	f04f 0900 	mov.w	r9, #0
 8007fe2:	07eb      	lsls	r3, r5, #31
 8007fe4:	d50a      	bpl.n	8007ffc <__pow5mult+0x84>
 8007fe6:	4639      	mov	r1, r7
 8007fe8:	4622      	mov	r2, r4
 8007fea:	4630      	mov	r0, r6
 8007fec:	f7ff ff1e 	bl	8007e2c <__multiply>
 8007ff0:	4639      	mov	r1, r7
 8007ff2:	4680      	mov	r8, r0
 8007ff4:	4630      	mov	r0, r6
 8007ff6:	f7ff fdfd 	bl	8007bf4 <_Bfree>
 8007ffa:	4647      	mov	r7, r8
 8007ffc:	106d      	asrs	r5, r5, #1
 8007ffe:	d00b      	beq.n	8008018 <__pow5mult+0xa0>
 8008000:	6820      	ldr	r0, [r4, #0]
 8008002:	b938      	cbnz	r0, 8008014 <__pow5mult+0x9c>
 8008004:	4622      	mov	r2, r4
 8008006:	4621      	mov	r1, r4
 8008008:	4630      	mov	r0, r6
 800800a:	f7ff ff0f 	bl	8007e2c <__multiply>
 800800e:	6020      	str	r0, [r4, #0]
 8008010:	f8c0 9000 	str.w	r9, [r0]
 8008014:	4604      	mov	r4, r0
 8008016:	e7e4      	b.n	8007fe2 <__pow5mult+0x6a>
 8008018:	4638      	mov	r0, r7
 800801a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800801e:	bf00      	nop
 8008020:	0800a2a0 	.word	0x0800a2a0
 8008024:	0800a046 	.word	0x0800a046
 8008028:	0800a14c 	.word	0x0800a14c

0800802c <__lshift>:
 800802c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008030:	460c      	mov	r4, r1
 8008032:	6849      	ldr	r1, [r1, #4]
 8008034:	6923      	ldr	r3, [r4, #16]
 8008036:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800803a:	68a3      	ldr	r3, [r4, #8]
 800803c:	4607      	mov	r7, r0
 800803e:	4691      	mov	r9, r2
 8008040:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008044:	f108 0601 	add.w	r6, r8, #1
 8008048:	42b3      	cmp	r3, r6
 800804a:	db0b      	blt.n	8008064 <__lshift+0x38>
 800804c:	4638      	mov	r0, r7
 800804e:	f7ff fd91 	bl	8007b74 <_Balloc>
 8008052:	4605      	mov	r5, r0
 8008054:	b948      	cbnz	r0, 800806a <__lshift+0x3e>
 8008056:	4602      	mov	r2, r0
 8008058:	4b28      	ldr	r3, [pc, #160]	; (80080fc <__lshift+0xd0>)
 800805a:	4829      	ldr	r0, [pc, #164]	; (8008100 <__lshift+0xd4>)
 800805c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008060:	f001 f8aa 	bl	80091b8 <__assert_func>
 8008064:	3101      	adds	r1, #1
 8008066:	005b      	lsls	r3, r3, #1
 8008068:	e7ee      	b.n	8008048 <__lshift+0x1c>
 800806a:	2300      	movs	r3, #0
 800806c:	f100 0114 	add.w	r1, r0, #20
 8008070:	f100 0210 	add.w	r2, r0, #16
 8008074:	4618      	mov	r0, r3
 8008076:	4553      	cmp	r3, sl
 8008078:	db33      	blt.n	80080e2 <__lshift+0xb6>
 800807a:	6920      	ldr	r0, [r4, #16]
 800807c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008080:	f104 0314 	add.w	r3, r4, #20
 8008084:	f019 091f 	ands.w	r9, r9, #31
 8008088:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800808c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008090:	d02b      	beq.n	80080ea <__lshift+0xbe>
 8008092:	f1c9 0e20 	rsb	lr, r9, #32
 8008096:	468a      	mov	sl, r1
 8008098:	2200      	movs	r2, #0
 800809a:	6818      	ldr	r0, [r3, #0]
 800809c:	fa00 f009 	lsl.w	r0, r0, r9
 80080a0:	4302      	orrs	r2, r0
 80080a2:	f84a 2b04 	str.w	r2, [sl], #4
 80080a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80080aa:	459c      	cmp	ip, r3
 80080ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80080b0:	d8f3      	bhi.n	800809a <__lshift+0x6e>
 80080b2:	ebac 0304 	sub.w	r3, ip, r4
 80080b6:	3b15      	subs	r3, #21
 80080b8:	f023 0303 	bic.w	r3, r3, #3
 80080bc:	3304      	adds	r3, #4
 80080be:	f104 0015 	add.w	r0, r4, #21
 80080c2:	4584      	cmp	ip, r0
 80080c4:	bf38      	it	cc
 80080c6:	2304      	movcc	r3, #4
 80080c8:	50ca      	str	r2, [r1, r3]
 80080ca:	b10a      	cbz	r2, 80080d0 <__lshift+0xa4>
 80080cc:	f108 0602 	add.w	r6, r8, #2
 80080d0:	3e01      	subs	r6, #1
 80080d2:	4638      	mov	r0, r7
 80080d4:	612e      	str	r6, [r5, #16]
 80080d6:	4621      	mov	r1, r4
 80080d8:	f7ff fd8c 	bl	8007bf4 <_Bfree>
 80080dc:	4628      	mov	r0, r5
 80080de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80080e6:	3301      	adds	r3, #1
 80080e8:	e7c5      	b.n	8008076 <__lshift+0x4a>
 80080ea:	3904      	subs	r1, #4
 80080ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80080f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80080f4:	459c      	cmp	ip, r3
 80080f6:	d8f9      	bhi.n	80080ec <__lshift+0xc0>
 80080f8:	e7ea      	b.n	80080d0 <__lshift+0xa4>
 80080fa:	bf00      	nop
 80080fc:	0800a0bc 	.word	0x0800a0bc
 8008100:	0800a14c 	.word	0x0800a14c

08008104 <__mcmp>:
 8008104:	b530      	push	{r4, r5, lr}
 8008106:	6902      	ldr	r2, [r0, #16]
 8008108:	690c      	ldr	r4, [r1, #16]
 800810a:	1b12      	subs	r2, r2, r4
 800810c:	d10e      	bne.n	800812c <__mcmp+0x28>
 800810e:	f100 0314 	add.w	r3, r0, #20
 8008112:	3114      	adds	r1, #20
 8008114:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008118:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800811c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008120:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008124:	42a5      	cmp	r5, r4
 8008126:	d003      	beq.n	8008130 <__mcmp+0x2c>
 8008128:	d305      	bcc.n	8008136 <__mcmp+0x32>
 800812a:	2201      	movs	r2, #1
 800812c:	4610      	mov	r0, r2
 800812e:	bd30      	pop	{r4, r5, pc}
 8008130:	4283      	cmp	r3, r0
 8008132:	d3f3      	bcc.n	800811c <__mcmp+0x18>
 8008134:	e7fa      	b.n	800812c <__mcmp+0x28>
 8008136:	f04f 32ff 	mov.w	r2, #4294967295
 800813a:	e7f7      	b.n	800812c <__mcmp+0x28>

0800813c <__mdiff>:
 800813c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008140:	460c      	mov	r4, r1
 8008142:	4606      	mov	r6, r0
 8008144:	4611      	mov	r1, r2
 8008146:	4620      	mov	r0, r4
 8008148:	4617      	mov	r7, r2
 800814a:	f7ff ffdb 	bl	8008104 <__mcmp>
 800814e:	1e05      	subs	r5, r0, #0
 8008150:	d110      	bne.n	8008174 <__mdiff+0x38>
 8008152:	4629      	mov	r1, r5
 8008154:	4630      	mov	r0, r6
 8008156:	f7ff fd0d 	bl	8007b74 <_Balloc>
 800815a:	b930      	cbnz	r0, 800816a <__mdiff+0x2e>
 800815c:	4b39      	ldr	r3, [pc, #228]	; (8008244 <__mdiff+0x108>)
 800815e:	4602      	mov	r2, r0
 8008160:	f240 2132 	movw	r1, #562	; 0x232
 8008164:	4838      	ldr	r0, [pc, #224]	; (8008248 <__mdiff+0x10c>)
 8008166:	f001 f827 	bl	80091b8 <__assert_func>
 800816a:	2301      	movs	r3, #1
 800816c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008170:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008174:	bfa4      	itt	ge
 8008176:	463b      	movge	r3, r7
 8008178:	4627      	movge	r7, r4
 800817a:	4630      	mov	r0, r6
 800817c:	6879      	ldr	r1, [r7, #4]
 800817e:	bfa6      	itte	ge
 8008180:	461c      	movge	r4, r3
 8008182:	2500      	movge	r5, #0
 8008184:	2501      	movlt	r5, #1
 8008186:	f7ff fcf5 	bl	8007b74 <_Balloc>
 800818a:	b920      	cbnz	r0, 8008196 <__mdiff+0x5a>
 800818c:	4b2d      	ldr	r3, [pc, #180]	; (8008244 <__mdiff+0x108>)
 800818e:	4602      	mov	r2, r0
 8008190:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008194:	e7e6      	b.n	8008164 <__mdiff+0x28>
 8008196:	693e      	ldr	r6, [r7, #16]
 8008198:	60c5      	str	r5, [r0, #12]
 800819a:	6925      	ldr	r5, [r4, #16]
 800819c:	f107 0114 	add.w	r1, r7, #20
 80081a0:	f104 0914 	add.w	r9, r4, #20
 80081a4:	f100 0e14 	add.w	lr, r0, #20
 80081a8:	f107 0210 	add.w	r2, r7, #16
 80081ac:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80081b0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80081b4:	46f2      	mov	sl, lr
 80081b6:	2700      	movs	r7, #0
 80081b8:	f859 3b04 	ldr.w	r3, [r9], #4
 80081bc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80081c0:	fa1f f883 	uxth.w	r8, r3
 80081c4:	fa17 f78b 	uxtah	r7, r7, fp
 80081c8:	0c1b      	lsrs	r3, r3, #16
 80081ca:	eba7 0808 	sub.w	r8, r7, r8
 80081ce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80081d2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80081d6:	fa1f f888 	uxth.w	r8, r8
 80081da:	141f      	asrs	r7, r3, #16
 80081dc:	454d      	cmp	r5, r9
 80081de:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80081e2:	f84a 3b04 	str.w	r3, [sl], #4
 80081e6:	d8e7      	bhi.n	80081b8 <__mdiff+0x7c>
 80081e8:	1b2b      	subs	r3, r5, r4
 80081ea:	3b15      	subs	r3, #21
 80081ec:	f023 0303 	bic.w	r3, r3, #3
 80081f0:	3304      	adds	r3, #4
 80081f2:	3415      	adds	r4, #21
 80081f4:	42a5      	cmp	r5, r4
 80081f6:	bf38      	it	cc
 80081f8:	2304      	movcc	r3, #4
 80081fa:	4419      	add	r1, r3
 80081fc:	4473      	add	r3, lr
 80081fe:	469e      	mov	lr, r3
 8008200:	460d      	mov	r5, r1
 8008202:	4565      	cmp	r5, ip
 8008204:	d30e      	bcc.n	8008224 <__mdiff+0xe8>
 8008206:	f10c 0203 	add.w	r2, ip, #3
 800820a:	1a52      	subs	r2, r2, r1
 800820c:	f022 0203 	bic.w	r2, r2, #3
 8008210:	3903      	subs	r1, #3
 8008212:	458c      	cmp	ip, r1
 8008214:	bf38      	it	cc
 8008216:	2200      	movcc	r2, #0
 8008218:	441a      	add	r2, r3
 800821a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800821e:	b17b      	cbz	r3, 8008240 <__mdiff+0x104>
 8008220:	6106      	str	r6, [r0, #16]
 8008222:	e7a5      	b.n	8008170 <__mdiff+0x34>
 8008224:	f855 8b04 	ldr.w	r8, [r5], #4
 8008228:	fa17 f488 	uxtah	r4, r7, r8
 800822c:	1422      	asrs	r2, r4, #16
 800822e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008232:	b2a4      	uxth	r4, r4
 8008234:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008238:	f84e 4b04 	str.w	r4, [lr], #4
 800823c:	1417      	asrs	r7, r2, #16
 800823e:	e7e0      	b.n	8008202 <__mdiff+0xc6>
 8008240:	3e01      	subs	r6, #1
 8008242:	e7ea      	b.n	800821a <__mdiff+0xde>
 8008244:	0800a0bc 	.word	0x0800a0bc
 8008248:	0800a14c 	.word	0x0800a14c

0800824c <__ulp>:
 800824c:	b082      	sub	sp, #8
 800824e:	ed8d 0b00 	vstr	d0, [sp]
 8008252:	9b01      	ldr	r3, [sp, #4]
 8008254:	4912      	ldr	r1, [pc, #72]	; (80082a0 <__ulp+0x54>)
 8008256:	4019      	ands	r1, r3
 8008258:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800825c:	2900      	cmp	r1, #0
 800825e:	dd05      	ble.n	800826c <__ulp+0x20>
 8008260:	2200      	movs	r2, #0
 8008262:	460b      	mov	r3, r1
 8008264:	ec43 2b10 	vmov	d0, r2, r3
 8008268:	b002      	add	sp, #8
 800826a:	4770      	bx	lr
 800826c:	4249      	negs	r1, r1
 800826e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008272:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008276:	f04f 0200 	mov.w	r2, #0
 800827a:	f04f 0300 	mov.w	r3, #0
 800827e:	da04      	bge.n	800828a <__ulp+0x3e>
 8008280:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008284:	fa41 f300 	asr.w	r3, r1, r0
 8008288:	e7ec      	b.n	8008264 <__ulp+0x18>
 800828a:	f1a0 0114 	sub.w	r1, r0, #20
 800828e:	291e      	cmp	r1, #30
 8008290:	bfda      	itte	le
 8008292:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008296:	fa20 f101 	lsrle.w	r1, r0, r1
 800829a:	2101      	movgt	r1, #1
 800829c:	460a      	mov	r2, r1
 800829e:	e7e1      	b.n	8008264 <__ulp+0x18>
 80082a0:	7ff00000 	.word	0x7ff00000

080082a4 <__b2d>:
 80082a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082a6:	6905      	ldr	r5, [r0, #16]
 80082a8:	f100 0714 	add.w	r7, r0, #20
 80082ac:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80082b0:	1f2e      	subs	r6, r5, #4
 80082b2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80082b6:	4620      	mov	r0, r4
 80082b8:	f7ff fd52 	bl	8007d60 <__hi0bits>
 80082bc:	f1c0 0320 	rsb	r3, r0, #32
 80082c0:	280a      	cmp	r0, #10
 80082c2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008340 <__b2d+0x9c>
 80082c6:	600b      	str	r3, [r1, #0]
 80082c8:	dc14      	bgt.n	80082f4 <__b2d+0x50>
 80082ca:	f1c0 0e0b 	rsb	lr, r0, #11
 80082ce:	fa24 f10e 	lsr.w	r1, r4, lr
 80082d2:	42b7      	cmp	r7, r6
 80082d4:	ea41 030c 	orr.w	r3, r1, ip
 80082d8:	bf34      	ite	cc
 80082da:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80082de:	2100      	movcs	r1, #0
 80082e0:	3015      	adds	r0, #21
 80082e2:	fa04 f000 	lsl.w	r0, r4, r0
 80082e6:	fa21 f10e 	lsr.w	r1, r1, lr
 80082ea:	ea40 0201 	orr.w	r2, r0, r1
 80082ee:	ec43 2b10 	vmov	d0, r2, r3
 80082f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082f4:	42b7      	cmp	r7, r6
 80082f6:	bf3a      	itte	cc
 80082f8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80082fc:	f1a5 0608 	subcc.w	r6, r5, #8
 8008300:	2100      	movcs	r1, #0
 8008302:	380b      	subs	r0, #11
 8008304:	d017      	beq.n	8008336 <__b2d+0x92>
 8008306:	f1c0 0c20 	rsb	ip, r0, #32
 800830a:	fa04 f500 	lsl.w	r5, r4, r0
 800830e:	42be      	cmp	r6, r7
 8008310:	fa21 f40c 	lsr.w	r4, r1, ip
 8008314:	ea45 0504 	orr.w	r5, r5, r4
 8008318:	bf8c      	ite	hi
 800831a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800831e:	2400      	movls	r4, #0
 8008320:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008324:	fa01 f000 	lsl.w	r0, r1, r0
 8008328:	fa24 f40c 	lsr.w	r4, r4, ip
 800832c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008330:	ea40 0204 	orr.w	r2, r0, r4
 8008334:	e7db      	b.n	80082ee <__b2d+0x4a>
 8008336:	ea44 030c 	orr.w	r3, r4, ip
 800833a:	460a      	mov	r2, r1
 800833c:	e7d7      	b.n	80082ee <__b2d+0x4a>
 800833e:	bf00      	nop
 8008340:	3ff00000 	.word	0x3ff00000

08008344 <__d2b>:
 8008344:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008348:	4689      	mov	r9, r1
 800834a:	2101      	movs	r1, #1
 800834c:	ec57 6b10 	vmov	r6, r7, d0
 8008350:	4690      	mov	r8, r2
 8008352:	f7ff fc0f 	bl	8007b74 <_Balloc>
 8008356:	4604      	mov	r4, r0
 8008358:	b930      	cbnz	r0, 8008368 <__d2b+0x24>
 800835a:	4602      	mov	r2, r0
 800835c:	4b25      	ldr	r3, [pc, #148]	; (80083f4 <__d2b+0xb0>)
 800835e:	4826      	ldr	r0, [pc, #152]	; (80083f8 <__d2b+0xb4>)
 8008360:	f240 310a 	movw	r1, #778	; 0x30a
 8008364:	f000 ff28 	bl	80091b8 <__assert_func>
 8008368:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800836c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008370:	bb35      	cbnz	r5, 80083c0 <__d2b+0x7c>
 8008372:	2e00      	cmp	r6, #0
 8008374:	9301      	str	r3, [sp, #4]
 8008376:	d028      	beq.n	80083ca <__d2b+0x86>
 8008378:	4668      	mov	r0, sp
 800837a:	9600      	str	r6, [sp, #0]
 800837c:	f7ff fd10 	bl	8007da0 <__lo0bits>
 8008380:	9900      	ldr	r1, [sp, #0]
 8008382:	b300      	cbz	r0, 80083c6 <__d2b+0x82>
 8008384:	9a01      	ldr	r2, [sp, #4]
 8008386:	f1c0 0320 	rsb	r3, r0, #32
 800838a:	fa02 f303 	lsl.w	r3, r2, r3
 800838e:	430b      	orrs	r3, r1
 8008390:	40c2      	lsrs	r2, r0
 8008392:	6163      	str	r3, [r4, #20]
 8008394:	9201      	str	r2, [sp, #4]
 8008396:	9b01      	ldr	r3, [sp, #4]
 8008398:	61a3      	str	r3, [r4, #24]
 800839a:	2b00      	cmp	r3, #0
 800839c:	bf14      	ite	ne
 800839e:	2202      	movne	r2, #2
 80083a0:	2201      	moveq	r2, #1
 80083a2:	6122      	str	r2, [r4, #16]
 80083a4:	b1d5      	cbz	r5, 80083dc <__d2b+0x98>
 80083a6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80083aa:	4405      	add	r5, r0
 80083ac:	f8c9 5000 	str.w	r5, [r9]
 80083b0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80083b4:	f8c8 0000 	str.w	r0, [r8]
 80083b8:	4620      	mov	r0, r4
 80083ba:	b003      	add	sp, #12
 80083bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80083c4:	e7d5      	b.n	8008372 <__d2b+0x2e>
 80083c6:	6161      	str	r1, [r4, #20]
 80083c8:	e7e5      	b.n	8008396 <__d2b+0x52>
 80083ca:	a801      	add	r0, sp, #4
 80083cc:	f7ff fce8 	bl	8007da0 <__lo0bits>
 80083d0:	9b01      	ldr	r3, [sp, #4]
 80083d2:	6163      	str	r3, [r4, #20]
 80083d4:	2201      	movs	r2, #1
 80083d6:	6122      	str	r2, [r4, #16]
 80083d8:	3020      	adds	r0, #32
 80083da:	e7e3      	b.n	80083a4 <__d2b+0x60>
 80083dc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083e0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80083e4:	f8c9 0000 	str.w	r0, [r9]
 80083e8:	6918      	ldr	r0, [r3, #16]
 80083ea:	f7ff fcb9 	bl	8007d60 <__hi0bits>
 80083ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083f2:	e7df      	b.n	80083b4 <__d2b+0x70>
 80083f4:	0800a0bc 	.word	0x0800a0bc
 80083f8:	0800a14c 	.word	0x0800a14c

080083fc <__ratio>:
 80083fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008400:	4688      	mov	r8, r1
 8008402:	4669      	mov	r1, sp
 8008404:	4681      	mov	r9, r0
 8008406:	f7ff ff4d 	bl	80082a4 <__b2d>
 800840a:	a901      	add	r1, sp, #4
 800840c:	4640      	mov	r0, r8
 800840e:	ec55 4b10 	vmov	r4, r5, d0
 8008412:	f7ff ff47 	bl	80082a4 <__b2d>
 8008416:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800841a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800841e:	eba3 0c02 	sub.w	ip, r3, r2
 8008422:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008426:	1a9b      	subs	r3, r3, r2
 8008428:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800842c:	ec51 0b10 	vmov	r0, r1, d0
 8008430:	2b00      	cmp	r3, #0
 8008432:	bfd6      	itet	le
 8008434:	460a      	movle	r2, r1
 8008436:	462a      	movgt	r2, r5
 8008438:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800843c:	468b      	mov	fp, r1
 800843e:	462f      	mov	r7, r5
 8008440:	bfd4      	ite	le
 8008442:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008446:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800844a:	4620      	mov	r0, r4
 800844c:	ee10 2a10 	vmov	r2, s0
 8008450:	465b      	mov	r3, fp
 8008452:	4639      	mov	r1, r7
 8008454:	f7f8 fa12 	bl	800087c <__aeabi_ddiv>
 8008458:	ec41 0b10 	vmov	d0, r0, r1
 800845c:	b003      	add	sp, #12
 800845e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008462 <__copybits>:
 8008462:	3901      	subs	r1, #1
 8008464:	b570      	push	{r4, r5, r6, lr}
 8008466:	1149      	asrs	r1, r1, #5
 8008468:	6914      	ldr	r4, [r2, #16]
 800846a:	3101      	adds	r1, #1
 800846c:	f102 0314 	add.w	r3, r2, #20
 8008470:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008474:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008478:	1f05      	subs	r5, r0, #4
 800847a:	42a3      	cmp	r3, r4
 800847c:	d30c      	bcc.n	8008498 <__copybits+0x36>
 800847e:	1aa3      	subs	r3, r4, r2
 8008480:	3b11      	subs	r3, #17
 8008482:	f023 0303 	bic.w	r3, r3, #3
 8008486:	3211      	adds	r2, #17
 8008488:	42a2      	cmp	r2, r4
 800848a:	bf88      	it	hi
 800848c:	2300      	movhi	r3, #0
 800848e:	4418      	add	r0, r3
 8008490:	2300      	movs	r3, #0
 8008492:	4288      	cmp	r0, r1
 8008494:	d305      	bcc.n	80084a2 <__copybits+0x40>
 8008496:	bd70      	pop	{r4, r5, r6, pc}
 8008498:	f853 6b04 	ldr.w	r6, [r3], #4
 800849c:	f845 6f04 	str.w	r6, [r5, #4]!
 80084a0:	e7eb      	b.n	800847a <__copybits+0x18>
 80084a2:	f840 3b04 	str.w	r3, [r0], #4
 80084a6:	e7f4      	b.n	8008492 <__copybits+0x30>

080084a8 <__any_on>:
 80084a8:	f100 0214 	add.w	r2, r0, #20
 80084ac:	6900      	ldr	r0, [r0, #16]
 80084ae:	114b      	asrs	r3, r1, #5
 80084b0:	4298      	cmp	r0, r3
 80084b2:	b510      	push	{r4, lr}
 80084b4:	db11      	blt.n	80084da <__any_on+0x32>
 80084b6:	dd0a      	ble.n	80084ce <__any_on+0x26>
 80084b8:	f011 011f 	ands.w	r1, r1, #31
 80084bc:	d007      	beq.n	80084ce <__any_on+0x26>
 80084be:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80084c2:	fa24 f001 	lsr.w	r0, r4, r1
 80084c6:	fa00 f101 	lsl.w	r1, r0, r1
 80084ca:	428c      	cmp	r4, r1
 80084cc:	d10b      	bne.n	80084e6 <__any_on+0x3e>
 80084ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d803      	bhi.n	80084de <__any_on+0x36>
 80084d6:	2000      	movs	r0, #0
 80084d8:	bd10      	pop	{r4, pc}
 80084da:	4603      	mov	r3, r0
 80084dc:	e7f7      	b.n	80084ce <__any_on+0x26>
 80084de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80084e2:	2900      	cmp	r1, #0
 80084e4:	d0f5      	beq.n	80084d2 <__any_on+0x2a>
 80084e6:	2001      	movs	r0, #1
 80084e8:	e7f6      	b.n	80084d8 <__any_on+0x30>

080084ea <_calloc_r>:
 80084ea:	b513      	push	{r0, r1, r4, lr}
 80084ec:	434a      	muls	r2, r1
 80084ee:	4611      	mov	r1, r2
 80084f0:	9201      	str	r2, [sp, #4]
 80084f2:	f000 f859 	bl	80085a8 <_malloc_r>
 80084f6:	4604      	mov	r4, r0
 80084f8:	b118      	cbz	r0, 8008502 <_calloc_r+0x18>
 80084fa:	9a01      	ldr	r2, [sp, #4]
 80084fc:	2100      	movs	r1, #0
 80084fe:	f7fc fb19 	bl	8004b34 <memset>
 8008502:	4620      	mov	r0, r4
 8008504:	b002      	add	sp, #8
 8008506:	bd10      	pop	{r4, pc}

08008508 <_free_r>:
 8008508:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800850a:	2900      	cmp	r1, #0
 800850c:	d048      	beq.n	80085a0 <_free_r+0x98>
 800850e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008512:	9001      	str	r0, [sp, #4]
 8008514:	2b00      	cmp	r3, #0
 8008516:	f1a1 0404 	sub.w	r4, r1, #4
 800851a:	bfb8      	it	lt
 800851c:	18e4      	addlt	r4, r4, r3
 800851e:	f001 f84f 	bl	80095c0 <__malloc_lock>
 8008522:	4a20      	ldr	r2, [pc, #128]	; (80085a4 <_free_r+0x9c>)
 8008524:	9801      	ldr	r0, [sp, #4]
 8008526:	6813      	ldr	r3, [r2, #0]
 8008528:	4615      	mov	r5, r2
 800852a:	b933      	cbnz	r3, 800853a <_free_r+0x32>
 800852c:	6063      	str	r3, [r4, #4]
 800852e:	6014      	str	r4, [r2, #0]
 8008530:	b003      	add	sp, #12
 8008532:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008536:	f001 b849 	b.w	80095cc <__malloc_unlock>
 800853a:	42a3      	cmp	r3, r4
 800853c:	d90b      	bls.n	8008556 <_free_r+0x4e>
 800853e:	6821      	ldr	r1, [r4, #0]
 8008540:	1862      	adds	r2, r4, r1
 8008542:	4293      	cmp	r3, r2
 8008544:	bf04      	itt	eq
 8008546:	681a      	ldreq	r2, [r3, #0]
 8008548:	685b      	ldreq	r3, [r3, #4]
 800854a:	6063      	str	r3, [r4, #4]
 800854c:	bf04      	itt	eq
 800854e:	1852      	addeq	r2, r2, r1
 8008550:	6022      	streq	r2, [r4, #0]
 8008552:	602c      	str	r4, [r5, #0]
 8008554:	e7ec      	b.n	8008530 <_free_r+0x28>
 8008556:	461a      	mov	r2, r3
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	b10b      	cbz	r3, 8008560 <_free_r+0x58>
 800855c:	42a3      	cmp	r3, r4
 800855e:	d9fa      	bls.n	8008556 <_free_r+0x4e>
 8008560:	6811      	ldr	r1, [r2, #0]
 8008562:	1855      	adds	r5, r2, r1
 8008564:	42a5      	cmp	r5, r4
 8008566:	d10b      	bne.n	8008580 <_free_r+0x78>
 8008568:	6824      	ldr	r4, [r4, #0]
 800856a:	4421      	add	r1, r4
 800856c:	1854      	adds	r4, r2, r1
 800856e:	42a3      	cmp	r3, r4
 8008570:	6011      	str	r1, [r2, #0]
 8008572:	d1dd      	bne.n	8008530 <_free_r+0x28>
 8008574:	681c      	ldr	r4, [r3, #0]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	6053      	str	r3, [r2, #4]
 800857a:	4421      	add	r1, r4
 800857c:	6011      	str	r1, [r2, #0]
 800857e:	e7d7      	b.n	8008530 <_free_r+0x28>
 8008580:	d902      	bls.n	8008588 <_free_r+0x80>
 8008582:	230c      	movs	r3, #12
 8008584:	6003      	str	r3, [r0, #0]
 8008586:	e7d3      	b.n	8008530 <_free_r+0x28>
 8008588:	6825      	ldr	r5, [r4, #0]
 800858a:	1961      	adds	r1, r4, r5
 800858c:	428b      	cmp	r3, r1
 800858e:	bf04      	itt	eq
 8008590:	6819      	ldreq	r1, [r3, #0]
 8008592:	685b      	ldreq	r3, [r3, #4]
 8008594:	6063      	str	r3, [r4, #4]
 8008596:	bf04      	itt	eq
 8008598:	1949      	addeq	r1, r1, r5
 800859a:	6021      	streq	r1, [r4, #0]
 800859c:	6054      	str	r4, [r2, #4]
 800859e:	e7c7      	b.n	8008530 <_free_r+0x28>
 80085a0:	b003      	add	sp, #12
 80085a2:	bd30      	pop	{r4, r5, pc}
 80085a4:	20000228 	.word	0x20000228

080085a8 <_malloc_r>:
 80085a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085aa:	1ccd      	adds	r5, r1, #3
 80085ac:	f025 0503 	bic.w	r5, r5, #3
 80085b0:	3508      	adds	r5, #8
 80085b2:	2d0c      	cmp	r5, #12
 80085b4:	bf38      	it	cc
 80085b6:	250c      	movcc	r5, #12
 80085b8:	2d00      	cmp	r5, #0
 80085ba:	4606      	mov	r6, r0
 80085bc:	db01      	blt.n	80085c2 <_malloc_r+0x1a>
 80085be:	42a9      	cmp	r1, r5
 80085c0:	d903      	bls.n	80085ca <_malloc_r+0x22>
 80085c2:	230c      	movs	r3, #12
 80085c4:	6033      	str	r3, [r6, #0]
 80085c6:	2000      	movs	r0, #0
 80085c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085ca:	f000 fff9 	bl	80095c0 <__malloc_lock>
 80085ce:	4921      	ldr	r1, [pc, #132]	; (8008654 <_malloc_r+0xac>)
 80085d0:	680a      	ldr	r2, [r1, #0]
 80085d2:	4614      	mov	r4, r2
 80085d4:	b99c      	cbnz	r4, 80085fe <_malloc_r+0x56>
 80085d6:	4f20      	ldr	r7, [pc, #128]	; (8008658 <_malloc_r+0xb0>)
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	b923      	cbnz	r3, 80085e6 <_malloc_r+0x3e>
 80085dc:	4621      	mov	r1, r4
 80085de:	4630      	mov	r0, r6
 80085e0:	f000 fcc8 	bl	8008f74 <_sbrk_r>
 80085e4:	6038      	str	r0, [r7, #0]
 80085e6:	4629      	mov	r1, r5
 80085e8:	4630      	mov	r0, r6
 80085ea:	f000 fcc3 	bl	8008f74 <_sbrk_r>
 80085ee:	1c43      	adds	r3, r0, #1
 80085f0:	d123      	bne.n	800863a <_malloc_r+0x92>
 80085f2:	230c      	movs	r3, #12
 80085f4:	6033      	str	r3, [r6, #0]
 80085f6:	4630      	mov	r0, r6
 80085f8:	f000 ffe8 	bl	80095cc <__malloc_unlock>
 80085fc:	e7e3      	b.n	80085c6 <_malloc_r+0x1e>
 80085fe:	6823      	ldr	r3, [r4, #0]
 8008600:	1b5b      	subs	r3, r3, r5
 8008602:	d417      	bmi.n	8008634 <_malloc_r+0x8c>
 8008604:	2b0b      	cmp	r3, #11
 8008606:	d903      	bls.n	8008610 <_malloc_r+0x68>
 8008608:	6023      	str	r3, [r4, #0]
 800860a:	441c      	add	r4, r3
 800860c:	6025      	str	r5, [r4, #0]
 800860e:	e004      	b.n	800861a <_malloc_r+0x72>
 8008610:	6863      	ldr	r3, [r4, #4]
 8008612:	42a2      	cmp	r2, r4
 8008614:	bf0c      	ite	eq
 8008616:	600b      	streq	r3, [r1, #0]
 8008618:	6053      	strne	r3, [r2, #4]
 800861a:	4630      	mov	r0, r6
 800861c:	f000 ffd6 	bl	80095cc <__malloc_unlock>
 8008620:	f104 000b 	add.w	r0, r4, #11
 8008624:	1d23      	adds	r3, r4, #4
 8008626:	f020 0007 	bic.w	r0, r0, #7
 800862a:	1ac2      	subs	r2, r0, r3
 800862c:	d0cc      	beq.n	80085c8 <_malloc_r+0x20>
 800862e:	1a1b      	subs	r3, r3, r0
 8008630:	50a3      	str	r3, [r4, r2]
 8008632:	e7c9      	b.n	80085c8 <_malloc_r+0x20>
 8008634:	4622      	mov	r2, r4
 8008636:	6864      	ldr	r4, [r4, #4]
 8008638:	e7cc      	b.n	80085d4 <_malloc_r+0x2c>
 800863a:	1cc4      	adds	r4, r0, #3
 800863c:	f024 0403 	bic.w	r4, r4, #3
 8008640:	42a0      	cmp	r0, r4
 8008642:	d0e3      	beq.n	800860c <_malloc_r+0x64>
 8008644:	1a21      	subs	r1, r4, r0
 8008646:	4630      	mov	r0, r6
 8008648:	f000 fc94 	bl	8008f74 <_sbrk_r>
 800864c:	3001      	adds	r0, #1
 800864e:	d1dd      	bne.n	800860c <_malloc_r+0x64>
 8008650:	e7cf      	b.n	80085f2 <_malloc_r+0x4a>
 8008652:	bf00      	nop
 8008654:	20000228 	.word	0x20000228
 8008658:	2000022c 	.word	0x2000022c

0800865c <__ssputs_r>:
 800865c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008660:	688e      	ldr	r6, [r1, #8]
 8008662:	429e      	cmp	r6, r3
 8008664:	4682      	mov	sl, r0
 8008666:	460c      	mov	r4, r1
 8008668:	4690      	mov	r8, r2
 800866a:	461f      	mov	r7, r3
 800866c:	d838      	bhi.n	80086e0 <__ssputs_r+0x84>
 800866e:	898a      	ldrh	r2, [r1, #12]
 8008670:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008674:	d032      	beq.n	80086dc <__ssputs_r+0x80>
 8008676:	6825      	ldr	r5, [r4, #0]
 8008678:	6909      	ldr	r1, [r1, #16]
 800867a:	eba5 0901 	sub.w	r9, r5, r1
 800867e:	6965      	ldr	r5, [r4, #20]
 8008680:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008684:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008688:	3301      	adds	r3, #1
 800868a:	444b      	add	r3, r9
 800868c:	106d      	asrs	r5, r5, #1
 800868e:	429d      	cmp	r5, r3
 8008690:	bf38      	it	cc
 8008692:	461d      	movcc	r5, r3
 8008694:	0553      	lsls	r3, r2, #21
 8008696:	d531      	bpl.n	80086fc <__ssputs_r+0xa0>
 8008698:	4629      	mov	r1, r5
 800869a:	f7ff ff85 	bl	80085a8 <_malloc_r>
 800869e:	4606      	mov	r6, r0
 80086a0:	b950      	cbnz	r0, 80086b8 <__ssputs_r+0x5c>
 80086a2:	230c      	movs	r3, #12
 80086a4:	f8ca 3000 	str.w	r3, [sl]
 80086a8:	89a3      	ldrh	r3, [r4, #12]
 80086aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086ae:	81a3      	strh	r3, [r4, #12]
 80086b0:	f04f 30ff 	mov.w	r0, #4294967295
 80086b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b8:	6921      	ldr	r1, [r4, #16]
 80086ba:	464a      	mov	r2, r9
 80086bc:	f7ff fa4c 	bl	8007b58 <memcpy>
 80086c0:	89a3      	ldrh	r3, [r4, #12]
 80086c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80086c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086ca:	81a3      	strh	r3, [r4, #12]
 80086cc:	6126      	str	r6, [r4, #16]
 80086ce:	6165      	str	r5, [r4, #20]
 80086d0:	444e      	add	r6, r9
 80086d2:	eba5 0509 	sub.w	r5, r5, r9
 80086d6:	6026      	str	r6, [r4, #0]
 80086d8:	60a5      	str	r5, [r4, #8]
 80086da:	463e      	mov	r6, r7
 80086dc:	42be      	cmp	r6, r7
 80086de:	d900      	bls.n	80086e2 <__ssputs_r+0x86>
 80086e0:	463e      	mov	r6, r7
 80086e2:	4632      	mov	r2, r6
 80086e4:	6820      	ldr	r0, [r4, #0]
 80086e6:	4641      	mov	r1, r8
 80086e8:	f000 ff50 	bl	800958c <memmove>
 80086ec:	68a3      	ldr	r3, [r4, #8]
 80086ee:	6822      	ldr	r2, [r4, #0]
 80086f0:	1b9b      	subs	r3, r3, r6
 80086f2:	4432      	add	r2, r6
 80086f4:	60a3      	str	r3, [r4, #8]
 80086f6:	6022      	str	r2, [r4, #0]
 80086f8:	2000      	movs	r0, #0
 80086fa:	e7db      	b.n	80086b4 <__ssputs_r+0x58>
 80086fc:	462a      	mov	r2, r5
 80086fe:	f000 ff6b 	bl	80095d8 <_realloc_r>
 8008702:	4606      	mov	r6, r0
 8008704:	2800      	cmp	r0, #0
 8008706:	d1e1      	bne.n	80086cc <__ssputs_r+0x70>
 8008708:	6921      	ldr	r1, [r4, #16]
 800870a:	4650      	mov	r0, sl
 800870c:	f7ff fefc 	bl	8008508 <_free_r>
 8008710:	e7c7      	b.n	80086a2 <__ssputs_r+0x46>
	...

08008714 <_svfiprintf_r>:
 8008714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008718:	4698      	mov	r8, r3
 800871a:	898b      	ldrh	r3, [r1, #12]
 800871c:	061b      	lsls	r3, r3, #24
 800871e:	b09d      	sub	sp, #116	; 0x74
 8008720:	4607      	mov	r7, r0
 8008722:	460d      	mov	r5, r1
 8008724:	4614      	mov	r4, r2
 8008726:	d50e      	bpl.n	8008746 <_svfiprintf_r+0x32>
 8008728:	690b      	ldr	r3, [r1, #16]
 800872a:	b963      	cbnz	r3, 8008746 <_svfiprintf_r+0x32>
 800872c:	2140      	movs	r1, #64	; 0x40
 800872e:	f7ff ff3b 	bl	80085a8 <_malloc_r>
 8008732:	6028      	str	r0, [r5, #0]
 8008734:	6128      	str	r0, [r5, #16]
 8008736:	b920      	cbnz	r0, 8008742 <_svfiprintf_r+0x2e>
 8008738:	230c      	movs	r3, #12
 800873a:	603b      	str	r3, [r7, #0]
 800873c:	f04f 30ff 	mov.w	r0, #4294967295
 8008740:	e0d1      	b.n	80088e6 <_svfiprintf_r+0x1d2>
 8008742:	2340      	movs	r3, #64	; 0x40
 8008744:	616b      	str	r3, [r5, #20]
 8008746:	2300      	movs	r3, #0
 8008748:	9309      	str	r3, [sp, #36]	; 0x24
 800874a:	2320      	movs	r3, #32
 800874c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008750:	f8cd 800c 	str.w	r8, [sp, #12]
 8008754:	2330      	movs	r3, #48	; 0x30
 8008756:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008900 <_svfiprintf_r+0x1ec>
 800875a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800875e:	f04f 0901 	mov.w	r9, #1
 8008762:	4623      	mov	r3, r4
 8008764:	469a      	mov	sl, r3
 8008766:	f813 2b01 	ldrb.w	r2, [r3], #1
 800876a:	b10a      	cbz	r2, 8008770 <_svfiprintf_r+0x5c>
 800876c:	2a25      	cmp	r2, #37	; 0x25
 800876e:	d1f9      	bne.n	8008764 <_svfiprintf_r+0x50>
 8008770:	ebba 0b04 	subs.w	fp, sl, r4
 8008774:	d00b      	beq.n	800878e <_svfiprintf_r+0x7a>
 8008776:	465b      	mov	r3, fp
 8008778:	4622      	mov	r2, r4
 800877a:	4629      	mov	r1, r5
 800877c:	4638      	mov	r0, r7
 800877e:	f7ff ff6d 	bl	800865c <__ssputs_r>
 8008782:	3001      	adds	r0, #1
 8008784:	f000 80aa 	beq.w	80088dc <_svfiprintf_r+0x1c8>
 8008788:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800878a:	445a      	add	r2, fp
 800878c:	9209      	str	r2, [sp, #36]	; 0x24
 800878e:	f89a 3000 	ldrb.w	r3, [sl]
 8008792:	2b00      	cmp	r3, #0
 8008794:	f000 80a2 	beq.w	80088dc <_svfiprintf_r+0x1c8>
 8008798:	2300      	movs	r3, #0
 800879a:	f04f 32ff 	mov.w	r2, #4294967295
 800879e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087a2:	f10a 0a01 	add.w	sl, sl, #1
 80087a6:	9304      	str	r3, [sp, #16]
 80087a8:	9307      	str	r3, [sp, #28]
 80087aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087ae:	931a      	str	r3, [sp, #104]	; 0x68
 80087b0:	4654      	mov	r4, sl
 80087b2:	2205      	movs	r2, #5
 80087b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087b8:	4851      	ldr	r0, [pc, #324]	; (8008900 <_svfiprintf_r+0x1ec>)
 80087ba:	f7f7 fd29 	bl	8000210 <memchr>
 80087be:	9a04      	ldr	r2, [sp, #16]
 80087c0:	b9d8      	cbnz	r0, 80087fa <_svfiprintf_r+0xe6>
 80087c2:	06d0      	lsls	r0, r2, #27
 80087c4:	bf44      	itt	mi
 80087c6:	2320      	movmi	r3, #32
 80087c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087cc:	0711      	lsls	r1, r2, #28
 80087ce:	bf44      	itt	mi
 80087d0:	232b      	movmi	r3, #43	; 0x2b
 80087d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087d6:	f89a 3000 	ldrb.w	r3, [sl]
 80087da:	2b2a      	cmp	r3, #42	; 0x2a
 80087dc:	d015      	beq.n	800880a <_svfiprintf_r+0xf6>
 80087de:	9a07      	ldr	r2, [sp, #28]
 80087e0:	4654      	mov	r4, sl
 80087e2:	2000      	movs	r0, #0
 80087e4:	f04f 0c0a 	mov.w	ip, #10
 80087e8:	4621      	mov	r1, r4
 80087ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087ee:	3b30      	subs	r3, #48	; 0x30
 80087f0:	2b09      	cmp	r3, #9
 80087f2:	d94e      	bls.n	8008892 <_svfiprintf_r+0x17e>
 80087f4:	b1b0      	cbz	r0, 8008824 <_svfiprintf_r+0x110>
 80087f6:	9207      	str	r2, [sp, #28]
 80087f8:	e014      	b.n	8008824 <_svfiprintf_r+0x110>
 80087fa:	eba0 0308 	sub.w	r3, r0, r8
 80087fe:	fa09 f303 	lsl.w	r3, r9, r3
 8008802:	4313      	orrs	r3, r2
 8008804:	9304      	str	r3, [sp, #16]
 8008806:	46a2      	mov	sl, r4
 8008808:	e7d2      	b.n	80087b0 <_svfiprintf_r+0x9c>
 800880a:	9b03      	ldr	r3, [sp, #12]
 800880c:	1d19      	adds	r1, r3, #4
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	9103      	str	r1, [sp, #12]
 8008812:	2b00      	cmp	r3, #0
 8008814:	bfbb      	ittet	lt
 8008816:	425b      	neglt	r3, r3
 8008818:	f042 0202 	orrlt.w	r2, r2, #2
 800881c:	9307      	strge	r3, [sp, #28]
 800881e:	9307      	strlt	r3, [sp, #28]
 8008820:	bfb8      	it	lt
 8008822:	9204      	strlt	r2, [sp, #16]
 8008824:	7823      	ldrb	r3, [r4, #0]
 8008826:	2b2e      	cmp	r3, #46	; 0x2e
 8008828:	d10c      	bne.n	8008844 <_svfiprintf_r+0x130>
 800882a:	7863      	ldrb	r3, [r4, #1]
 800882c:	2b2a      	cmp	r3, #42	; 0x2a
 800882e:	d135      	bne.n	800889c <_svfiprintf_r+0x188>
 8008830:	9b03      	ldr	r3, [sp, #12]
 8008832:	1d1a      	adds	r2, r3, #4
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	9203      	str	r2, [sp, #12]
 8008838:	2b00      	cmp	r3, #0
 800883a:	bfb8      	it	lt
 800883c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008840:	3402      	adds	r4, #2
 8008842:	9305      	str	r3, [sp, #20]
 8008844:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008910 <_svfiprintf_r+0x1fc>
 8008848:	7821      	ldrb	r1, [r4, #0]
 800884a:	2203      	movs	r2, #3
 800884c:	4650      	mov	r0, sl
 800884e:	f7f7 fcdf 	bl	8000210 <memchr>
 8008852:	b140      	cbz	r0, 8008866 <_svfiprintf_r+0x152>
 8008854:	2340      	movs	r3, #64	; 0x40
 8008856:	eba0 000a 	sub.w	r0, r0, sl
 800885a:	fa03 f000 	lsl.w	r0, r3, r0
 800885e:	9b04      	ldr	r3, [sp, #16]
 8008860:	4303      	orrs	r3, r0
 8008862:	3401      	adds	r4, #1
 8008864:	9304      	str	r3, [sp, #16]
 8008866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800886a:	4826      	ldr	r0, [pc, #152]	; (8008904 <_svfiprintf_r+0x1f0>)
 800886c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008870:	2206      	movs	r2, #6
 8008872:	f7f7 fccd 	bl	8000210 <memchr>
 8008876:	2800      	cmp	r0, #0
 8008878:	d038      	beq.n	80088ec <_svfiprintf_r+0x1d8>
 800887a:	4b23      	ldr	r3, [pc, #140]	; (8008908 <_svfiprintf_r+0x1f4>)
 800887c:	bb1b      	cbnz	r3, 80088c6 <_svfiprintf_r+0x1b2>
 800887e:	9b03      	ldr	r3, [sp, #12]
 8008880:	3307      	adds	r3, #7
 8008882:	f023 0307 	bic.w	r3, r3, #7
 8008886:	3308      	adds	r3, #8
 8008888:	9303      	str	r3, [sp, #12]
 800888a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800888c:	4433      	add	r3, r6
 800888e:	9309      	str	r3, [sp, #36]	; 0x24
 8008890:	e767      	b.n	8008762 <_svfiprintf_r+0x4e>
 8008892:	fb0c 3202 	mla	r2, ip, r2, r3
 8008896:	460c      	mov	r4, r1
 8008898:	2001      	movs	r0, #1
 800889a:	e7a5      	b.n	80087e8 <_svfiprintf_r+0xd4>
 800889c:	2300      	movs	r3, #0
 800889e:	3401      	adds	r4, #1
 80088a0:	9305      	str	r3, [sp, #20]
 80088a2:	4619      	mov	r1, r3
 80088a4:	f04f 0c0a 	mov.w	ip, #10
 80088a8:	4620      	mov	r0, r4
 80088aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088ae:	3a30      	subs	r2, #48	; 0x30
 80088b0:	2a09      	cmp	r2, #9
 80088b2:	d903      	bls.n	80088bc <_svfiprintf_r+0x1a8>
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d0c5      	beq.n	8008844 <_svfiprintf_r+0x130>
 80088b8:	9105      	str	r1, [sp, #20]
 80088ba:	e7c3      	b.n	8008844 <_svfiprintf_r+0x130>
 80088bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80088c0:	4604      	mov	r4, r0
 80088c2:	2301      	movs	r3, #1
 80088c4:	e7f0      	b.n	80088a8 <_svfiprintf_r+0x194>
 80088c6:	ab03      	add	r3, sp, #12
 80088c8:	9300      	str	r3, [sp, #0]
 80088ca:	462a      	mov	r2, r5
 80088cc:	4b0f      	ldr	r3, [pc, #60]	; (800890c <_svfiprintf_r+0x1f8>)
 80088ce:	a904      	add	r1, sp, #16
 80088d0:	4638      	mov	r0, r7
 80088d2:	f7fc f9d7 	bl	8004c84 <_printf_float>
 80088d6:	1c42      	adds	r2, r0, #1
 80088d8:	4606      	mov	r6, r0
 80088da:	d1d6      	bne.n	800888a <_svfiprintf_r+0x176>
 80088dc:	89ab      	ldrh	r3, [r5, #12]
 80088de:	065b      	lsls	r3, r3, #25
 80088e0:	f53f af2c 	bmi.w	800873c <_svfiprintf_r+0x28>
 80088e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088e6:	b01d      	add	sp, #116	; 0x74
 80088e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ec:	ab03      	add	r3, sp, #12
 80088ee:	9300      	str	r3, [sp, #0]
 80088f0:	462a      	mov	r2, r5
 80088f2:	4b06      	ldr	r3, [pc, #24]	; (800890c <_svfiprintf_r+0x1f8>)
 80088f4:	a904      	add	r1, sp, #16
 80088f6:	4638      	mov	r0, r7
 80088f8:	f7fc fc68 	bl	80051cc <_printf_i>
 80088fc:	e7eb      	b.n	80088d6 <_svfiprintf_r+0x1c2>
 80088fe:	bf00      	nop
 8008900:	0800a2ac 	.word	0x0800a2ac
 8008904:	0800a2b6 	.word	0x0800a2b6
 8008908:	08004c85 	.word	0x08004c85
 800890c:	0800865d 	.word	0x0800865d
 8008910:	0800a2b2 	.word	0x0800a2b2

08008914 <_sungetc_r>:
 8008914:	b538      	push	{r3, r4, r5, lr}
 8008916:	1c4b      	adds	r3, r1, #1
 8008918:	4614      	mov	r4, r2
 800891a:	d103      	bne.n	8008924 <_sungetc_r+0x10>
 800891c:	f04f 35ff 	mov.w	r5, #4294967295
 8008920:	4628      	mov	r0, r5
 8008922:	bd38      	pop	{r3, r4, r5, pc}
 8008924:	8993      	ldrh	r3, [r2, #12]
 8008926:	f023 0320 	bic.w	r3, r3, #32
 800892a:	8193      	strh	r3, [r2, #12]
 800892c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800892e:	6852      	ldr	r2, [r2, #4]
 8008930:	b2cd      	uxtb	r5, r1
 8008932:	b18b      	cbz	r3, 8008958 <_sungetc_r+0x44>
 8008934:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008936:	4293      	cmp	r3, r2
 8008938:	dd08      	ble.n	800894c <_sungetc_r+0x38>
 800893a:	6823      	ldr	r3, [r4, #0]
 800893c:	1e5a      	subs	r2, r3, #1
 800893e:	6022      	str	r2, [r4, #0]
 8008940:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008944:	6863      	ldr	r3, [r4, #4]
 8008946:	3301      	adds	r3, #1
 8008948:	6063      	str	r3, [r4, #4]
 800894a:	e7e9      	b.n	8008920 <_sungetc_r+0xc>
 800894c:	4621      	mov	r1, r4
 800894e:	f000 fbeb 	bl	8009128 <__submore>
 8008952:	2800      	cmp	r0, #0
 8008954:	d0f1      	beq.n	800893a <_sungetc_r+0x26>
 8008956:	e7e1      	b.n	800891c <_sungetc_r+0x8>
 8008958:	6921      	ldr	r1, [r4, #16]
 800895a:	6823      	ldr	r3, [r4, #0]
 800895c:	b151      	cbz	r1, 8008974 <_sungetc_r+0x60>
 800895e:	4299      	cmp	r1, r3
 8008960:	d208      	bcs.n	8008974 <_sungetc_r+0x60>
 8008962:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008966:	42a9      	cmp	r1, r5
 8008968:	d104      	bne.n	8008974 <_sungetc_r+0x60>
 800896a:	3b01      	subs	r3, #1
 800896c:	3201      	adds	r2, #1
 800896e:	6023      	str	r3, [r4, #0]
 8008970:	6062      	str	r2, [r4, #4]
 8008972:	e7d5      	b.n	8008920 <_sungetc_r+0xc>
 8008974:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008978:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800897c:	6363      	str	r3, [r4, #52]	; 0x34
 800897e:	2303      	movs	r3, #3
 8008980:	63a3      	str	r3, [r4, #56]	; 0x38
 8008982:	4623      	mov	r3, r4
 8008984:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008988:	6023      	str	r3, [r4, #0]
 800898a:	2301      	movs	r3, #1
 800898c:	e7dc      	b.n	8008948 <_sungetc_r+0x34>

0800898e <__ssrefill_r>:
 800898e:	b510      	push	{r4, lr}
 8008990:	460c      	mov	r4, r1
 8008992:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008994:	b169      	cbz	r1, 80089b2 <__ssrefill_r+0x24>
 8008996:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800899a:	4299      	cmp	r1, r3
 800899c:	d001      	beq.n	80089a2 <__ssrefill_r+0x14>
 800899e:	f7ff fdb3 	bl	8008508 <_free_r>
 80089a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089a4:	6063      	str	r3, [r4, #4]
 80089a6:	2000      	movs	r0, #0
 80089a8:	6360      	str	r0, [r4, #52]	; 0x34
 80089aa:	b113      	cbz	r3, 80089b2 <__ssrefill_r+0x24>
 80089ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80089ae:	6023      	str	r3, [r4, #0]
 80089b0:	bd10      	pop	{r4, pc}
 80089b2:	6923      	ldr	r3, [r4, #16]
 80089b4:	6023      	str	r3, [r4, #0]
 80089b6:	2300      	movs	r3, #0
 80089b8:	6063      	str	r3, [r4, #4]
 80089ba:	89a3      	ldrh	r3, [r4, #12]
 80089bc:	f043 0320 	orr.w	r3, r3, #32
 80089c0:	81a3      	strh	r3, [r4, #12]
 80089c2:	f04f 30ff 	mov.w	r0, #4294967295
 80089c6:	e7f3      	b.n	80089b0 <__ssrefill_r+0x22>

080089c8 <__ssvfiscanf_r>:
 80089c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089cc:	460c      	mov	r4, r1
 80089ce:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80089d2:	2100      	movs	r1, #0
 80089d4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80089d8:	49b2      	ldr	r1, [pc, #712]	; (8008ca4 <__ssvfiscanf_r+0x2dc>)
 80089da:	91a0      	str	r1, [sp, #640]	; 0x280
 80089dc:	f10d 0804 	add.w	r8, sp, #4
 80089e0:	49b1      	ldr	r1, [pc, #708]	; (8008ca8 <__ssvfiscanf_r+0x2e0>)
 80089e2:	4fb2      	ldr	r7, [pc, #712]	; (8008cac <__ssvfiscanf_r+0x2e4>)
 80089e4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8008cb0 <__ssvfiscanf_r+0x2e8>
 80089e8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80089ec:	4606      	mov	r6, r0
 80089ee:	91a1      	str	r1, [sp, #644]	; 0x284
 80089f0:	9300      	str	r3, [sp, #0]
 80089f2:	f892 a000 	ldrb.w	sl, [r2]
 80089f6:	f1ba 0f00 	cmp.w	sl, #0
 80089fa:	f000 8151 	beq.w	8008ca0 <__ssvfiscanf_r+0x2d8>
 80089fe:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8008a02:	f013 0308 	ands.w	r3, r3, #8
 8008a06:	f102 0501 	add.w	r5, r2, #1
 8008a0a:	d019      	beq.n	8008a40 <__ssvfiscanf_r+0x78>
 8008a0c:	6863      	ldr	r3, [r4, #4]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	dd0f      	ble.n	8008a32 <__ssvfiscanf_r+0x6a>
 8008a12:	6823      	ldr	r3, [r4, #0]
 8008a14:	781a      	ldrb	r2, [r3, #0]
 8008a16:	5cba      	ldrb	r2, [r7, r2]
 8008a18:	0712      	lsls	r2, r2, #28
 8008a1a:	d401      	bmi.n	8008a20 <__ssvfiscanf_r+0x58>
 8008a1c:	462a      	mov	r2, r5
 8008a1e:	e7e8      	b.n	80089f2 <__ssvfiscanf_r+0x2a>
 8008a20:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008a22:	3201      	adds	r2, #1
 8008a24:	9245      	str	r2, [sp, #276]	; 0x114
 8008a26:	6862      	ldr	r2, [r4, #4]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	3a01      	subs	r2, #1
 8008a2c:	6062      	str	r2, [r4, #4]
 8008a2e:	6023      	str	r3, [r4, #0]
 8008a30:	e7ec      	b.n	8008a0c <__ssvfiscanf_r+0x44>
 8008a32:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008a34:	4621      	mov	r1, r4
 8008a36:	4630      	mov	r0, r6
 8008a38:	4798      	blx	r3
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	d0e9      	beq.n	8008a12 <__ssvfiscanf_r+0x4a>
 8008a3e:	e7ed      	b.n	8008a1c <__ssvfiscanf_r+0x54>
 8008a40:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8008a44:	f040 8083 	bne.w	8008b4e <__ssvfiscanf_r+0x186>
 8008a48:	9341      	str	r3, [sp, #260]	; 0x104
 8008a4a:	9343      	str	r3, [sp, #268]	; 0x10c
 8008a4c:	7853      	ldrb	r3, [r2, #1]
 8008a4e:	2b2a      	cmp	r3, #42	; 0x2a
 8008a50:	bf02      	ittt	eq
 8008a52:	2310      	moveq	r3, #16
 8008a54:	1c95      	addeq	r5, r2, #2
 8008a56:	9341      	streq	r3, [sp, #260]	; 0x104
 8008a58:	220a      	movs	r2, #10
 8008a5a:	46ab      	mov	fp, r5
 8008a5c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8008a60:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8008a64:	2b09      	cmp	r3, #9
 8008a66:	d91d      	bls.n	8008aa4 <__ssvfiscanf_r+0xdc>
 8008a68:	4891      	ldr	r0, [pc, #580]	; (8008cb0 <__ssvfiscanf_r+0x2e8>)
 8008a6a:	2203      	movs	r2, #3
 8008a6c:	f7f7 fbd0 	bl	8000210 <memchr>
 8008a70:	b140      	cbz	r0, 8008a84 <__ssvfiscanf_r+0xbc>
 8008a72:	2301      	movs	r3, #1
 8008a74:	eba0 0009 	sub.w	r0, r0, r9
 8008a78:	fa03 f000 	lsl.w	r0, r3, r0
 8008a7c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008a7e:	4318      	orrs	r0, r3
 8008a80:	9041      	str	r0, [sp, #260]	; 0x104
 8008a82:	465d      	mov	r5, fp
 8008a84:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008a88:	2b78      	cmp	r3, #120	; 0x78
 8008a8a:	d806      	bhi.n	8008a9a <__ssvfiscanf_r+0xd2>
 8008a8c:	2b57      	cmp	r3, #87	; 0x57
 8008a8e:	d810      	bhi.n	8008ab2 <__ssvfiscanf_r+0xea>
 8008a90:	2b25      	cmp	r3, #37	; 0x25
 8008a92:	d05c      	beq.n	8008b4e <__ssvfiscanf_r+0x186>
 8008a94:	d856      	bhi.n	8008b44 <__ssvfiscanf_r+0x17c>
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d074      	beq.n	8008b84 <__ssvfiscanf_r+0x1bc>
 8008a9a:	2303      	movs	r3, #3
 8008a9c:	9347      	str	r3, [sp, #284]	; 0x11c
 8008a9e:	230a      	movs	r3, #10
 8008aa0:	9342      	str	r3, [sp, #264]	; 0x108
 8008aa2:	e081      	b.n	8008ba8 <__ssvfiscanf_r+0x1e0>
 8008aa4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008aa6:	fb02 1303 	mla	r3, r2, r3, r1
 8008aaa:	3b30      	subs	r3, #48	; 0x30
 8008aac:	9343      	str	r3, [sp, #268]	; 0x10c
 8008aae:	465d      	mov	r5, fp
 8008ab0:	e7d3      	b.n	8008a5a <__ssvfiscanf_r+0x92>
 8008ab2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8008ab6:	2a20      	cmp	r2, #32
 8008ab8:	d8ef      	bhi.n	8008a9a <__ssvfiscanf_r+0xd2>
 8008aba:	a101      	add	r1, pc, #4	; (adr r1, 8008ac0 <__ssvfiscanf_r+0xf8>)
 8008abc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008ac0:	08008b93 	.word	0x08008b93
 8008ac4:	08008a9b 	.word	0x08008a9b
 8008ac8:	08008a9b 	.word	0x08008a9b
 8008acc:	08008bf1 	.word	0x08008bf1
 8008ad0:	08008a9b 	.word	0x08008a9b
 8008ad4:	08008a9b 	.word	0x08008a9b
 8008ad8:	08008a9b 	.word	0x08008a9b
 8008adc:	08008a9b 	.word	0x08008a9b
 8008ae0:	08008a9b 	.word	0x08008a9b
 8008ae4:	08008a9b 	.word	0x08008a9b
 8008ae8:	08008a9b 	.word	0x08008a9b
 8008aec:	08008c07 	.word	0x08008c07
 8008af0:	08008bdd 	.word	0x08008bdd
 8008af4:	08008b4b 	.word	0x08008b4b
 8008af8:	08008b4b 	.word	0x08008b4b
 8008afc:	08008b4b 	.word	0x08008b4b
 8008b00:	08008a9b 	.word	0x08008a9b
 8008b04:	08008be1 	.word	0x08008be1
 8008b08:	08008a9b 	.word	0x08008a9b
 8008b0c:	08008a9b 	.word	0x08008a9b
 8008b10:	08008a9b 	.word	0x08008a9b
 8008b14:	08008a9b 	.word	0x08008a9b
 8008b18:	08008c17 	.word	0x08008c17
 8008b1c:	08008be9 	.word	0x08008be9
 8008b20:	08008b8b 	.word	0x08008b8b
 8008b24:	08008a9b 	.word	0x08008a9b
 8008b28:	08008a9b 	.word	0x08008a9b
 8008b2c:	08008c13 	.word	0x08008c13
 8008b30:	08008a9b 	.word	0x08008a9b
 8008b34:	08008bdd 	.word	0x08008bdd
 8008b38:	08008a9b 	.word	0x08008a9b
 8008b3c:	08008a9b 	.word	0x08008a9b
 8008b40:	08008b93 	.word	0x08008b93
 8008b44:	3b45      	subs	r3, #69	; 0x45
 8008b46:	2b02      	cmp	r3, #2
 8008b48:	d8a7      	bhi.n	8008a9a <__ssvfiscanf_r+0xd2>
 8008b4a:	2305      	movs	r3, #5
 8008b4c:	e02b      	b.n	8008ba6 <__ssvfiscanf_r+0x1de>
 8008b4e:	6863      	ldr	r3, [r4, #4]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	dd0d      	ble.n	8008b70 <__ssvfiscanf_r+0x1a8>
 8008b54:	6823      	ldr	r3, [r4, #0]
 8008b56:	781a      	ldrb	r2, [r3, #0]
 8008b58:	4552      	cmp	r2, sl
 8008b5a:	f040 80a1 	bne.w	8008ca0 <__ssvfiscanf_r+0x2d8>
 8008b5e:	3301      	adds	r3, #1
 8008b60:	6862      	ldr	r2, [r4, #4]
 8008b62:	6023      	str	r3, [r4, #0]
 8008b64:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8008b66:	3a01      	subs	r2, #1
 8008b68:	3301      	adds	r3, #1
 8008b6a:	6062      	str	r2, [r4, #4]
 8008b6c:	9345      	str	r3, [sp, #276]	; 0x114
 8008b6e:	e755      	b.n	8008a1c <__ssvfiscanf_r+0x54>
 8008b70:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008b72:	4621      	mov	r1, r4
 8008b74:	4630      	mov	r0, r6
 8008b76:	4798      	blx	r3
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	d0eb      	beq.n	8008b54 <__ssvfiscanf_r+0x18c>
 8008b7c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	f040 8084 	bne.w	8008c8c <__ssvfiscanf_r+0x2c4>
 8008b84:	f04f 30ff 	mov.w	r0, #4294967295
 8008b88:	e086      	b.n	8008c98 <__ssvfiscanf_r+0x2d0>
 8008b8a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008b8c:	f042 0220 	orr.w	r2, r2, #32
 8008b90:	9241      	str	r2, [sp, #260]	; 0x104
 8008b92:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008b94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b98:	9241      	str	r2, [sp, #260]	; 0x104
 8008b9a:	2210      	movs	r2, #16
 8008b9c:	2b6f      	cmp	r3, #111	; 0x6f
 8008b9e:	9242      	str	r2, [sp, #264]	; 0x108
 8008ba0:	bf34      	ite	cc
 8008ba2:	2303      	movcc	r3, #3
 8008ba4:	2304      	movcs	r3, #4
 8008ba6:	9347      	str	r3, [sp, #284]	; 0x11c
 8008ba8:	6863      	ldr	r3, [r4, #4]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	dd41      	ble.n	8008c32 <__ssvfiscanf_r+0x26a>
 8008bae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008bb0:	0659      	lsls	r1, r3, #25
 8008bb2:	d404      	bmi.n	8008bbe <__ssvfiscanf_r+0x1f6>
 8008bb4:	6823      	ldr	r3, [r4, #0]
 8008bb6:	781a      	ldrb	r2, [r3, #0]
 8008bb8:	5cba      	ldrb	r2, [r7, r2]
 8008bba:	0712      	lsls	r2, r2, #28
 8008bbc:	d440      	bmi.n	8008c40 <__ssvfiscanf_r+0x278>
 8008bbe:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8008bc0:	2b02      	cmp	r3, #2
 8008bc2:	dc4f      	bgt.n	8008c64 <__ssvfiscanf_r+0x29c>
 8008bc4:	466b      	mov	r3, sp
 8008bc6:	4622      	mov	r2, r4
 8008bc8:	a941      	add	r1, sp, #260	; 0x104
 8008bca:	4630      	mov	r0, r6
 8008bcc:	f000 f874 	bl	8008cb8 <_scanf_chars>
 8008bd0:	2801      	cmp	r0, #1
 8008bd2:	d065      	beq.n	8008ca0 <__ssvfiscanf_r+0x2d8>
 8008bd4:	2802      	cmp	r0, #2
 8008bd6:	f47f af21 	bne.w	8008a1c <__ssvfiscanf_r+0x54>
 8008bda:	e7cf      	b.n	8008b7c <__ssvfiscanf_r+0x1b4>
 8008bdc:	220a      	movs	r2, #10
 8008bde:	e7dd      	b.n	8008b9c <__ssvfiscanf_r+0x1d4>
 8008be0:	2300      	movs	r3, #0
 8008be2:	9342      	str	r3, [sp, #264]	; 0x108
 8008be4:	2303      	movs	r3, #3
 8008be6:	e7de      	b.n	8008ba6 <__ssvfiscanf_r+0x1de>
 8008be8:	2308      	movs	r3, #8
 8008bea:	9342      	str	r3, [sp, #264]	; 0x108
 8008bec:	2304      	movs	r3, #4
 8008bee:	e7da      	b.n	8008ba6 <__ssvfiscanf_r+0x1de>
 8008bf0:	4629      	mov	r1, r5
 8008bf2:	4640      	mov	r0, r8
 8008bf4:	f000 f9ce 	bl	8008f94 <__sccl>
 8008bf8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008bfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bfe:	9341      	str	r3, [sp, #260]	; 0x104
 8008c00:	4605      	mov	r5, r0
 8008c02:	2301      	movs	r3, #1
 8008c04:	e7cf      	b.n	8008ba6 <__ssvfiscanf_r+0x1de>
 8008c06:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c0c:	9341      	str	r3, [sp, #260]	; 0x104
 8008c0e:	2300      	movs	r3, #0
 8008c10:	e7c9      	b.n	8008ba6 <__ssvfiscanf_r+0x1de>
 8008c12:	2302      	movs	r3, #2
 8008c14:	e7c7      	b.n	8008ba6 <__ssvfiscanf_r+0x1de>
 8008c16:	9841      	ldr	r0, [sp, #260]	; 0x104
 8008c18:	06c3      	lsls	r3, r0, #27
 8008c1a:	f53f aeff 	bmi.w	8008a1c <__ssvfiscanf_r+0x54>
 8008c1e:	9b00      	ldr	r3, [sp, #0]
 8008c20:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008c22:	1d19      	adds	r1, r3, #4
 8008c24:	9100      	str	r1, [sp, #0]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	07c0      	lsls	r0, r0, #31
 8008c2a:	bf4c      	ite	mi
 8008c2c:	801a      	strhmi	r2, [r3, #0]
 8008c2e:	601a      	strpl	r2, [r3, #0]
 8008c30:	e6f4      	b.n	8008a1c <__ssvfiscanf_r+0x54>
 8008c32:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008c34:	4621      	mov	r1, r4
 8008c36:	4630      	mov	r0, r6
 8008c38:	4798      	blx	r3
 8008c3a:	2800      	cmp	r0, #0
 8008c3c:	d0b7      	beq.n	8008bae <__ssvfiscanf_r+0x1e6>
 8008c3e:	e79d      	b.n	8008b7c <__ssvfiscanf_r+0x1b4>
 8008c40:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008c42:	3201      	adds	r2, #1
 8008c44:	9245      	str	r2, [sp, #276]	; 0x114
 8008c46:	6862      	ldr	r2, [r4, #4]
 8008c48:	3a01      	subs	r2, #1
 8008c4a:	2a00      	cmp	r2, #0
 8008c4c:	6062      	str	r2, [r4, #4]
 8008c4e:	dd02      	ble.n	8008c56 <__ssvfiscanf_r+0x28e>
 8008c50:	3301      	adds	r3, #1
 8008c52:	6023      	str	r3, [r4, #0]
 8008c54:	e7ae      	b.n	8008bb4 <__ssvfiscanf_r+0x1ec>
 8008c56:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008c58:	4621      	mov	r1, r4
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	4798      	blx	r3
 8008c5e:	2800      	cmp	r0, #0
 8008c60:	d0a8      	beq.n	8008bb4 <__ssvfiscanf_r+0x1ec>
 8008c62:	e78b      	b.n	8008b7c <__ssvfiscanf_r+0x1b4>
 8008c64:	2b04      	cmp	r3, #4
 8008c66:	dc06      	bgt.n	8008c76 <__ssvfiscanf_r+0x2ae>
 8008c68:	466b      	mov	r3, sp
 8008c6a:	4622      	mov	r2, r4
 8008c6c:	a941      	add	r1, sp, #260	; 0x104
 8008c6e:	4630      	mov	r0, r6
 8008c70:	f000 f87a 	bl	8008d68 <_scanf_i>
 8008c74:	e7ac      	b.n	8008bd0 <__ssvfiscanf_r+0x208>
 8008c76:	4b0f      	ldr	r3, [pc, #60]	; (8008cb4 <__ssvfiscanf_r+0x2ec>)
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	f43f aecf 	beq.w	8008a1c <__ssvfiscanf_r+0x54>
 8008c7e:	466b      	mov	r3, sp
 8008c80:	4622      	mov	r2, r4
 8008c82:	a941      	add	r1, sp, #260	; 0x104
 8008c84:	4630      	mov	r0, r6
 8008c86:	f7fc fbc7 	bl	8005418 <_scanf_float>
 8008c8a:	e7a1      	b.n	8008bd0 <__ssvfiscanf_r+0x208>
 8008c8c:	89a3      	ldrh	r3, [r4, #12]
 8008c8e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008c92:	bf18      	it	ne
 8008c94:	f04f 30ff 	movne.w	r0, #4294967295
 8008c98:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8008c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ca0:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008ca2:	e7f9      	b.n	8008c98 <__ssvfiscanf_r+0x2d0>
 8008ca4:	08008915 	.word	0x08008915
 8008ca8:	0800898f 	.word	0x0800898f
 8008cac:	08009f39 	.word	0x08009f39
 8008cb0:	0800a2b2 	.word	0x0800a2b2
 8008cb4:	08005419 	.word	0x08005419

08008cb8 <_scanf_chars>:
 8008cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cbc:	4615      	mov	r5, r2
 8008cbe:	688a      	ldr	r2, [r1, #8]
 8008cc0:	4680      	mov	r8, r0
 8008cc2:	460c      	mov	r4, r1
 8008cc4:	b932      	cbnz	r2, 8008cd4 <_scanf_chars+0x1c>
 8008cc6:	698a      	ldr	r2, [r1, #24]
 8008cc8:	2a00      	cmp	r2, #0
 8008cca:	bf0c      	ite	eq
 8008ccc:	2201      	moveq	r2, #1
 8008cce:	f04f 32ff 	movne.w	r2, #4294967295
 8008cd2:	608a      	str	r2, [r1, #8]
 8008cd4:	6822      	ldr	r2, [r4, #0]
 8008cd6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8008d64 <_scanf_chars+0xac>
 8008cda:	06d1      	lsls	r1, r2, #27
 8008cdc:	bf5f      	itttt	pl
 8008cde:	681a      	ldrpl	r2, [r3, #0]
 8008ce0:	1d11      	addpl	r1, r2, #4
 8008ce2:	6019      	strpl	r1, [r3, #0]
 8008ce4:	6816      	ldrpl	r6, [r2, #0]
 8008ce6:	2700      	movs	r7, #0
 8008ce8:	69a0      	ldr	r0, [r4, #24]
 8008cea:	b188      	cbz	r0, 8008d10 <_scanf_chars+0x58>
 8008cec:	2801      	cmp	r0, #1
 8008cee:	d107      	bne.n	8008d00 <_scanf_chars+0x48>
 8008cf0:	682b      	ldr	r3, [r5, #0]
 8008cf2:	781a      	ldrb	r2, [r3, #0]
 8008cf4:	6963      	ldr	r3, [r4, #20]
 8008cf6:	5c9b      	ldrb	r3, [r3, r2]
 8008cf8:	b953      	cbnz	r3, 8008d10 <_scanf_chars+0x58>
 8008cfa:	bb27      	cbnz	r7, 8008d46 <_scanf_chars+0x8e>
 8008cfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d00:	2802      	cmp	r0, #2
 8008d02:	d120      	bne.n	8008d46 <_scanf_chars+0x8e>
 8008d04:	682b      	ldr	r3, [r5, #0]
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	f813 3009 	ldrb.w	r3, [r3, r9]
 8008d0c:	071b      	lsls	r3, r3, #28
 8008d0e:	d41a      	bmi.n	8008d46 <_scanf_chars+0x8e>
 8008d10:	6823      	ldr	r3, [r4, #0]
 8008d12:	06da      	lsls	r2, r3, #27
 8008d14:	bf5e      	ittt	pl
 8008d16:	682b      	ldrpl	r3, [r5, #0]
 8008d18:	781b      	ldrbpl	r3, [r3, #0]
 8008d1a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008d1e:	682a      	ldr	r2, [r5, #0]
 8008d20:	686b      	ldr	r3, [r5, #4]
 8008d22:	3201      	adds	r2, #1
 8008d24:	602a      	str	r2, [r5, #0]
 8008d26:	68a2      	ldr	r2, [r4, #8]
 8008d28:	3b01      	subs	r3, #1
 8008d2a:	3a01      	subs	r2, #1
 8008d2c:	606b      	str	r3, [r5, #4]
 8008d2e:	3701      	adds	r7, #1
 8008d30:	60a2      	str	r2, [r4, #8]
 8008d32:	b142      	cbz	r2, 8008d46 <_scanf_chars+0x8e>
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	dcd7      	bgt.n	8008ce8 <_scanf_chars+0x30>
 8008d38:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008d3c:	4629      	mov	r1, r5
 8008d3e:	4640      	mov	r0, r8
 8008d40:	4798      	blx	r3
 8008d42:	2800      	cmp	r0, #0
 8008d44:	d0d0      	beq.n	8008ce8 <_scanf_chars+0x30>
 8008d46:	6823      	ldr	r3, [r4, #0]
 8008d48:	f013 0310 	ands.w	r3, r3, #16
 8008d4c:	d105      	bne.n	8008d5a <_scanf_chars+0xa2>
 8008d4e:	68e2      	ldr	r2, [r4, #12]
 8008d50:	3201      	adds	r2, #1
 8008d52:	60e2      	str	r2, [r4, #12]
 8008d54:	69a2      	ldr	r2, [r4, #24]
 8008d56:	b102      	cbz	r2, 8008d5a <_scanf_chars+0xa2>
 8008d58:	7033      	strb	r3, [r6, #0]
 8008d5a:	6923      	ldr	r3, [r4, #16]
 8008d5c:	441f      	add	r7, r3
 8008d5e:	6127      	str	r7, [r4, #16]
 8008d60:	2000      	movs	r0, #0
 8008d62:	e7cb      	b.n	8008cfc <_scanf_chars+0x44>
 8008d64:	08009f39 	.word	0x08009f39

08008d68 <_scanf_i>:
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	4698      	mov	r8, r3
 8008d6e:	4b74      	ldr	r3, [pc, #464]	; (8008f40 <_scanf_i+0x1d8>)
 8008d70:	460c      	mov	r4, r1
 8008d72:	4682      	mov	sl, r0
 8008d74:	4616      	mov	r6, r2
 8008d76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008d7a:	b087      	sub	sp, #28
 8008d7c:	ab03      	add	r3, sp, #12
 8008d7e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008d82:	4b70      	ldr	r3, [pc, #448]	; (8008f44 <_scanf_i+0x1dc>)
 8008d84:	69a1      	ldr	r1, [r4, #24]
 8008d86:	4a70      	ldr	r2, [pc, #448]	; (8008f48 <_scanf_i+0x1e0>)
 8008d88:	2903      	cmp	r1, #3
 8008d8a:	bf18      	it	ne
 8008d8c:	461a      	movne	r2, r3
 8008d8e:	68a3      	ldr	r3, [r4, #8]
 8008d90:	9201      	str	r2, [sp, #4]
 8008d92:	1e5a      	subs	r2, r3, #1
 8008d94:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008d98:	bf88      	it	hi
 8008d9a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008d9e:	4627      	mov	r7, r4
 8008da0:	bf82      	ittt	hi
 8008da2:	eb03 0905 	addhi.w	r9, r3, r5
 8008da6:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008daa:	60a3      	strhi	r3, [r4, #8]
 8008dac:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008db0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8008db4:	bf98      	it	ls
 8008db6:	f04f 0900 	movls.w	r9, #0
 8008dba:	6023      	str	r3, [r4, #0]
 8008dbc:	463d      	mov	r5, r7
 8008dbe:	f04f 0b00 	mov.w	fp, #0
 8008dc2:	6831      	ldr	r1, [r6, #0]
 8008dc4:	ab03      	add	r3, sp, #12
 8008dc6:	7809      	ldrb	r1, [r1, #0]
 8008dc8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008dcc:	2202      	movs	r2, #2
 8008dce:	f7f7 fa1f 	bl	8000210 <memchr>
 8008dd2:	b328      	cbz	r0, 8008e20 <_scanf_i+0xb8>
 8008dd4:	f1bb 0f01 	cmp.w	fp, #1
 8008dd8:	d159      	bne.n	8008e8e <_scanf_i+0x126>
 8008dda:	6862      	ldr	r2, [r4, #4]
 8008ddc:	b92a      	cbnz	r2, 8008dea <_scanf_i+0x82>
 8008dde:	6822      	ldr	r2, [r4, #0]
 8008de0:	2308      	movs	r3, #8
 8008de2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008de6:	6063      	str	r3, [r4, #4]
 8008de8:	6022      	str	r2, [r4, #0]
 8008dea:	6822      	ldr	r2, [r4, #0]
 8008dec:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008df0:	6022      	str	r2, [r4, #0]
 8008df2:	68a2      	ldr	r2, [r4, #8]
 8008df4:	1e51      	subs	r1, r2, #1
 8008df6:	60a1      	str	r1, [r4, #8]
 8008df8:	b192      	cbz	r2, 8008e20 <_scanf_i+0xb8>
 8008dfa:	6832      	ldr	r2, [r6, #0]
 8008dfc:	1c51      	adds	r1, r2, #1
 8008dfe:	6031      	str	r1, [r6, #0]
 8008e00:	7812      	ldrb	r2, [r2, #0]
 8008e02:	f805 2b01 	strb.w	r2, [r5], #1
 8008e06:	6872      	ldr	r2, [r6, #4]
 8008e08:	3a01      	subs	r2, #1
 8008e0a:	2a00      	cmp	r2, #0
 8008e0c:	6072      	str	r2, [r6, #4]
 8008e0e:	dc07      	bgt.n	8008e20 <_scanf_i+0xb8>
 8008e10:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8008e14:	4631      	mov	r1, r6
 8008e16:	4650      	mov	r0, sl
 8008e18:	4790      	blx	r2
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	f040 8085 	bne.w	8008f2a <_scanf_i+0x1c2>
 8008e20:	f10b 0b01 	add.w	fp, fp, #1
 8008e24:	f1bb 0f03 	cmp.w	fp, #3
 8008e28:	d1cb      	bne.n	8008dc2 <_scanf_i+0x5a>
 8008e2a:	6863      	ldr	r3, [r4, #4]
 8008e2c:	b90b      	cbnz	r3, 8008e32 <_scanf_i+0xca>
 8008e2e:	230a      	movs	r3, #10
 8008e30:	6063      	str	r3, [r4, #4]
 8008e32:	6863      	ldr	r3, [r4, #4]
 8008e34:	4945      	ldr	r1, [pc, #276]	; (8008f4c <_scanf_i+0x1e4>)
 8008e36:	6960      	ldr	r0, [r4, #20]
 8008e38:	1ac9      	subs	r1, r1, r3
 8008e3a:	f000 f8ab 	bl	8008f94 <__sccl>
 8008e3e:	f04f 0b00 	mov.w	fp, #0
 8008e42:	68a3      	ldr	r3, [r4, #8]
 8008e44:	6822      	ldr	r2, [r4, #0]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d03d      	beq.n	8008ec6 <_scanf_i+0x15e>
 8008e4a:	6831      	ldr	r1, [r6, #0]
 8008e4c:	6960      	ldr	r0, [r4, #20]
 8008e4e:	f891 c000 	ldrb.w	ip, [r1]
 8008e52:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008e56:	2800      	cmp	r0, #0
 8008e58:	d035      	beq.n	8008ec6 <_scanf_i+0x15e>
 8008e5a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8008e5e:	d124      	bne.n	8008eaa <_scanf_i+0x142>
 8008e60:	0510      	lsls	r0, r2, #20
 8008e62:	d522      	bpl.n	8008eaa <_scanf_i+0x142>
 8008e64:	f10b 0b01 	add.w	fp, fp, #1
 8008e68:	f1b9 0f00 	cmp.w	r9, #0
 8008e6c:	d003      	beq.n	8008e76 <_scanf_i+0x10e>
 8008e6e:	3301      	adds	r3, #1
 8008e70:	f109 39ff 	add.w	r9, r9, #4294967295
 8008e74:	60a3      	str	r3, [r4, #8]
 8008e76:	6873      	ldr	r3, [r6, #4]
 8008e78:	3b01      	subs	r3, #1
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	6073      	str	r3, [r6, #4]
 8008e7e:	dd1b      	ble.n	8008eb8 <_scanf_i+0x150>
 8008e80:	6833      	ldr	r3, [r6, #0]
 8008e82:	3301      	adds	r3, #1
 8008e84:	6033      	str	r3, [r6, #0]
 8008e86:	68a3      	ldr	r3, [r4, #8]
 8008e88:	3b01      	subs	r3, #1
 8008e8a:	60a3      	str	r3, [r4, #8]
 8008e8c:	e7d9      	b.n	8008e42 <_scanf_i+0xda>
 8008e8e:	f1bb 0f02 	cmp.w	fp, #2
 8008e92:	d1ae      	bne.n	8008df2 <_scanf_i+0x8a>
 8008e94:	6822      	ldr	r2, [r4, #0]
 8008e96:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8008e9a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008e9e:	d1bf      	bne.n	8008e20 <_scanf_i+0xb8>
 8008ea0:	2310      	movs	r3, #16
 8008ea2:	6063      	str	r3, [r4, #4]
 8008ea4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ea8:	e7a2      	b.n	8008df0 <_scanf_i+0x88>
 8008eaa:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8008eae:	6022      	str	r2, [r4, #0]
 8008eb0:	780b      	ldrb	r3, [r1, #0]
 8008eb2:	f805 3b01 	strb.w	r3, [r5], #1
 8008eb6:	e7de      	b.n	8008e76 <_scanf_i+0x10e>
 8008eb8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008ebc:	4631      	mov	r1, r6
 8008ebe:	4650      	mov	r0, sl
 8008ec0:	4798      	blx	r3
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	d0df      	beq.n	8008e86 <_scanf_i+0x11e>
 8008ec6:	6823      	ldr	r3, [r4, #0]
 8008ec8:	05d9      	lsls	r1, r3, #23
 8008eca:	d50d      	bpl.n	8008ee8 <_scanf_i+0x180>
 8008ecc:	42bd      	cmp	r5, r7
 8008ece:	d909      	bls.n	8008ee4 <_scanf_i+0x17c>
 8008ed0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008ed4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ed8:	4632      	mov	r2, r6
 8008eda:	4650      	mov	r0, sl
 8008edc:	4798      	blx	r3
 8008ede:	f105 39ff 	add.w	r9, r5, #4294967295
 8008ee2:	464d      	mov	r5, r9
 8008ee4:	42bd      	cmp	r5, r7
 8008ee6:	d028      	beq.n	8008f3a <_scanf_i+0x1d2>
 8008ee8:	6822      	ldr	r2, [r4, #0]
 8008eea:	f012 0210 	ands.w	r2, r2, #16
 8008eee:	d113      	bne.n	8008f18 <_scanf_i+0x1b0>
 8008ef0:	702a      	strb	r2, [r5, #0]
 8008ef2:	6863      	ldr	r3, [r4, #4]
 8008ef4:	9e01      	ldr	r6, [sp, #4]
 8008ef6:	4639      	mov	r1, r7
 8008ef8:	4650      	mov	r0, sl
 8008efa:	47b0      	blx	r6
 8008efc:	f8d8 3000 	ldr.w	r3, [r8]
 8008f00:	6821      	ldr	r1, [r4, #0]
 8008f02:	1d1a      	adds	r2, r3, #4
 8008f04:	f8c8 2000 	str.w	r2, [r8]
 8008f08:	f011 0f20 	tst.w	r1, #32
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	d00f      	beq.n	8008f30 <_scanf_i+0x1c8>
 8008f10:	6018      	str	r0, [r3, #0]
 8008f12:	68e3      	ldr	r3, [r4, #12]
 8008f14:	3301      	adds	r3, #1
 8008f16:	60e3      	str	r3, [r4, #12]
 8008f18:	1bed      	subs	r5, r5, r7
 8008f1a:	44ab      	add	fp, r5
 8008f1c:	6925      	ldr	r5, [r4, #16]
 8008f1e:	445d      	add	r5, fp
 8008f20:	6125      	str	r5, [r4, #16]
 8008f22:	2000      	movs	r0, #0
 8008f24:	b007      	add	sp, #28
 8008f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f2a:	f04f 0b00 	mov.w	fp, #0
 8008f2e:	e7ca      	b.n	8008ec6 <_scanf_i+0x15e>
 8008f30:	07ca      	lsls	r2, r1, #31
 8008f32:	bf4c      	ite	mi
 8008f34:	8018      	strhmi	r0, [r3, #0]
 8008f36:	6018      	strpl	r0, [r3, #0]
 8008f38:	e7eb      	b.n	8008f12 <_scanf_i+0x1aa>
 8008f3a:	2001      	movs	r0, #1
 8008f3c:	e7f2      	b.n	8008f24 <_scanf_i+0x1bc>
 8008f3e:	bf00      	nop
 8008f40:	08009e84 	.word	0x08009e84
 8008f44:	08009125 	.word	0x08009125
 8008f48:	080066e1 	.word	0x080066e1
 8008f4c:	0800a2d6 	.word	0x0800a2d6

08008f50 <_read_r>:
 8008f50:	b538      	push	{r3, r4, r5, lr}
 8008f52:	4d07      	ldr	r5, [pc, #28]	; (8008f70 <_read_r+0x20>)
 8008f54:	4604      	mov	r4, r0
 8008f56:	4608      	mov	r0, r1
 8008f58:	4611      	mov	r1, r2
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	602a      	str	r2, [r5, #0]
 8008f5e:	461a      	mov	r2, r3
 8008f60:	f7f9 f902 	bl	8002168 <_read>
 8008f64:	1c43      	adds	r3, r0, #1
 8008f66:	d102      	bne.n	8008f6e <_read_r+0x1e>
 8008f68:	682b      	ldr	r3, [r5, #0]
 8008f6a:	b103      	cbz	r3, 8008f6e <_read_r+0x1e>
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	bd38      	pop	{r3, r4, r5, pc}
 8008f70:	20007f04 	.word	0x20007f04

08008f74 <_sbrk_r>:
 8008f74:	b538      	push	{r3, r4, r5, lr}
 8008f76:	4d06      	ldr	r5, [pc, #24]	; (8008f90 <_sbrk_r+0x1c>)
 8008f78:	2300      	movs	r3, #0
 8008f7a:	4604      	mov	r4, r0
 8008f7c:	4608      	mov	r0, r1
 8008f7e:	602b      	str	r3, [r5, #0]
 8008f80:	f7f9 f960 	bl	8002244 <_sbrk>
 8008f84:	1c43      	adds	r3, r0, #1
 8008f86:	d102      	bne.n	8008f8e <_sbrk_r+0x1a>
 8008f88:	682b      	ldr	r3, [r5, #0]
 8008f8a:	b103      	cbz	r3, 8008f8e <_sbrk_r+0x1a>
 8008f8c:	6023      	str	r3, [r4, #0]
 8008f8e:	bd38      	pop	{r3, r4, r5, pc}
 8008f90:	20007f04 	.word	0x20007f04

08008f94 <__sccl>:
 8008f94:	b570      	push	{r4, r5, r6, lr}
 8008f96:	780b      	ldrb	r3, [r1, #0]
 8008f98:	4604      	mov	r4, r0
 8008f9a:	2b5e      	cmp	r3, #94	; 0x5e
 8008f9c:	bf0b      	itete	eq
 8008f9e:	784b      	ldrbeq	r3, [r1, #1]
 8008fa0:	1c48      	addne	r0, r1, #1
 8008fa2:	1c88      	addeq	r0, r1, #2
 8008fa4:	2200      	movne	r2, #0
 8008fa6:	bf08      	it	eq
 8008fa8:	2201      	moveq	r2, #1
 8008faa:	1e61      	subs	r1, r4, #1
 8008fac:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8008fb0:	f801 2f01 	strb.w	r2, [r1, #1]!
 8008fb4:	42a9      	cmp	r1, r5
 8008fb6:	d1fb      	bne.n	8008fb0 <__sccl+0x1c>
 8008fb8:	b90b      	cbnz	r3, 8008fbe <__sccl+0x2a>
 8008fba:	3801      	subs	r0, #1
 8008fbc:	bd70      	pop	{r4, r5, r6, pc}
 8008fbe:	f082 0101 	eor.w	r1, r2, #1
 8008fc2:	54e1      	strb	r1, [r4, r3]
 8008fc4:	1c42      	adds	r2, r0, #1
 8008fc6:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8008fca:	2d2d      	cmp	r5, #45	; 0x2d
 8008fcc:	f102 36ff 	add.w	r6, r2, #4294967295
 8008fd0:	4610      	mov	r0, r2
 8008fd2:	d006      	beq.n	8008fe2 <__sccl+0x4e>
 8008fd4:	2d5d      	cmp	r5, #93	; 0x5d
 8008fd6:	d0f1      	beq.n	8008fbc <__sccl+0x28>
 8008fd8:	b90d      	cbnz	r5, 8008fde <__sccl+0x4a>
 8008fda:	4630      	mov	r0, r6
 8008fdc:	e7ee      	b.n	8008fbc <__sccl+0x28>
 8008fde:	462b      	mov	r3, r5
 8008fe0:	e7ef      	b.n	8008fc2 <__sccl+0x2e>
 8008fe2:	7816      	ldrb	r6, [r2, #0]
 8008fe4:	2e5d      	cmp	r6, #93	; 0x5d
 8008fe6:	d0fa      	beq.n	8008fde <__sccl+0x4a>
 8008fe8:	42b3      	cmp	r3, r6
 8008fea:	dcf8      	bgt.n	8008fde <__sccl+0x4a>
 8008fec:	4618      	mov	r0, r3
 8008fee:	3001      	adds	r0, #1
 8008ff0:	4286      	cmp	r6, r0
 8008ff2:	5421      	strb	r1, [r4, r0]
 8008ff4:	dcfb      	bgt.n	8008fee <__sccl+0x5a>
 8008ff6:	43d8      	mvns	r0, r3
 8008ff8:	4430      	add	r0, r6
 8008ffa:	1c5d      	adds	r5, r3, #1
 8008ffc:	42b3      	cmp	r3, r6
 8008ffe:	bfa8      	it	ge
 8009000:	2000      	movge	r0, #0
 8009002:	182b      	adds	r3, r5, r0
 8009004:	3202      	adds	r2, #2
 8009006:	e7de      	b.n	8008fc6 <__sccl+0x32>

08009008 <strncmp>:
 8009008:	b510      	push	{r4, lr}
 800900a:	b16a      	cbz	r2, 8009028 <strncmp+0x20>
 800900c:	3901      	subs	r1, #1
 800900e:	1884      	adds	r4, r0, r2
 8009010:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009014:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009018:	4293      	cmp	r3, r2
 800901a:	d103      	bne.n	8009024 <strncmp+0x1c>
 800901c:	42a0      	cmp	r0, r4
 800901e:	d001      	beq.n	8009024 <strncmp+0x1c>
 8009020:	2b00      	cmp	r3, #0
 8009022:	d1f5      	bne.n	8009010 <strncmp+0x8>
 8009024:	1a98      	subs	r0, r3, r2
 8009026:	bd10      	pop	{r4, pc}
 8009028:	4610      	mov	r0, r2
 800902a:	e7fc      	b.n	8009026 <strncmp+0x1e>

0800902c <_strtoul_l.isra.0>:
 800902c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009030:	4e3b      	ldr	r6, [pc, #236]	; (8009120 <_strtoul_l.isra.0+0xf4>)
 8009032:	4686      	mov	lr, r0
 8009034:	468c      	mov	ip, r1
 8009036:	4660      	mov	r0, ip
 8009038:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800903c:	5da5      	ldrb	r5, [r4, r6]
 800903e:	f015 0508 	ands.w	r5, r5, #8
 8009042:	d1f8      	bne.n	8009036 <_strtoul_l.isra.0+0xa>
 8009044:	2c2d      	cmp	r4, #45	; 0x2d
 8009046:	d134      	bne.n	80090b2 <_strtoul_l.isra.0+0x86>
 8009048:	f89c 4000 	ldrb.w	r4, [ip]
 800904c:	f04f 0801 	mov.w	r8, #1
 8009050:	f100 0c02 	add.w	ip, r0, #2
 8009054:	2b00      	cmp	r3, #0
 8009056:	d05e      	beq.n	8009116 <_strtoul_l.isra.0+0xea>
 8009058:	2b10      	cmp	r3, #16
 800905a:	d10c      	bne.n	8009076 <_strtoul_l.isra.0+0x4a>
 800905c:	2c30      	cmp	r4, #48	; 0x30
 800905e:	d10a      	bne.n	8009076 <_strtoul_l.isra.0+0x4a>
 8009060:	f89c 0000 	ldrb.w	r0, [ip]
 8009064:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8009068:	2858      	cmp	r0, #88	; 0x58
 800906a:	d14f      	bne.n	800910c <_strtoul_l.isra.0+0xe0>
 800906c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8009070:	2310      	movs	r3, #16
 8009072:	f10c 0c02 	add.w	ip, ip, #2
 8009076:	f04f 37ff 	mov.w	r7, #4294967295
 800907a:	2500      	movs	r5, #0
 800907c:	fbb7 f7f3 	udiv	r7, r7, r3
 8009080:	fb03 f907 	mul.w	r9, r3, r7
 8009084:	ea6f 0909 	mvn.w	r9, r9
 8009088:	4628      	mov	r0, r5
 800908a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800908e:	2e09      	cmp	r6, #9
 8009090:	d818      	bhi.n	80090c4 <_strtoul_l.isra.0+0x98>
 8009092:	4634      	mov	r4, r6
 8009094:	42a3      	cmp	r3, r4
 8009096:	dd24      	ble.n	80090e2 <_strtoul_l.isra.0+0xb6>
 8009098:	2d00      	cmp	r5, #0
 800909a:	db1f      	blt.n	80090dc <_strtoul_l.isra.0+0xb0>
 800909c:	4287      	cmp	r7, r0
 800909e:	d31d      	bcc.n	80090dc <_strtoul_l.isra.0+0xb0>
 80090a0:	d101      	bne.n	80090a6 <_strtoul_l.isra.0+0x7a>
 80090a2:	45a1      	cmp	r9, r4
 80090a4:	db1a      	blt.n	80090dc <_strtoul_l.isra.0+0xb0>
 80090a6:	fb00 4003 	mla	r0, r0, r3, r4
 80090aa:	2501      	movs	r5, #1
 80090ac:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80090b0:	e7eb      	b.n	800908a <_strtoul_l.isra.0+0x5e>
 80090b2:	2c2b      	cmp	r4, #43	; 0x2b
 80090b4:	bf08      	it	eq
 80090b6:	f89c 4000 	ldrbeq.w	r4, [ip]
 80090ba:	46a8      	mov	r8, r5
 80090bc:	bf08      	it	eq
 80090be:	f100 0c02 	addeq.w	ip, r0, #2
 80090c2:	e7c7      	b.n	8009054 <_strtoul_l.isra.0+0x28>
 80090c4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80090c8:	2e19      	cmp	r6, #25
 80090ca:	d801      	bhi.n	80090d0 <_strtoul_l.isra.0+0xa4>
 80090cc:	3c37      	subs	r4, #55	; 0x37
 80090ce:	e7e1      	b.n	8009094 <_strtoul_l.isra.0+0x68>
 80090d0:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80090d4:	2e19      	cmp	r6, #25
 80090d6:	d804      	bhi.n	80090e2 <_strtoul_l.isra.0+0xb6>
 80090d8:	3c57      	subs	r4, #87	; 0x57
 80090da:	e7db      	b.n	8009094 <_strtoul_l.isra.0+0x68>
 80090dc:	f04f 35ff 	mov.w	r5, #4294967295
 80090e0:	e7e4      	b.n	80090ac <_strtoul_l.isra.0+0x80>
 80090e2:	2d00      	cmp	r5, #0
 80090e4:	da07      	bge.n	80090f6 <_strtoul_l.isra.0+0xca>
 80090e6:	2322      	movs	r3, #34	; 0x22
 80090e8:	f8ce 3000 	str.w	r3, [lr]
 80090ec:	f04f 30ff 	mov.w	r0, #4294967295
 80090f0:	b942      	cbnz	r2, 8009104 <_strtoul_l.isra.0+0xd8>
 80090f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80090f6:	f1b8 0f00 	cmp.w	r8, #0
 80090fa:	d000      	beq.n	80090fe <_strtoul_l.isra.0+0xd2>
 80090fc:	4240      	negs	r0, r0
 80090fe:	2a00      	cmp	r2, #0
 8009100:	d0f7      	beq.n	80090f2 <_strtoul_l.isra.0+0xc6>
 8009102:	b10d      	cbz	r5, 8009108 <_strtoul_l.isra.0+0xdc>
 8009104:	f10c 31ff 	add.w	r1, ip, #4294967295
 8009108:	6011      	str	r1, [r2, #0]
 800910a:	e7f2      	b.n	80090f2 <_strtoul_l.isra.0+0xc6>
 800910c:	2430      	movs	r4, #48	; 0x30
 800910e:	2b00      	cmp	r3, #0
 8009110:	d1b1      	bne.n	8009076 <_strtoul_l.isra.0+0x4a>
 8009112:	2308      	movs	r3, #8
 8009114:	e7af      	b.n	8009076 <_strtoul_l.isra.0+0x4a>
 8009116:	2c30      	cmp	r4, #48	; 0x30
 8009118:	d0a2      	beq.n	8009060 <_strtoul_l.isra.0+0x34>
 800911a:	230a      	movs	r3, #10
 800911c:	e7ab      	b.n	8009076 <_strtoul_l.isra.0+0x4a>
 800911e:	bf00      	nop
 8009120:	08009f39 	.word	0x08009f39

08009124 <_strtoul_r>:
 8009124:	f7ff bf82 	b.w	800902c <_strtoul_l.isra.0>

08009128 <__submore>:
 8009128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800912c:	460c      	mov	r4, r1
 800912e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009130:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009134:	4299      	cmp	r1, r3
 8009136:	d11d      	bne.n	8009174 <__submore+0x4c>
 8009138:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800913c:	f7ff fa34 	bl	80085a8 <_malloc_r>
 8009140:	b918      	cbnz	r0, 800914a <__submore+0x22>
 8009142:	f04f 30ff 	mov.w	r0, #4294967295
 8009146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800914a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800914e:	63a3      	str	r3, [r4, #56]	; 0x38
 8009150:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009154:	6360      	str	r0, [r4, #52]	; 0x34
 8009156:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800915a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800915e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8009162:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009166:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800916a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800916e:	6020      	str	r0, [r4, #0]
 8009170:	2000      	movs	r0, #0
 8009172:	e7e8      	b.n	8009146 <__submore+0x1e>
 8009174:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009176:	0077      	lsls	r7, r6, #1
 8009178:	463a      	mov	r2, r7
 800917a:	f000 fa2d 	bl	80095d8 <_realloc_r>
 800917e:	4605      	mov	r5, r0
 8009180:	2800      	cmp	r0, #0
 8009182:	d0de      	beq.n	8009142 <__submore+0x1a>
 8009184:	eb00 0806 	add.w	r8, r0, r6
 8009188:	4601      	mov	r1, r0
 800918a:	4632      	mov	r2, r6
 800918c:	4640      	mov	r0, r8
 800918e:	f7fe fce3 	bl	8007b58 <memcpy>
 8009192:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8009196:	f8c4 8000 	str.w	r8, [r4]
 800919a:	e7e9      	b.n	8009170 <__submore+0x48>

0800919c <__ascii_wctomb>:
 800919c:	b149      	cbz	r1, 80091b2 <__ascii_wctomb+0x16>
 800919e:	2aff      	cmp	r2, #255	; 0xff
 80091a0:	bf85      	ittet	hi
 80091a2:	238a      	movhi	r3, #138	; 0x8a
 80091a4:	6003      	strhi	r3, [r0, #0]
 80091a6:	700a      	strbls	r2, [r1, #0]
 80091a8:	f04f 30ff 	movhi.w	r0, #4294967295
 80091ac:	bf98      	it	ls
 80091ae:	2001      	movls	r0, #1
 80091b0:	4770      	bx	lr
 80091b2:	4608      	mov	r0, r1
 80091b4:	4770      	bx	lr
	...

080091b8 <__assert_func>:
 80091b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091ba:	4614      	mov	r4, r2
 80091bc:	461a      	mov	r2, r3
 80091be:	4b09      	ldr	r3, [pc, #36]	; (80091e4 <__assert_func+0x2c>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4605      	mov	r5, r0
 80091c4:	68d8      	ldr	r0, [r3, #12]
 80091c6:	b14c      	cbz	r4, 80091dc <__assert_func+0x24>
 80091c8:	4b07      	ldr	r3, [pc, #28]	; (80091e8 <__assert_func+0x30>)
 80091ca:	9100      	str	r1, [sp, #0]
 80091cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091d0:	4906      	ldr	r1, [pc, #24]	; (80091ec <__assert_func+0x34>)
 80091d2:	462b      	mov	r3, r5
 80091d4:	f000 f9a6 	bl	8009524 <fiprintf>
 80091d8:	f000 fc3e 	bl	8009a58 <abort>
 80091dc:	4b04      	ldr	r3, [pc, #16]	; (80091f0 <__assert_func+0x38>)
 80091de:	461c      	mov	r4, r3
 80091e0:	e7f3      	b.n	80091ca <__assert_func+0x12>
 80091e2:	bf00      	nop
 80091e4:	2000002c 	.word	0x2000002c
 80091e8:	0800a2d8 	.word	0x0800a2d8
 80091ec:	0800a2e5 	.word	0x0800a2e5
 80091f0:	0800a313 	.word	0x0800a313

080091f4 <__sflush_r>:
 80091f4:	898a      	ldrh	r2, [r1, #12]
 80091f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091fa:	4605      	mov	r5, r0
 80091fc:	0710      	lsls	r0, r2, #28
 80091fe:	460c      	mov	r4, r1
 8009200:	d458      	bmi.n	80092b4 <__sflush_r+0xc0>
 8009202:	684b      	ldr	r3, [r1, #4]
 8009204:	2b00      	cmp	r3, #0
 8009206:	dc05      	bgt.n	8009214 <__sflush_r+0x20>
 8009208:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800920a:	2b00      	cmp	r3, #0
 800920c:	dc02      	bgt.n	8009214 <__sflush_r+0x20>
 800920e:	2000      	movs	r0, #0
 8009210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009214:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009216:	2e00      	cmp	r6, #0
 8009218:	d0f9      	beq.n	800920e <__sflush_r+0x1a>
 800921a:	2300      	movs	r3, #0
 800921c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009220:	682f      	ldr	r7, [r5, #0]
 8009222:	602b      	str	r3, [r5, #0]
 8009224:	d032      	beq.n	800928c <__sflush_r+0x98>
 8009226:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009228:	89a3      	ldrh	r3, [r4, #12]
 800922a:	075a      	lsls	r2, r3, #29
 800922c:	d505      	bpl.n	800923a <__sflush_r+0x46>
 800922e:	6863      	ldr	r3, [r4, #4]
 8009230:	1ac0      	subs	r0, r0, r3
 8009232:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009234:	b10b      	cbz	r3, 800923a <__sflush_r+0x46>
 8009236:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009238:	1ac0      	subs	r0, r0, r3
 800923a:	2300      	movs	r3, #0
 800923c:	4602      	mov	r2, r0
 800923e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009240:	6a21      	ldr	r1, [r4, #32]
 8009242:	4628      	mov	r0, r5
 8009244:	47b0      	blx	r6
 8009246:	1c43      	adds	r3, r0, #1
 8009248:	89a3      	ldrh	r3, [r4, #12]
 800924a:	d106      	bne.n	800925a <__sflush_r+0x66>
 800924c:	6829      	ldr	r1, [r5, #0]
 800924e:	291d      	cmp	r1, #29
 8009250:	d82c      	bhi.n	80092ac <__sflush_r+0xb8>
 8009252:	4a2a      	ldr	r2, [pc, #168]	; (80092fc <__sflush_r+0x108>)
 8009254:	40ca      	lsrs	r2, r1
 8009256:	07d6      	lsls	r6, r2, #31
 8009258:	d528      	bpl.n	80092ac <__sflush_r+0xb8>
 800925a:	2200      	movs	r2, #0
 800925c:	6062      	str	r2, [r4, #4]
 800925e:	04d9      	lsls	r1, r3, #19
 8009260:	6922      	ldr	r2, [r4, #16]
 8009262:	6022      	str	r2, [r4, #0]
 8009264:	d504      	bpl.n	8009270 <__sflush_r+0x7c>
 8009266:	1c42      	adds	r2, r0, #1
 8009268:	d101      	bne.n	800926e <__sflush_r+0x7a>
 800926a:	682b      	ldr	r3, [r5, #0]
 800926c:	b903      	cbnz	r3, 8009270 <__sflush_r+0x7c>
 800926e:	6560      	str	r0, [r4, #84]	; 0x54
 8009270:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009272:	602f      	str	r7, [r5, #0]
 8009274:	2900      	cmp	r1, #0
 8009276:	d0ca      	beq.n	800920e <__sflush_r+0x1a>
 8009278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800927c:	4299      	cmp	r1, r3
 800927e:	d002      	beq.n	8009286 <__sflush_r+0x92>
 8009280:	4628      	mov	r0, r5
 8009282:	f7ff f941 	bl	8008508 <_free_r>
 8009286:	2000      	movs	r0, #0
 8009288:	6360      	str	r0, [r4, #52]	; 0x34
 800928a:	e7c1      	b.n	8009210 <__sflush_r+0x1c>
 800928c:	6a21      	ldr	r1, [r4, #32]
 800928e:	2301      	movs	r3, #1
 8009290:	4628      	mov	r0, r5
 8009292:	47b0      	blx	r6
 8009294:	1c41      	adds	r1, r0, #1
 8009296:	d1c7      	bne.n	8009228 <__sflush_r+0x34>
 8009298:	682b      	ldr	r3, [r5, #0]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d0c4      	beq.n	8009228 <__sflush_r+0x34>
 800929e:	2b1d      	cmp	r3, #29
 80092a0:	d001      	beq.n	80092a6 <__sflush_r+0xb2>
 80092a2:	2b16      	cmp	r3, #22
 80092a4:	d101      	bne.n	80092aa <__sflush_r+0xb6>
 80092a6:	602f      	str	r7, [r5, #0]
 80092a8:	e7b1      	b.n	800920e <__sflush_r+0x1a>
 80092aa:	89a3      	ldrh	r3, [r4, #12]
 80092ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092b0:	81a3      	strh	r3, [r4, #12]
 80092b2:	e7ad      	b.n	8009210 <__sflush_r+0x1c>
 80092b4:	690f      	ldr	r7, [r1, #16]
 80092b6:	2f00      	cmp	r7, #0
 80092b8:	d0a9      	beq.n	800920e <__sflush_r+0x1a>
 80092ba:	0793      	lsls	r3, r2, #30
 80092bc:	680e      	ldr	r6, [r1, #0]
 80092be:	bf08      	it	eq
 80092c0:	694b      	ldreq	r3, [r1, #20]
 80092c2:	600f      	str	r7, [r1, #0]
 80092c4:	bf18      	it	ne
 80092c6:	2300      	movne	r3, #0
 80092c8:	eba6 0807 	sub.w	r8, r6, r7
 80092cc:	608b      	str	r3, [r1, #8]
 80092ce:	f1b8 0f00 	cmp.w	r8, #0
 80092d2:	dd9c      	ble.n	800920e <__sflush_r+0x1a>
 80092d4:	6a21      	ldr	r1, [r4, #32]
 80092d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092d8:	4643      	mov	r3, r8
 80092da:	463a      	mov	r2, r7
 80092dc:	4628      	mov	r0, r5
 80092de:	47b0      	blx	r6
 80092e0:	2800      	cmp	r0, #0
 80092e2:	dc06      	bgt.n	80092f2 <__sflush_r+0xfe>
 80092e4:	89a3      	ldrh	r3, [r4, #12]
 80092e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092ea:	81a3      	strh	r3, [r4, #12]
 80092ec:	f04f 30ff 	mov.w	r0, #4294967295
 80092f0:	e78e      	b.n	8009210 <__sflush_r+0x1c>
 80092f2:	4407      	add	r7, r0
 80092f4:	eba8 0800 	sub.w	r8, r8, r0
 80092f8:	e7e9      	b.n	80092ce <__sflush_r+0xda>
 80092fa:	bf00      	nop
 80092fc:	20400001 	.word	0x20400001

08009300 <_fflush_r>:
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	690b      	ldr	r3, [r1, #16]
 8009304:	4605      	mov	r5, r0
 8009306:	460c      	mov	r4, r1
 8009308:	b913      	cbnz	r3, 8009310 <_fflush_r+0x10>
 800930a:	2500      	movs	r5, #0
 800930c:	4628      	mov	r0, r5
 800930e:	bd38      	pop	{r3, r4, r5, pc}
 8009310:	b118      	cbz	r0, 800931a <_fflush_r+0x1a>
 8009312:	6983      	ldr	r3, [r0, #24]
 8009314:	b90b      	cbnz	r3, 800931a <_fflush_r+0x1a>
 8009316:	f000 f887 	bl	8009428 <__sinit>
 800931a:	4b14      	ldr	r3, [pc, #80]	; (800936c <_fflush_r+0x6c>)
 800931c:	429c      	cmp	r4, r3
 800931e:	d11b      	bne.n	8009358 <_fflush_r+0x58>
 8009320:	686c      	ldr	r4, [r5, #4]
 8009322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d0ef      	beq.n	800930a <_fflush_r+0xa>
 800932a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800932c:	07d0      	lsls	r0, r2, #31
 800932e:	d404      	bmi.n	800933a <_fflush_r+0x3a>
 8009330:	0599      	lsls	r1, r3, #22
 8009332:	d402      	bmi.n	800933a <_fflush_r+0x3a>
 8009334:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009336:	f000 f927 	bl	8009588 <__retarget_lock_acquire_recursive>
 800933a:	4628      	mov	r0, r5
 800933c:	4621      	mov	r1, r4
 800933e:	f7ff ff59 	bl	80091f4 <__sflush_r>
 8009342:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009344:	07da      	lsls	r2, r3, #31
 8009346:	4605      	mov	r5, r0
 8009348:	d4e0      	bmi.n	800930c <_fflush_r+0xc>
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	059b      	lsls	r3, r3, #22
 800934e:	d4dd      	bmi.n	800930c <_fflush_r+0xc>
 8009350:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009352:	f000 f91a 	bl	800958a <__retarget_lock_release_recursive>
 8009356:	e7d9      	b.n	800930c <_fflush_r+0xc>
 8009358:	4b05      	ldr	r3, [pc, #20]	; (8009370 <_fflush_r+0x70>)
 800935a:	429c      	cmp	r4, r3
 800935c:	d101      	bne.n	8009362 <_fflush_r+0x62>
 800935e:	68ac      	ldr	r4, [r5, #8]
 8009360:	e7df      	b.n	8009322 <_fflush_r+0x22>
 8009362:	4b04      	ldr	r3, [pc, #16]	; (8009374 <_fflush_r+0x74>)
 8009364:	429c      	cmp	r4, r3
 8009366:	bf08      	it	eq
 8009368:	68ec      	ldreq	r4, [r5, #12]
 800936a:	e7da      	b.n	8009322 <_fflush_r+0x22>
 800936c:	0800a334 	.word	0x0800a334
 8009370:	0800a354 	.word	0x0800a354
 8009374:	0800a314 	.word	0x0800a314

08009378 <std>:
 8009378:	2300      	movs	r3, #0
 800937a:	b510      	push	{r4, lr}
 800937c:	4604      	mov	r4, r0
 800937e:	e9c0 3300 	strd	r3, r3, [r0]
 8009382:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009386:	6083      	str	r3, [r0, #8]
 8009388:	8181      	strh	r1, [r0, #12]
 800938a:	6643      	str	r3, [r0, #100]	; 0x64
 800938c:	81c2      	strh	r2, [r0, #14]
 800938e:	6183      	str	r3, [r0, #24]
 8009390:	4619      	mov	r1, r3
 8009392:	2208      	movs	r2, #8
 8009394:	305c      	adds	r0, #92	; 0x5c
 8009396:	f7fb fbcd 	bl	8004b34 <memset>
 800939a:	4b05      	ldr	r3, [pc, #20]	; (80093b0 <std+0x38>)
 800939c:	6263      	str	r3, [r4, #36]	; 0x24
 800939e:	4b05      	ldr	r3, [pc, #20]	; (80093b4 <std+0x3c>)
 80093a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80093a2:	4b05      	ldr	r3, [pc, #20]	; (80093b8 <std+0x40>)
 80093a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093a6:	4b05      	ldr	r3, [pc, #20]	; (80093bc <std+0x44>)
 80093a8:	6224      	str	r4, [r4, #32]
 80093aa:	6323      	str	r3, [r4, #48]	; 0x30
 80093ac:	bd10      	pop	{r4, pc}
 80093ae:	bf00      	nop
 80093b0:	080058dd 	.word	0x080058dd
 80093b4:	08005903 	.word	0x08005903
 80093b8:	0800593b 	.word	0x0800593b
 80093bc:	0800595f 	.word	0x0800595f

080093c0 <_cleanup_r>:
 80093c0:	4901      	ldr	r1, [pc, #4]	; (80093c8 <_cleanup_r+0x8>)
 80093c2:	f000 b8c1 	b.w	8009548 <_fwalk_reent>
 80093c6:	bf00      	nop
 80093c8:	08009301 	.word	0x08009301

080093cc <__sfmoreglue>:
 80093cc:	b570      	push	{r4, r5, r6, lr}
 80093ce:	1e4a      	subs	r2, r1, #1
 80093d0:	2568      	movs	r5, #104	; 0x68
 80093d2:	4355      	muls	r5, r2
 80093d4:	460e      	mov	r6, r1
 80093d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80093da:	f7ff f8e5 	bl	80085a8 <_malloc_r>
 80093de:	4604      	mov	r4, r0
 80093e0:	b140      	cbz	r0, 80093f4 <__sfmoreglue+0x28>
 80093e2:	2100      	movs	r1, #0
 80093e4:	e9c0 1600 	strd	r1, r6, [r0]
 80093e8:	300c      	adds	r0, #12
 80093ea:	60a0      	str	r0, [r4, #8]
 80093ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80093f0:	f7fb fba0 	bl	8004b34 <memset>
 80093f4:	4620      	mov	r0, r4
 80093f6:	bd70      	pop	{r4, r5, r6, pc}

080093f8 <__sfp_lock_acquire>:
 80093f8:	4801      	ldr	r0, [pc, #4]	; (8009400 <__sfp_lock_acquire+0x8>)
 80093fa:	f000 b8c5 	b.w	8009588 <__retarget_lock_acquire_recursive>
 80093fe:	bf00      	nop
 8009400:	20007f10 	.word	0x20007f10

08009404 <__sfp_lock_release>:
 8009404:	4801      	ldr	r0, [pc, #4]	; (800940c <__sfp_lock_release+0x8>)
 8009406:	f000 b8c0 	b.w	800958a <__retarget_lock_release_recursive>
 800940a:	bf00      	nop
 800940c:	20007f10 	.word	0x20007f10

08009410 <__sinit_lock_acquire>:
 8009410:	4801      	ldr	r0, [pc, #4]	; (8009418 <__sinit_lock_acquire+0x8>)
 8009412:	f000 b8b9 	b.w	8009588 <__retarget_lock_acquire_recursive>
 8009416:	bf00      	nop
 8009418:	20007f0b 	.word	0x20007f0b

0800941c <__sinit_lock_release>:
 800941c:	4801      	ldr	r0, [pc, #4]	; (8009424 <__sinit_lock_release+0x8>)
 800941e:	f000 b8b4 	b.w	800958a <__retarget_lock_release_recursive>
 8009422:	bf00      	nop
 8009424:	20007f0b 	.word	0x20007f0b

08009428 <__sinit>:
 8009428:	b510      	push	{r4, lr}
 800942a:	4604      	mov	r4, r0
 800942c:	f7ff fff0 	bl	8009410 <__sinit_lock_acquire>
 8009430:	69a3      	ldr	r3, [r4, #24]
 8009432:	b11b      	cbz	r3, 800943c <__sinit+0x14>
 8009434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009438:	f7ff bff0 	b.w	800941c <__sinit_lock_release>
 800943c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009440:	6523      	str	r3, [r4, #80]	; 0x50
 8009442:	4b13      	ldr	r3, [pc, #76]	; (8009490 <__sinit+0x68>)
 8009444:	4a13      	ldr	r2, [pc, #76]	; (8009494 <__sinit+0x6c>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	62a2      	str	r2, [r4, #40]	; 0x28
 800944a:	42a3      	cmp	r3, r4
 800944c:	bf04      	itt	eq
 800944e:	2301      	moveq	r3, #1
 8009450:	61a3      	streq	r3, [r4, #24]
 8009452:	4620      	mov	r0, r4
 8009454:	f000 f820 	bl	8009498 <__sfp>
 8009458:	6060      	str	r0, [r4, #4]
 800945a:	4620      	mov	r0, r4
 800945c:	f000 f81c 	bl	8009498 <__sfp>
 8009460:	60a0      	str	r0, [r4, #8]
 8009462:	4620      	mov	r0, r4
 8009464:	f000 f818 	bl	8009498 <__sfp>
 8009468:	2200      	movs	r2, #0
 800946a:	60e0      	str	r0, [r4, #12]
 800946c:	2104      	movs	r1, #4
 800946e:	6860      	ldr	r0, [r4, #4]
 8009470:	f7ff ff82 	bl	8009378 <std>
 8009474:	68a0      	ldr	r0, [r4, #8]
 8009476:	2201      	movs	r2, #1
 8009478:	2109      	movs	r1, #9
 800947a:	f7ff ff7d 	bl	8009378 <std>
 800947e:	68e0      	ldr	r0, [r4, #12]
 8009480:	2202      	movs	r2, #2
 8009482:	2112      	movs	r1, #18
 8009484:	f7ff ff78 	bl	8009378 <std>
 8009488:	2301      	movs	r3, #1
 800948a:	61a3      	str	r3, [r4, #24]
 800948c:	e7d2      	b.n	8009434 <__sinit+0xc>
 800948e:	bf00      	nop
 8009490:	08009ea8 	.word	0x08009ea8
 8009494:	080093c1 	.word	0x080093c1

08009498 <__sfp>:
 8009498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800949a:	4607      	mov	r7, r0
 800949c:	f7ff ffac 	bl	80093f8 <__sfp_lock_acquire>
 80094a0:	4b1e      	ldr	r3, [pc, #120]	; (800951c <__sfp+0x84>)
 80094a2:	681e      	ldr	r6, [r3, #0]
 80094a4:	69b3      	ldr	r3, [r6, #24]
 80094a6:	b913      	cbnz	r3, 80094ae <__sfp+0x16>
 80094a8:	4630      	mov	r0, r6
 80094aa:	f7ff ffbd 	bl	8009428 <__sinit>
 80094ae:	3648      	adds	r6, #72	; 0x48
 80094b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80094b4:	3b01      	subs	r3, #1
 80094b6:	d503      	bpl.n	80094c0 <__sfp+0x28>
 80094b8:	6833      	ldr	r3, [r6, #0]
 80094ba:	b30b      	cbz	r3, 8009500 <__sfp+0x68>
 80094bc:	6836      	ldr	r6, [r6, #0]
 80094be:	e7f7      	b.n	80094b0 <__sfp+0x18>
 80094c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80094c4:	b9d5      	cbnz	r5, 80094fc <__sfp+0x64>
 80094c6:	4b16      	ldr	r3, [pc, #88]	; (8009520 <__sfp+0x88>)
 80094c8:	60e3      	str	r3, [r4, #12]
 80094ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80094ce:	6665      	str	r5, [r4, #100]	; 0x64
 80094d0:	f000 f859 	bl	8009586 <__retarget_lock_init_recursive>
 80094d4:	f7ff ff96 	bl	8009404 <__sfp_lock_release>
 80094d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80094dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80094e0:	6025      	str	r5, [r4, #0]
 80094e2:	61a5      	str	r5, [r4, #24]
 80094e4:	2208      	movs	r2, #8
 80094e6:	4629      	mov	r1, r5
 80094e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80094ec:	f7fb fb22 	bl	8004b34 <memset>
 80094f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80094f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80094f8:	4620      	mov	r0, r4
 80094fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094fc:	3468      	adds	r4, #104	; 0x68
 80094fe:	e7d9      	b.n	80094b4 <__sfp+0x1c>
 8009500:	2104      	movs	r1, #4
 8009502:	4638      	mov	r0, r7
 8009504:	f7ff ff62 	bl	80093cc <__sfmoreglue>
 8009508:	4604      	mov	r4, r0
 800950a:	6030      	str	r0, [r6, #0]
 800950c:	2800      	cmp	r0, #0
 800950e:	d1d5      	bne.n	80094bc <__sfp+0x24>
 8009510:	f7ff ff78 	bl	8009404 <__sfp_lock_release>
 8009514:	230c      	movs	r3, #12
 8009516:	603b      	str	r3, [r7, #0]
 8009518:	e7ee      	b.n	80094f8 <__sfp+0x60>
 800951a:	bf00      	nop
 800951c:	08009ea8 	.word	0x08009ea8
 8009520:	ffff0001 	.word	0xffff0001

08009524 <fiprintf>:
 8009524:	b40e      	push	{r1, r2, r3}
 8009526:	b503      	push	{r0, r1, lr}
 8009528:	4601      	mov	r1, r0
 800952a:	ab03      	add	r3, sp, #12
 800952c:	4805      	ldr	r0, [pc, #20]	; (8009544 <fiprintf+0x20>)
 800952e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009532:	6800      	ldr	r0, [r0, #0]
 8009534:	9301      	str	r3, [sp, #4]
 8009536:	f000 f89f 	bl	8009678 <_vfiprintf_r>
 800953a:	b002      	add	sp, #8
 800953c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009540:	b003      	add	sp, #12
 8009542:	4770      	bx	lr
 8009544:	2000002c 	.word	0x2000002c

08009548 <_fwalk_reent>:
 8009548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800954c:	4606      	mov	r6, r0
 800954e:	4688      	mov	r8, r1
 8009550:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009554:	2700      	movs	r7, #0
 8009556:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800955a:	f1b9 0901 	subs.w	r9, r9, #1
 800955e:	d505      	bpl.n	800956c <_fwalk_reent+0x24>
 8009560:	6824      	ldr	r4, [r4, #0]
 8009562:	2c00      	cmp	r4, #0
 8009564:	d1f7      	bne.n	8009556 <_fwalk_reent+0xe>
 8009566:	4638      	mov	r0, r7
 8009568:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800956c:	89ab      	ldrh	r3, [r5, #12]
 800956e:	2b01      	cmp	r3, #1
 8009570:	d907      	bls.n	8009582 <_fwalk_reent+0x3a>
 8009572:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009576:	3301      	adds	r3, #1
 8009578:	d003      	beq.n	8009582 <_fwalk_reent+0x3a>
 800957a:	4629      	mov	r1, r5
 800957c:	4630      	mov	r0, r6
 800957e:	47c0      	blx	r8
 8009580:	4307      	orrs	r7, r0
 8009582:	3568      	adds	r5, #104	; 0x68
 8009584:	e7e9      	b.n	800955a <_fwalk_reent+0x12>

08009586 <__retarget_lock_init_recursive>:
 8009586:	4770      	bx	lr

08009588 <__retarget_lock_acquire_recursive>:
 8009588:	4770      	bx	lr

0800958a <__retarget_lock_release_recursive>:
 800958a:	4770      	bx	lr

0800958c <memmove>:
 800958c:	4288      	cmp	r0, r1
 800958e:	b510      	push	{r4, lr}
 8009590:	eb01 0402 	add.w	r4, r1, r2
 8009594:	d902      	bls.n	800959c <memmove+0x10>
 8009596:	4284      	cmp	r4, r0
 8009598:	4623      	mov	r3, r4
 800959a:	d807      	bhi.n	80095ac <memmove+0x20>
 800959c:	1e43      	subs	r3, r0, #1
 800959e:	42a1      	cmp	r1, r4
 80095a0:	d008      	beq.n	80095b4 <memmove+0x28>
 80095a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095aa:	e7f8      	b.n	800959e <memmove+0x12>
 80095ac:	4402      	add	r2, r0
 80095ae:	4601      	mov	r1, r0
 80095b0:	428a      	cmp	r2, r1
 80095b2:	d100      	bne.n	80095b6 <memmove+0x2a>
 80095b4:	bd10      	pop	{r4, pc}
 80095b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095be:	e7f7      	b.n	80095b0 <memmove+0x24>

080095c0 <__malloc_lock>:
 80095c0:	4801      	ldr	r0, [pc, #4]	; (80095c8 <__malloc_lock+0x8>)
 80095c2:	f7ff bfe1 	b.w	8009588 <__retarget_lock_acquire_recursive>
 80095c6:	bf00      	nop
 80095c8:	20007f0c 	.word	0x20007f0c

080095cc <__malloc_unlock>:
 80095cc:	4801      	ldr	r0, [pc, #4]	; (80095d4 <__malloc_unlock+0x8>)
 80095ce:	f7ff bfdc 	b.w	800958a <__retarget_lock_release_recursive>
 80095d2:	bf00      	nop
 80095d4:	20007f0c 	.word	0x20007f0c

080095d8 <_realloc_r>:
 80095d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095da:	4607      	mov	r7, r0
 80095dc:	4614      	mov	r4, r2
 80095de:	460e      	mov	r6, r1
 80095e0:	b921      	cbnz	r1, 80095ec <_realloc_r+0x14>
 80095e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80095e6:	4611      	mov	r1, r2
 80095e8:	f7fe bfde 	b.w	80085a8 <_malloc_r>
 80095ec:	b922      	cbnz	r2, 80095f8 <_realloc_r+0x20>
 80095ee:	f7fe ff8b 	bl	8008508 <_free_r>
 80095f2:	4625      	mov	r5, r4
 80095f4:	4628      	mov	r0, r5
 80095f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095f8:	f000 fa9a 	bl	8009b30 <_malloc_usable_size_r>
 80095fc:	42a0      	cmp	r0, r4
 80095fe:	d20f      	bcs.n	8009620 <_realloc_r+0x48>
 8009600:	4621      	mov	r1, r4
 8009602:	4638      	mov	r0, r7
 8009604:	f7fe ffd0 	bl	80085a8 <_malloc_r>
 8009608:	4605      	mov	r5, r0
 800960a:	2800      	cmp	r0, #0
 800960c:	d0f2      	beq.n	80095f4 <_realloc_r+0x1c>
 800960e:	4631      	mov	r1, r6
 8009610:	4622      	mov	r2, r4
 8009612:	f7fe faa1 	bl	8007b58 <memcpy>
 8009616:	4631      	mov	r1, r6
 8009618:	4638      	mov	r0, r7
 800961a:	f7fe ff75 	bl	8008508 <_free_r>
 800961e:	e7e9      	b.n	80095f4 <_realloc_r+0x1c>
 8009620:	4635      	mov	r5, r6
 8009622:	e7e7      	b.n	80095f4 <_realloc_r+0x1c>

08009624 <__sfputc_r>:
 8009624:	6893      	ldr	r3, [r2, #8]
 8009626:	3b01      	subs	r3, #1
 8009628:	2b00      	cmp	r3, #0
 800962a:	b410      	push	{r4}
 800962c:	6093      	str	r3, [r2, #8]
 800962e:	da08      	bge.n	8009642 <__sfputc_r+0x1e>
 8009630:	6994      	ldr	r4, [r2, #24]
 8009632:	42a3      	cmp	r3, r4
 8009634:	db01      	blt.n	800963a <__sfputc_r+0x16>
 8009636:	290a      	cmp	r1, #10
 8009638:	d103      	bne.n	8009642 <__sfputc_r+0x1e>
 800963a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800963e:	f000 b94b 	b.w	80098d8 <__swbuf_r>
 8009642:	6813      	ldr	r3, [r2, #0]
 8009644:	1c58      	adds	r0, r3, #1
 8009646:	6010      	str	r0, [r2, #0]
 8009648:	7019      	strb	r1, [r3, #0]
 800964a:	4608      	mov	r0, r1
 800964c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009650:	4770      	bx	lr

08009652 <__sfputs_r>:
 8009652:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009654:	4606      	mov	r6, r0
 8009656:	460f      	mov	r7, r1
 8009658:	4614      	mov	r4, r2
 800965a:	18d5      	adds	r5, r2, r3
 800965c:	42ac      	cmp	r4, r5
 800965e:	d101      	bne.n	8009664 <__sfputs_r+0x12>
 8009660:	2000      	movs	r0, #0
 8009662:	e007      	b.n	8009674 <__sfputs_r+0x22>
 8009664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009668:	463a      	mov	r2, r7
 800966a:	4630      	mov	r0, r6
 800966c:	f7ff ffda 	bl	8009624 <__sfputc_r>
 8009670:	1c43      	adds	r3, r0, #1
 8009672:	d1f3      	bne.n	800965c <__sfputs_r+0xa>
 8009674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009678 <_vfiprintf_r>:
 8009678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967c:	460d      	mov	r5, r1
 800967e:	b09d      	sub	sp, #116	; 0x74
 8009680:	4614      	mov	r4, r2
 8009682:	4698      	mov	r8, r3
 8009684:	4606      	mov	r6, r0
 8009686:	b118      	cbz	r0, 8009690 <_vfiprintf_r+0x18>
 8009688:	6983      	ldr	r3, [r0, #24]
 800968a:	b90b      	cbnz	r3, 8009690 <_vfiprintf_r+0x18>
 800968c:	f7ff fecc 	bl	8009428 <__sinit>
 8009690:	4b89      	ldr	r3, [pc, #548]	; (80098b8 <_vfiprintf_r+0x240>)
 8009692:	429d      	cmp	r5, r3
 8009694:	d11b      	bne.n	80096ce <_vfiprintf_r+0x56>
 8009696:	6875      	ldr	r5, [r6, #4]
 8009698:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800969a:	07d9      	lsls	r1, r3, #31
 800969c:	d405      	bmi.n	80096aa <_vfiprintf_r+0x32>
 800969e:	89ab      	ldrh	r3, [r5, #12]
 80096a0:	059a      	lsls	r2, r3, #22
 80096a2:	d402      	bmi.n	80096aa <_vfiprintf_r+0x32>
 80096a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096a6:	f7ff ff6f 	bl	8009588 <__retarget_lock_acquire_recursive>
 80096aa:	89ab      	ldrh	r3, [r5, #12]
 80096ac:	071b      	lsls	r3, r3, #28
 80096ae:	d501      	bpl.n	80096b4 <_vfiprintf_r+0x3c>
 80096b0:	692b      	ldr	r3, [r5, #16]
 80096b2:	b9eb      	cbnz	r3, 80096f0 <_vfiprintf_r+0x78>
 80096b4:	4629      	mov	r1, r5
 80096b6:	4630      	mov	r0, r6
 80096b8:	f000 f960 	bl	800997c <__swsetup_r>
 80096bc:	b1c0      	cbz	r0, 80096f0 <_vfiprintf_r+0x78>
 80096be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096c0:	07dc      	lsls	r4, r3, #31
 80096c2:	d50e      	bpl.n	80096e2 <_vfiprintf_r+0x6a>
 80096c4:	f04f 30ff 	mov.w	r0, #4294967295
 80096c8:	b01d      	add	sp, #116	; 0x74
 80096ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ce:	4b7b      	ldr	r3, [pc, #492]	; (80098bc <_vfiprintf_r+0x244>)
 80096d0:	429d      	cmp	r5, r3
 80096d2:	d101      	bne.n	80096d8 <_vfiprintf_r+0x60>
 80096d4:	68b5      	ldr	r5, [r6, #8]
 80096d6:	e7df      	b.n	8009698 <_vfiprintf_r+0x20>
 80096d8:	4b79      	ldr	r3, [pc, #484]	; (80098c0 <_vfiprintf_r+0x248>)
 80096da:	429d      	cmp	r5, r3
 80096dc:	bf08      	it	eq
 80096de:	68f5      	ldreq	r5, [r6, #12]
 80096e0:	e7da      	b.n	8009698 <_vfiprintf_r+0x20>
 80096e2:	89ab      	ldrh	r3, [r5, #12]
 80096e4:	0598      	lsls	r0, r3, #22
 80096e6:	d4ed      	bmi.n	80096c4 <_vfiprintf_r+0x4c>
 80096e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096ea:	f7ff ff4e 	bl	800958a <__retarget_lock_release_recursive>
 80096ee:	e7e9      	b.n	80096c4 <_vfiprintf_r+0x4c>
 80096f0:	2300      	movs	r3, #0
 80096f2:	9309      	str	r3, [sp, #36]	; 0x24
 80096f4:	2320      	movs	r3, #32
 80096f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80096fe:	2330      	movs	r3, #48	; 0x30
 8009700:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80098c4 <_vfiprintf_r+0x24c>
 8009704:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009708:	f04f 0901 	mov.w	r9, #1
 800970c:	4623      	mov	r3, r4
 800970e:	469a      	mov	sl, r3
 8009710:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009714:	b10a      	cbz	r2, 800971a <_vfiprintf_r+0xa2>
 8009716:	2a25      	cmp	r2, #37	; 0x25
 8009718:	d1f9      	bne.n	800970e <_vfiprintf_r+0x96>
 800971a:	ebba 0b04 	subs.w	fp, sl, r4
 800971e:	d00b      	beq.n	8009738 <_vfiprintf_r+0xc0>
 8009720:	465b      	mov	r3, fp
 8009722:	4622      	mov	r2, r4
 8009724:	4629      	mov	r1, r5
 8009726:	4630      	mov	r0, r6
 8009728:	f7ff ff93 	bl	8009652 <__sfputs_r>
 800972c:	3001      	adds	r0, #1
 800972e:	f000 80aa 	beq.w	8009886 <_vfiprintf_r+0x20e>
 8009732:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009734:	445a      	add	r2, fp
 8009736:	9209      	str	r2, [sp, #36]	; 0x24
 8009738:	f89a 3000 	ldrb.w	r3, [sl]
 800973c:	2b00      	cmp	r3, #0
 800973e:	f000 80a2 	beq.w	8009886 <_vfiprintf_r+0x20e>
 8009742:	2300      	movs	r3, #0
 8009744:	f04f 32ff 	mov.w	r2, #4294967295
 8009748:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800974c:	f10a 0a01 	add.w	sl, sl, #1
 8009750:	9304      	str	r3, [sp, #16]
 8009752:	9307      	str	r3, [sp, #28]
 8009754:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009758:	931a      	str	r3, [sp, #104]	; 0x68
 800975a:	4654      	mov	r4, sl
 800975c:	2205      	movs	r2, #5
 800975e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009762:	4858      	ldr	r0, [pc, #352]	; (80098c4 <_vfiprintf_r+0x24c>)
 8009764:	f7f6 fd54 	bl	8000210 <memchr>
 8009768:	9a04      	ldr	r2, [sp, #16]
 800976a:	b9d8      	cbnz	r0, 80097a4 <_vfiprintf_r+0x12c>
 800976c:	06d1      	lsls	r1, r2, #27
 800976e:	bf44      	itt	mi
 8009770:	2320      	movmi	r3, #32
 8009772:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009776:	0713      	lsls	r3, r2, #28
 8009778:	bf44      	itt	mi
 800977a:	232b      	movmi	r3, #43	; 0x2b
 800977c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009780:	f89a 3000 	ldrb.w	r3, [sl]
 8009784:	2b2a      	cmp	r3, #42	; 0x2a
 8009786:	d015      	beq.n	80097b4 <_vfiprintf_r+0x13c>
 8009788:	9a07      	ldr	r2, [sp, #28]
 800978a:	4654      	mov	r4, sl
 800978c:	2000      	movs	r0, #0
 800978e:	f04f 0c0a 	mov.w	ip, #10
 8009792:	4621      	mov	r1, r4
 8009794:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009798:	3b30      	subs	r3, #48	; 0x30
 800979a:	2b09      	cmp	r3, #9
 800979c:	d94e      	bls.n	800983c <_vfiprintf_r+0x1c4>
 800979e:	b1b0      	cbz	r0, 80097ce <_vfiprintf_r+0x156>
 80097a0:	9207      	str	r2, [sp, #28]
 80097a2:	e014      	b.n	80097ce <_vfiprintf_r+0x156>
 80097a4:	eba0 0308 	sub.w	r3, r0, r8
 80097a8:	fa09 f303 	lsl.w	r3, r9, r3
 80097ac:	4313      	orrs	r3, r2
 80097ae:	9304      	str	r3, [sp, #16]
 80097b0:	46a2      	mov	sl, r4
 80097b2:	e7d2      	b.n	800975a <_vfiprintf_r+0xe2>
 80097b4:	9b03      	ldr	r3, [sp, #12]
 80097b6:	1d19      	adds	r1, r3, #4
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	9103      	str	r1, [sp, #12]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	bfbb      	ittet	lt
 80097c0:	425b      	neglt	r3, r3
 80097c2:	f042 0202 	orrlt.w	r2, r2, #2
 80097c6:	9307      	strge	r3, [sp, #28]
 80097c8:	9307      	strlt	r3, [sp, #28]
 80097ca:	bfb8      	it	lt
 80097cc:	9204      	strlt	r2, [sp, #16]
 80097ce:	7823      	ldrb	r3, [r4, #0]
 80097d0:	2b2e      	cmp	r3, #46	; 0x2e
 80097d2:	d10c      	bne.n	80097ee <_vfiprintf_r+0x176>
 80097d4:	7863      	ldrb	r3, [r4, #1]
 80097d6:	2b2a      	cmp	r3, #42	; 0x2a
 80097d8:	d135      	bne.n	8009846 <_vfiprintf_r+0x1ce>
 80097da:	9b03      	ldr	r3, [sp, #12]
 80097dc:	1d1a      	adds	r2, r3, #4
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	9203      	str	r2, [sp, #12]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	bfb8      	it	lt
 80097e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80097ea:	3402      	adds	r4, #2
 80097ec:	9305      	str	r3, [sp, #20]
 80097ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80098d4 <_vfiprintf_r+0x25c>
 80097f2:	7821      	ldrb	r1, [r4, #0]
 80097f4:	2203      	movs	r2, #3
 80097f6:	4650      	mov	r0, sl
 80097f8:	f7f6 fd0a 	bl	8000210 <memchr>
 80097fc:	b140      	cbz	r0, 8009810 <_vfiprintf_r+0x198>
 80097fe:	2340      	movs	r3, #64	; 0x40
 8009800:	eba0 000a 	sub.w	r0, r0, sl
 8009804:	fa03 f000 	lsl.w	r0, r3, r0
 8009808:	9b04      	ldr	r3, [sp, #16]
 800980a:	4303      	orrs	r3, r0
 800980c:	3401      	adds	r4, #1
 800980e:	9304      	str	r3, [sp, #16]
 8009810:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009814:	482c      	ldr	r0, [pc, #176]	; (80098c8 <_vfiprintf_r+0x250>)
 8009816:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800981a:	2206      	movs	r2, #6
 800981c:	f7f6 fcf8 	bl	8000210 <memchr>
 8009820:	2800      	cmp	r0, #0
 8009822:	d03f      	beq.n	80098a4 <_vfiprintf_r+0x22c>
 8009824:	4b29      	ldr	r3, [pc, #164]	; (80098cc <_vfiprintf_r+0x254>)
 8009826:	bb1b      	cbnz	r3, 8009870 <_vfiprintf_r+0x1f8>
 8009828:	9b03      	ldr	r3, [sp, #12]
 800982a:	3307      	adds	r3, #7
 800982c:	f023 0307 	bic.w	r3, r3, #7
 8009830:	3308      	adds	r3, #8
 8009832:	9303      	str	r3, [sp, #12]
 8009834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009836:	443b      	add	r3, r7
 8009838:	9309      	str	r3, [sp, #36]	; 0x24
 800983a:	e767      	b.n	800970c <_vfiprintf_r+0x94>
 800983c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009840:	460c      	mov	r4, r1
 8009842:	2001      	movs	r0, #1
 8009844:	e7a5      	b.n	8009792 <_vfiprintf_r+0x11a>
 8009846:	2300      	movs	r3, #0
 8009848:	3401      	adds	r4, #1
 800984a:	9305      	str	r3, [sp, #20]
 800984c:	4619      	mov	r1, r3
 800984e:	f04f 0c0a 	mov.w	ip, #10
 8009852:	4620      	mov	r0, r4
 8009854:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009858:	3a30      	subs	r2, #48	; 0x30
 800985a:	2a09      	cmp	r2, #9
 800985c:	d903      	bls.n	8009866 <_vfiprintf_r+0x1ee>
 800985e:	2b00      	cmp	r3, #0
 8009860:	d0c5      	beq.n	80097ee <_vfiprintf_r+0x176>
 8009862:	9105      	str	r1, [sp, #20]
 8009864:	e7c3      	b.n	80097ee <_vfiprintf_r+0x176>
 8009866:	fb0c 2101 	mla	r1, ip, r1, r2
 800986a:	4604      	mov	r4, r0
 800986c:	2301      	movs	r3, #1
 800986e:	e7f0      	b.n	8009852 <_vfiprintf_r+0x1da>
 8009870:	ab03      	add	r3, sp, #12
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	462a      	mov	r2, r5
 8009876:	4b16      	ldr	r3, [pc, #88]	; (80098d0 <_vfiprintf_r+0x258>)
 8009878:	a904      	add	r1, sp, #16
 800987a:	4630      	mov	r0, r6
 800987c:	f7fb fa02 	bl	8004c84 <_printf_float>
 8009880:	4607      	mov	r7, r0
 8009882:	1c78      	adds	r0, r7, #1
 8009884:	d1d6      	bne.n	8009834 <_vfiprintf_r+0x1bc>
 8009886:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009888:	07d9      	lsls	r1, r3, #31
 800988a:	d405      	bmi.n	8009898 <_vfiprintf_r+0x220>
 800988c:	89ab      	ldrh	r3, [r5, #12]
 800988e:	059a      	lsls	r2, r3, #22
 8009890:	d402      	bmi.n	8009898 <_vfiprintf_r+0x220>
 8009892:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009894:	f7ff fe79 	bl	800958a <__retarget_lock_release_recursive>
 8009898:	89ab      	ldrh	r3, [r5, #12]
 800989a:	065b      	lsls	r3, r3, #25
 800989c:	f53f af12 	bmi.w	80096c4 <_vfiprintf_r+0x4c>
 80098a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098a2:	e711      	b.n	80096c8 <_vfiprintf_r+0x50>
 80098a4:	ab03      	add	r3, sp, #12
 80098a6:	9300      	str	r3, [sp, #0]
 80098a8:	462a      	mov	r2, r5
 80098aa:	4b09      	ldr	r3, [pc, #36]	; (80098d0 <_vfiprintf_r+0x258>)
 80098ac:	a904      	add	r1, sp, #16
 80098ae:	4630      	mov	r0, r6
 80098b0:	f7fb fc8c 	bl	80051cc <_printf_i>
 80098b4:	e7e4      	b.n	8009880 <_vfiprintf_r+0x208>
 80098b6:	bf00      	nop
 80098b8:	0800a334 	.word	0x0800a334
 80098bc:	0800a354 	.word	0x0800a354
 80098c0:	0800a314 	.word	0x0800a314
 80098c4:	0800a2ac 	.word	0x0800a2ac
 80098c8:	0800a2b6 	.word	0x0800a2b6
 80098cc:	08004c85 	.word	0x08004c85
 80098d0:	08009653 	.word	0x08009653
 80098d4:	0800a2b2 	.word	0x0800a2b2

080098d8 <__swbuf_r>:
 80098d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098da:	460e      	mov	r6, r1
 80098dc:	4614      	mov	r4, r2
 80098de:	4605      	mov	r5, r0
 80098e0:	b118      	cbz	r0, 80098ea <__swbuf_r+0x12>
 80098e2:	6983      	ldr	r3, [r0, #24]
 80098e4:	b90b      	cbnz	r3, 80098ea <__swbuf_r+0x12>
 80098e6:	f7ff fd9f 	bl	8009428 <__sinit>
 80098ea:	4b21      	ldr	r3, [pc, #132]	; (8009970 <__swbuf_r+0x98>)
 80098ec:	429c      	cmp	r4, r3
 80098ee:	d12b      	bne.n	8009948 <__swbuf_r+0x70>
 80098f0:	686c      	ldr	r4, [r5, #4]
 80098f2:	69a3      	ldr	r3, [r4, #24]
 80098f4:	60a3      	str	r3, [r4, #8]
 80098f6:	89a3      	ldrh	r3, [r4, #12]
 80098f8:	071a      	lsls	r2, r3, #28
 80098fa:	d52f      	bpl.n	800995c <__swbuf_r+0x84>
 80098fc:	6923      	ldr	r3, [r4, #16]
 80098fe:	b36b      	cbz	r3, 800995c <__swbuf_r+0x84>
 8009900:	6923      	ldr	r3, [r4, #16]
 8009902:	6820      	ldr	r0, [r4, #0]
 8009904:	1ac0      	subs	r0, r0, r3
 8009906:	6963      	ldr	r3, [r4, #20]
 8009908:	b2f6      	uxtb	r6, r6
 800990a:	4283      	cmp	r3, r0
 800990c:	4637      	mov	r7, r6
 800990e:	dc04      	bgt.n	800991a <__swbuf_r+0x42>
 8009910:	4621      	mov	r1, r4
 8009912:	4628      	mov	r0, r5
 8009914:	f7ff fcf4 	bl	8009300 <_fflush_r>
 8009918:	bb30      	cbnz	r0, 8009968 <__swbuf_r+0x90>
 800991a:	68a3      	ldr	r3, [r4, #8]
 800991c:	3b01      	subs	r3, #1
 800991e:	60a3      	str	r3, [r4, #8]
 8009920:	6823      	ldr	r3, [r4, #0]
 8009922:	1c5a      	adds	r2, r3, #1
 8009924:	6022      	str	r2, [r4, #0]
 8009926:	701e      	strb	r6, [r3, #0]
 8009928:	6963      	ldr	r3, [r4, #20]
 800992a:	3001      	adds	r0, #1
 800992c:	4283      	cmp	r3, r0
 800992e:	d004      	beq.n	800993a <__swbuf_r+0x62>
 8009930:	89a3      	ldrh	r3, [r4, #12]
 8009932:	07db      	lsls	r3, r3, #31
 8009934:	d506      	bpl.n	8009944 <__swbuf_r+0x6c>
 8009936:	2e0a      	cmp	r6, #10
 8009938:	d104      	bne.n	8009944 <__swbuf_r+0x6c>
 800993a:	4621      	mov	r1, r4
 800993c:	4628      	mov	r0, r5
 800993e:	f7ff fcdf 	bl	8009300 <_fflush_r>
 8009942:	b988      	cbnz	r0, 8009968 <__swbuf_r+0x90>
 8009944:	4638      	mov	r0, r7
 8009946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009948:	4b0a      	ldr	r3, [pc, #40]	; (8009974 <__swbuf_r+0x9c>)
 800994a:	429c      	cmp	r4, r3
 800994c:	d101      	bne.n	8009952 <__swbuf_r+0x7a>
 800994e:	68ac      	ldr	r4, [r5, #8]
 8009950:	e7cf      	b.n	80098f2 <__swbuf_r+0x1a>
 8009952:	4b09      	ldr	r3, [pc, #36]	; (8009978 <__swbuf_r+0xa0>)
 8009954:	429c      	cmp	r4, r3
 8009956:	bf08      	it	eq
 8009958:	68ec      	ldreq	r4, [r5, #12]
 800995a:	e7ca      	b.n	80098f2 <__swbuf_r+0x1a>
 800995c:	4621      	mov	r1, r4
 800995e:	4628      	mov	r0, r5
 8009960:	f000 f80c 	bl	800997c <__swsetup_r>
 8009964:	2800      	cmp	r0, #0
 8009966:	d0cb      	beq.n	8009900 <__swbuf_r+0x28>
 8009968:	f04f 37ff 	mov.w	r7, #4294967295
 800996c:	e7ea      	b.n	8009944 <__swbuf_r+0x6c>
 800996e:	bf00      	nop
 8009970:	0800a334 	.word	0x0800a334
 8009974:	0800a354 	.word	0x0800a354
 8009978:	0800a314 	.word	0x0800a314

0800997c <__swsetup_r>:
 800997c:	4b32      	ldr	r3, [pc, #200]	; (8009a48 <__swsetup_r+0xcc>)
 800997e:	b570      	push	{r4, r5, r6, lr}
 8009980:	681d      	ldr	r5, [r3, #0]
 8009982:	4606      	mov	r6, r0
 8009984:	460c      	mov	r4, r1
 8009986:	b125      	cbz	r5, 8009992 <__swsetup_r+0x16>
 8009988:	69ab      	ldr	r3, [r5, #24]
 800998a:	b913      	cbnz	r3, 8009992 <__swsetup_r+0x16>
 800998c:	4628      	mov	r0, r5
 800998e:	f7ff fd4b 	bl	8009428 <__sinit>
 8009992:	4b2e      	ldr	r3, [pc, #184]	; (8009a4c <__swsetup_r+0xd0>)
 8009994:	429c      	cmp	r4, r3
 8009996:	d10f      	bne.n	80099b8 <__swsetup_r+0x3c>
 8009998:	686c      	ldr	r4, [r5, #4]
 800999a:	89a3      	ldrh	r3, [r4, #12]
 800999c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80099a0:	0719      	lsls	r1, r3, #28
 80099a2:	d42c      	bmi.n	80099fe <__swsetup_r+0x82>
 80099a4:	06dd      	lsls	r5, r3, #27
 80099a6:	d411      	bmi.n	80099cc <__swsetup_r+0x50>
 80099a8:	2309      	movs	r3, #9
 80099aa:	6033      	str	r3, [r6, #0]
 80099ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80099b0:	81a3      	strh	r3, [r4, #12]
 80099b2:	f04f 30ff 	mov.w	r0, #4294967295
 80099b6:	e03e      	b.n	8009a36 <__swsetup_r+0xba>
 80099b8:	4b25      	ldr	r3, [pc, #148]	; (8009a50 <__swsetup_r+0xd4>)
 80099ba:	429c      	cmp	r4, r3
 80099bc:	d101      	bne.n	80099c2 <__swsetup_r+0x46>
 80099be:	68ac      	ldr	r4, [r5, #8]
 80099c0:	e7eb      	b.n	800999a <__swsetup_r+0x1e>
 80099c2:	4b24      	ldr	r3, [pc, #144]	; (8009a54 <__swsetup_r+0xd8>)
 80099c4:	429c      	cmp	r4, r3
 80099c6:	bf08      	it	eq
 80099c8:	68ec      	ldreq	r4, [r5, #12]
 80099ca:	e7e6      	b.n	800999a <__swsetup_r+0x1e>
 80099cc:	0758      	lsls	r0, r3, #29
 80099ce:	d512      	bpl.n	80099f6 <__swsetup_r+0x7a>
 80099d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099d2:	b141      	cbz	r1, 80099e6 <__swsetup_r+0x6a>
 80099d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099d8:	4299      	cmp	r1, r3
 80099da:	d002      	beq.n	80099e2 <__swsetup_r+0x66>
 80099dc:	4630      	mov	r0, r6
 80099de:	f7fe fd93 	bl	8008508 <_free_r>
 80099e2:	2300      	movs	r3, #0
 80099e4:	6363      	str	r3, [r4, #52]	; 0x34
 80099e6:	89a3      	ldrh	r3, [r4, #12]
 80099e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80099ec:	81a3      	strh	r3, [r4, #12]
 80099ee:	2300      	movs	r3, #0
 80099f0:	6063      	str	r3, [r4, #4]
 80099f2:	6923      	ldr	r3, [r4, #16]
 80099f4:	6023      	str	r3, [r4, #0]
 80099f6:	89a3      	ldrh	r3, [r4, #12]
 80099f8:	f043 0308 	orr.w	r3, r3, #8
 80099fc:	81a3      	strh	r3, [r4, #12]
 80099fe:	6923      	ldr	r3, [r4, #16]
 8009a00:	b94b      	cbnz	r3, 8009a16 <__swsetup_r+0x9a>
 8009a02:	89a3      	ldrh	r3, [r4, #12]
 8009a04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009a08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a0c:	d003      	beq.n	8009a16 <__swsetup_r+0x9a>
 8009a0e:	4621      	mov	r1, r4
 8009a10:	4630      	mov	r0, r6
 8009a12:	f000 f84d 	bl	8009ab0 <__smakebuf_r>
 8009a16:	89a0      	ldrh	r0, [r4, #12]
 8009a18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a1c:	f010 0301 	ands.w	r3, r0, #1
 8009a20:	d00a      	beq.n	8009a38 <__swsetup_r+0xbc>
 8009a22:	2300      	movs	r3, #0
 8009a24:	60a3      	str	r3, [r4, #8]
 8009a26:	6963      	ldr	r3, [r4, #20]
 8009a28:	425b      	negs	r3, r3
 8009a2a:	61a3      	str	r3, [r4, #24]
 8009a2c:	6923      	ldr	r3, [r4, #16]
 8009a2e:	b943      	cbnz	r3, 8009a42 <__swsetup_r+0xc6>
 8009a30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009a34:	d1ba      	bne.n	80099ac <__swsetup_r+0x30>
 8009a36:	bd70      	pop	{r4, r5, r6, pc}
 8009a38:	0781      	lsls	r1, r0, #30
 8009a3a:	bf58      	it	pl
 8009a3c:	6963      	ldrpl	r3, [r4, #20]
 8009a3e:	60a3      	str	r3, [r4, #8]
 8009a40:	e7f4      	b.n	8009a2c <__swsetup_r+0xb0>
 8009a42:	2000      	movs	r0, #0
 8009a44:	e7f7      	b.n	8009a36 <__swsetup_r+0xba>
 8009a46:	bf00      	nop
 8009a48:	2000002c 	.word	0x2000002c
 8009a4c:	0800a334 	.word	0x0800a334
 8009a50:	0800a354 	.word	0x0800a354
 8009a54:	0800a314 	.word	0x0800a314

08009a58 <abort>:
 8009a58:	b508      	push	{r3, lr}
 8009a5a:	2006      	movs	r0, #6
 8009a5c:	f000 f898 	bl	8009b90 <raise>
 8009a60:	2001      	movs	r0, #1
 8009a62:	f7f8 fb77 	bl	8002154 <_exit>

08009a66 <__swhatbuf_r>:
 8009a66:	b570      	push	{r4, r5, r6, lr}
 8009a68:	460e      	mov	r6, r1
 8009a6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a6e:	2900      	cmp	r1, #0
 8009a70:	b096      	sub	sp, #88	; 0x58
 8009a72:	4614      	mov	r4, r2
 8009a74:	461d      	mov	r5, r3
 8009a76:	da07      	bge.n	8009a88 <__swhatbuf_r+0x22>
 8009a78:	2300      	movs	r3, #0
 8009a7a:	602b      	str	r3, [r5, #0]
 8009a7c:	89b3      	ldrh	r3, [r6, #12]
 8009a7e:	061a      	lsls	r2, r3, #24
 8009a80:	d410      	bmi.n	8009aa4 <__swhatbuf_r+0x3e>
 8009a82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a86:	e00e      	b.n	8009aa6 <__swhatbuf_r+0x40>
 8009a88:	466a      	mov	r2, sp
 8009a8a:	f000 f89d 	bl	8009bc8 <_fstat_r>
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	dbf2      	blt.n	8009a78 <__swhatbuf_r+0x12>
 8009a92:	9a01      	ldr	r2, [sp, #4]
 8009a94:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009a98:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009a9c:	425a      	negs	r2, r3
 8009a9e:	415a      	adcs	r2, r3
 8009aa0:	602a      	str	r2, [r5, #0]
 8009aa2:	e7ee      	b.n	8009a82 <__swhatbuf_r+0x1c>
 8009aa4:	2340      	movs	r3, #64	; 0x40
 8009aa6:	2000      	movs	r0, #0
 8009aa8:	6023      	str	r3, [r4, #0]
 8009aaa:	b016      	add	sp, #88	; 0x58
 8009aac:	bd70      	pop	{r4, r5, r6, pc}
	...

08009ab0 <__smakebuf_r>:
 8009ab0:	898b      	ldrh	r3, [r1, #12]
 8009ab2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ab4:	079d      	lsls	r5, r3, #30
 8009ab6:	4606      	mov	r6, r0
 8009ab8:	460c      	mov	r4, r1
 8009aba:	d507      	bpl.n	8009acc <__smakebuf_r+0x1c>
 8009abc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009ac0:	6023      	str	r3, [r4, #0]
 8009ac2:	6123      	str	r3, [r4, #16]
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	6163      	str	r3, [r4, #20]
 8009ac8:	b002      	add	sp, #8
 8009aca:	bd70      	pop	{r4, r5, r6, pc}
 8009acc:	ab01      	add	r3, sp, #4
 8009ace:	466a      	mov	r2, sp
 8009ad0:	f7ff ffc9 	bl	8009a66 <__swhatbuf_r>
 8009ad4:	9900      	ldr	r1, [sp, #0]
 8009ad6:	4605      	mov	r5, r0
 8009ad8:	4630      	mov	r0, r6
 8009ada:	f7fe fd65 	bl	80085a8 <_malloc_r>
 8009ade:	b948      	cbnz	r0, 8009af4 <__smakebuf_r+0x44>
 8009ae0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ae4:	059a      	lsls	r2, r3, #22
 8009ae6:	d4ef      	bmi.n	8009ac8 <__smakebuf_r+0x18>
 8009ae8:	f023 0303 	bic.w	r3, r3, #3
 8009aec:	f043 0302 	orr.w	r3, r3, #2
 8009af0:	81a3      	strh	r3, [r4, #12]
 8009af2:	e7e3      	b.n	8009abc <__smakebuf_r+0xc>
 8009af4:	4b0d      	ldr	r3, [pc, #52]	; (8009b2c <__smakebuf_r+0x7c>)
 8009af6:	62b3      	str	r3, [r6, #40]	; 0x28
 8009af8:	89a3      	ldrh	r3, [r4, #12]
 8009afa:	6020      	str	r0, [r4, #0]
 8009afc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b00:	81a3      	strh	r3, [r4, #12]
 8009b02:	9b00      	ldr	r3, [sp, #0]
 8009b04:	6163      	str	r3, [r4, #20]
 8009b06:	9b01      	ldr	r3, [sp, #4]
 8009b08:	6120      	str	r0, [r4, #16]
 8009b0a:	b15b      	cbz	r3, 8009b24 <__smakebuf_r+0x74>
 8009b0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b10:	4630      	mov	r0, r6
 8009b12:	f000 f86b 	bl	8009bec <_isatty_r>
 8009b16:	b128      	cbz	r0, 8009b24 <__smakebuf_r+0x74>
 8009b18:	89a3      	ldrh	r3, [r4, #12]
 8009b1a:	f023 0303 	bic.w	r3, r3, #3
 8009b1e:	f043 0301 	orr.w	r3, r3, #1
 8009b22:	81a3      	strh	r3, [r4, #12]
 8009b24:	89a0      	ldrh	r0, [r4, #12]
 8009b26:	4305      	orrs	r5, r0
 8009b28:	81a5      	strh	r5, [r4, #12]
 8009b2a:	e7cd      	b.n	8009ac8 <__smakebuf_r+0x18>
 8009b2c:	080093c1 	.word	0x080093c1

08009b30 <_malloc_usable_size_r>:
 8009b30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b34:	1f18      	subs	r0, r3, #4
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	bfbc      	itt	lt
 8009b3a:	580b      	ldrlt	r3, [r1, r0]
 8009b3c:	18c0      	addlt	r0, r0, r3
 8009b3e:	4770      	bx	lr

08009b40 <_raise_r>:
 8009b40:	291f      	cmp	r1, #31
 8009b42:	b538      	push	{r3, r4, r5, lr}
 8009b44:	4604      	mov	r4, r0
 8009b46:	460d      	mov	r5, r1
 8009b48:	d904      	bls.n	8009b54 <_raise_r+0x14>
 8009b4a:	2316      	movs	r3, #22
 8009b4c:	6003      	str	r3, [r0, #0]
 8009b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b52:	bd38      	pop	{r3, r4, r5, pc}
 8009b54:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009b56:	b112      	cbz	r2, 8009b5e <_raise_r+0x1e>
 8009b58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b5c:	b94b      	cbnz	r3, 8009b72 <_raise_r+0x32>
 8009b5e:	4620      	mov	r0, r4
 8009b60:	f000 f830 	bl	8009bc4 <_getpid_r>
 8009b64:	462a      	mov	r2, r5
 8009b66:	4601      	mov	r1, r0
 8009b68:	4620      	mov	r0, r4
 8009b6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b6e:	f000 b817 	b.w	8009ba0 <_kill_r>
 8009b72:	2b01      	cmp	r3, #1
 8009b74:	d00a      	beq.n	8009b8c <_raise_r+0x4c>
 8009b76:	1c59      	adds	r1, r3, #1
 8009b78:	d103      	bne.n	8009b82 <_raise_r+0x42>
 8009b7a:	2316      	movs	r3, #22
 8009b7c:	6003      	str	r3, [r0, #0]
 8009b7e:	2001      	movs	r0, #1
 8009b80:	e7e7      	b.n	8009b52 <_raise_r+0x12>
 8009b82:	2400      	movs	r4, #0
 8009b84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009b88:	4628      	mov	r0, r5
 8009b8a:	4798      	blx	r3
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	e7e0      	b.n	8009b52 <_raise_r+0x12>

08009b90 <raise>:
 8009b90:	4b02      	ldr	r3, [pc, #8]	; (8009b9c <raise+0xc>)
 8009b92:	4601      	mov	r1, r0
 8009b94:	6818      	ldr	r0, [r3, #0]
 8009b96:	f7ff bfd3 	b.w	8009b40 <_raise_r>
 8009b9a:	bf00      	nop
 8009b9c:	2000002c 	.word	0x2000002c

08009ba0 <_kill_r>:
 8009ba0:	b538      	push	{r3, r4, r5, lr}
 8009ba2:	4d07      	ldr	r5, [pc, #28]	; (8009bc0 <_kill_r+0x20>)
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	4604      	mov	r4, r0
 8009ba8:	4608      	mov	r0, r1
 8009baa:	4611      	mov	r1, r2
 8009bac:	602b      	str	r3, [r5, #0]
 8009bae:	f7f8 fac1 	bl	8002134 <_kill>
 8009bb2:	1c43      	adds	r3, r0, #1
 8009bb4:	d102      	bne.n	8009bbc <_kill_r+0x1c>
 8009bb6:	682b      	ldr	r3, [r5, #0]
 8009bb8:	b103      	cbz	r3, 8009bbc <_kill_r+0x1c>
 8009bba:	6023      	str	r3, [r4, #0]
 8009bbc:	bd38      	pop	{r3, r4, r5, pc}
 8009bbe:	bf00      	nop
 8009bc0:	20007f04 	.word	0x20007f04

08009bc4 <_getpid_r>:
 8009bc4:	f7f8 baae 	b.w	8002124 <_getpid>

08009bc8 <_fstat_r>:
 8009bc8:	b538      	push	{r3, r4, r5, lr}
 8009bca:	4d07      	ldr	r5, [pc, #28]	; (8009be8 <_fstat_r+0x20>)
 8009bcc:	2300      	movs	r3, #0
 8009bce:	4604      	mov	r4, r0
 8009bd0:	4608      	mov	r0, r1
 8009bd2:	4611      	mov	r1, r2
 8009bd4:	602b      	str	r3, [r5, #0]
 8009bd6:	f7f8 fb0c 	bl	80021f2 <_fstat>
 8009bda:	1c43      	adds	r3, r0, #1
 8009bdc:	d102      	bne.n	8009be4 <_fstat_r+0x1c>
 8009bde:	682b      	ldr	r3, [r5, #0]
 8009be0:	b103      	cbz	r3, 8009be4 <_fstat_r+0x1c>
 8009be2:	6023      	str	r3, [r4, #0]
 8009be4:	bd38      	pop	{r3, r4, r5, pc}
 8009be6:	bf00      	nop
 8009be8:	20007f04 	.word	0x20007f04

08009bec <_isatty_r>:
 8009bec:	b538      	push	{r3, r4, r5, lr}
 8009bee:	4d06      	ldr	r5, [pc, #24]	; (8009c08 <_isatty_r+0x1c>)
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	4604      	mov	r4, r0
 8009bf4:	4608      	mov	r0, r1
 8009bf6:	602b      	str	r3, [r5, #0]
 8009bf8:	f7f8 fb0b 	bl	8002212 <_isatty>
 8009bfc:	1c43      	adds	r3, r0, #1
 8009bfe:	d102      	bne.n	8009c06 <_isatty_r+0x1a>
 8009c00:	682b      	ldr	r3, [r5, #0]
 8009c02:	b103      	cbz	r3, 8009c06 <_isatty_r+0x1a>
 8009c04:	6023      	str	r3, [r4, #0]
 8009c06:	bd38      	pop	{r3, r4, r5, pc}
 8009c08:	20007f04 	.word	0x20007f04

08009c0c <_init>:
 8009c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c0e:	bf00      	nop
 8009c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c12:	bc08      	pop	{r3}
 8009c14:	469e      	mov	lr, r3
 8009c16:	4770      	bx	lr

08009c18 <_fini>:
 8009c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c1a:	bf00      	nop
 8009c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c1e:	bc08      	pop	{r3}
 8009c20:	469e      	mov	lr, r3
 8009c22:	4770      	bx	lr
