Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 11 12:51:04 2023
| Host         : Simulacion18 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file c_uart_top_control_sets_placed.rpt
| Design       : c_uart_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            9 |
| No           | No                    | Yes                    |              61 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+------------------+------------------+----------------+--------------+
|         Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG            |               |                  |                1 |              1 |         1.00 |
|  U_RX/word_signal_tmp__0[1] |               |                  |                1 |              1 |         1.00 |
|  U_RX/word_signal_tmp__0[0] |               |                  |                1 |              1 |         1.00 |
|  U_RX/word_signal_tmp__0[2] |               |                  |                1 |              1 |         1.00 |
|  U_RX/word_signal_tmp__0[3] |               |                  |                1 |              1 |         1.00 |
|  U_RX/word_signal_tmp__0[4] |               |                  |                1 |              1 |         1.00 |
|  U_RX/word_signal_tmp__0[6] |               |                  |                1 |              1 |         1.00 |
|  U_RX/word_signal_tmp__0[5] |               |                  |                1 |              1 |         1.00 |
|  U_RX/word_signal_tmp__0[7] |               |                  |                1 |              1 |         1.00 |
|  U_CLOCK/CLK                |               | reset_IBUF       |               11 |             29 |         2.64 |
|  clock_IBUF_BUFG            |               | reset_IBUF       |                8 |             32 |         4.00 |
+-----------------------------+---------------+------------------+------------------+----------------+--------------+


