{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 11:50:58 2008 " "Info: Processing started: Sat Oct 25 11:50:58 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigiComV32_NewInst_BSF -c DigiComV32_NewInst_BSF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigiComV32_NewInst_BSF -c DigiComV32_NewInst_BSF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instructionStepMode " "Info: Assuming node \"instructionStepMode\" is an undefined clock" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 44 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instructionStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clockStepMode " "Info: Assuming node \"clockStepMode\" is an undefined clock" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 902 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 242 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 247 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 252 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 257 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst3\|clk20000\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 259 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|regOut:inst10\|select_node " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|regOut:inst10\|select_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 236 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|regOut:inst10\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|reset:inst\|reset_node " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|reset:inst\|reset_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 346 30 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 903 36 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|reset:inst\|reset_out " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|reset:inst\|reset_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 347 29 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 356 33 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|clk2 " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst3\|clk2\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 911 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|clk " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|scounter:inst3\|clk\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register simplecom_ro1:DC_inst\|reg:inst5\|ar\[0\] register simplecom_ro1:DC_inst\|reg:inst5\|address\[0\] 42.01 MHz 23.806 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.01 MHz between source register \"simplecom_ro1:DC_inst\|reg:inst5\|ar\[0\]\" and destination register \"simplecom_ro1:DC_inst\|reg:inst5\|address\[0\]\" (period= 23.806 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.960 ns + Longest register register " "Info: + Longest register to register delay is 0.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|reg:inst5\|ar\[0\] 1 REG LC_X18_Y6_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y6_N0; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ar\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|reg:inst5|ar[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.115 ns) 0.960 ns simplecom_ro1:DC_inst\|reg:inst5\|address\[0\] 2 REG LC_X19_Y6_N9 1 " "Info: 2: + IC(0.845 ns) + CELL(0.115 ns) = 0.960 ns; Loc. = LC_X19_Y6_N9; Fanout = 1; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|address\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[0] simplecom_ro1:DC_inst|reg:inst5|address[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1139 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 11.98 % ) " "Info: Total cell delay = 0.115 ns ( 11.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 88.02 % ) " "Info: Total interconnect delay = 0.845 ns ( 88.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[0] simplecom_ro1:DC_inst|reg:inst5|address[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.960 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[0] {} simplecom_ro1:DC_inst|reg:inst5|address[0] {} } { 0.000ns 0.845ns } { 0.000ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.682 ns - Smallest " "Info: - Smallest clock skew is -10.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.133 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.711 ns) 3.133 ns simplecom_ro1:DC_inst\|reg:inst5\|address\[0\] 2 REG LC_X19_Y6_N9 1 " "Info: 2: + IC(0.953 ns) + CELL(0.711 ns) = 3.133 ns; Loc. = LC_X19_Y6_N9; Fanout = 1; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|address\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clk simplecom_ro1:DC_inst|reg:inst5|address[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1139 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.58 % ) " "Info: Total cell delay = 2.180 ns ( 69.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 30.42 % ) " "Info: Total interconnect delay = 0.953 ns ( 30.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk simplecom_ro1:DC_inst|reg:inst5|address[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|reg:inst5|address[0] {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.815 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.935 ns) 3.352 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X7_Y5_N2 2 " "Info: 2: + IC(0.948 ns) + CELL(0.935 ns) = 3.352 ns; Loc. = LC_X7_Y5_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 902 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.292 ns) 4.207 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X7_Y5_N1 1 " "Info: 3: + IC(0.563 ns) + CELL(0.292 ns) = 4.207 ns; Loc. = LC_X7_Y5_N1; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 903 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.114 ns) 4.738 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X7_Y5_N6 9 " "Info: 4: + IC(0.417 ns) + CELL(0.114 ns) = 4.738 ns; Loc. = LC_X7_Y5_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.957 ns) + CELL(0.935 ns) 9.630 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.957 ns) + CELL(0.935 ns) = 9.630 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.474 ns) + CELL(0.711 ns) 13.815 ns simplecom_ro1:DC_inst\|reg:inst5\|ar\[0\] 6 REG LC_X18_Y6_N0 5 " "Info: 6: + IC(3.474 ns) + CELL(0.711 ns) = 13.815 ns; Loc. = LC_X18_Y6_N0; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ar\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.185 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ar[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.456 ns ( 32.25 % ) " "Info: Total cell delay = 4.456 ns ( 32.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.359 ns ( 67.75 % ) " "Info: Total interconnect delay = 9.359 ns ( 67.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ar[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ar[0] {} } { 0.000ns 0.000ns 0.948ns 0.563ns 0.417ns 3.957ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk simplecom_ro1:DC_inst|reg:inst5|address[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|reg:inst5|address[0] {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ar[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ar[0] {} } { 0.000ns 0.000ns 0.948ns 0.563ns 0.417ns 3.957ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1139 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1139 33 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[0] simplecom_ro1:DC_inst|reg:inst5|address[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.960 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[0] {} simplecom_ro1:DC_inst|reg:inst5|address[0] {} } { 0.000ns 0.845ns } { 0.000ns 0.115ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk simplecom_ro1:DC_inst|reg:inst5|address[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|reg:inst5|address[0] {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ar[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ar[0] {} } { 0.000ns 0.000ns 0.948ns 0.563ns 0.417ns 3.957ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "instructionStepMode register register simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 275.03 MHz Internal " "Info: Clock \"instructionStepMode\" Internal fmax is restricted to 275.03 MHz between source register \"simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" and destination register \"simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.082 ns + Longest register register " "Info: + Longest register to register delay is 2.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 1 REG LC_X18_Y12_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y12_N1; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.575 ns) 1.135 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~82COUT1 2 COMB LC_X18_Y12_N1 2 " "Info: 2: + IC(0.560 ns) + CELL(0.575 ns) = 1.135 ns; Loc. = LC_X18_Y12_N1; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~82COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.215 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~84COUT1 3 COMB LC_X18_Y12_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.215 ns; Loc. = LC_X18_Y12_N2; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~84COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.295 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~86COUT1 4 COMB LC_X18_Y12_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.295 ns; Loc. = LC_X18_Y12_N3; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~86COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 2.082 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 5 REG LC_X18_Y12_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.787 ns) = 2.082 ns; Loc. = LC_X18_Y12_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 73.10 % ) " "Info: Total cell delay = 1.522 ns ( 73.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 26.90 % ) " "Info: Total interconnect delay = 0.560 ns ( 26.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.082 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.560ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode destination 7.805 ns + Shortest register " "Info: + Shortest clock path from clock \"instructionStepMode\" to destination register is 7.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns instructionStepMode 1 CLK PIN_R12 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_R12; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.292 ns) 3.088 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X21_Y4_N0 5 " "Info: 2: + IC(1.321 ns) + CELL(0.292 ns) = 3.088 ns; Loc. = LC_X21_Y4_N0; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.006 ns) + CELL(0.711 ns) 7.805 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 3 REG LC_X18_Y12_N4 2 " "Info: 3: + IC(4.006 ns) + CELL(0.711 ns) = 7.805 ns; Loc. = LC_X18_Y12_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.717 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 31.75 % ) " "Info: Total cell delay = 2.478 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.327 ns ( 68.25 % ) " "Info: Total interconnect delay = 5.327 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.321ns 4.006ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode source 7.805 ns - Longest register " "Info: - Longest clock path from clock \"instructionStepMode\" to source register is 7.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns instructionStepMode 1 CLK PIN_R12 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_R12; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.292 ns) 3.088 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X21_Y4_N0 5 " "Info: 2: + IC(1.321 ns) + CELL(0.292 ns) = 3.088 ns; Loc. = LC_X21_Y4_N0; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.006 ns) + CELL(0.711 ns) 7.805 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 3 REG LC_X18_Y12_N1 17 " "Info: 3: + IC(4.006 ns) + CELL(0.711 ns) = 7.805 ns; Loc. = LC_X18_Y12_N1; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.717 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 31.75 % ) " "Info: Total cell delay = 2.478 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.327 ns ( 68.25 % ) " "Info: Total interconnect delay = 5.327 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.321ns 4.006ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.321ns 4.006ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.321ns 4.006ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.082 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.560ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.321ns 4.006ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.321ns 4.006ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } {  } {  } "" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockStepMode register simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\] register simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\] 69.72 MHz 14.344 ns Internal " "Info: Clock \"clockStepMode\" has Internal fmax of 69.72 MHz between source register \"simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\]\" and destination register \"simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\]\" (period= 14.344 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.888 ns + Longest register register " "Info: + Longest register to register delay is 6.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\] 1 REG LC_X21_Y11_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y11_N4; Fanout = 7; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.838 ns) 2.464 ns simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~277 2 COMB LC_X20_Y10_N9 6 " "Info: 2: + IC(1.626 ns) + CELL(0.838 ns) = 2.464 ns; Loc. = LC_X20_Y10_N9; Fanout = 6; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~277'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 659 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.600 ns simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~255 3 COMB LC_X20_Y9_N4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.136 ns) = 2.600 ns; Loc. = LC_X20_Y9_N4; Fanout = 4; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~255'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 simplecom_ro1:DC_inst|addlogic:inst13|Add0~255 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 751 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.221 ns simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~256 4 COMB LC_X20_Y9_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 3.221 ns; Loc. = LC_X20_Y9_N5; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~256'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { simplecom_ro1:DC_inst|addlogic:inst13|Add0~255 simplecom_ro1:DC_inst|addlogic:inst13|Add0~256 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 752 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.292 ns) 4.748 ns simplecom_ro1:DC_inst\|reg:inst5\|ac~3272 5 COMB LC_X21_Y8_N0 1 " "Info: 5: + IC(1.235 ns) + CELL(0.292 ns) = 4.748 ns; Loc. = LC_X21_Y8_N0; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac~3272'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { simplecom_ro1:DC_inst|addlogic:inst13|Add0~256 simplecom_ro1:DC_inst|reg:inst5|ac~3272 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 753 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 5.278 ns simplecom_ro1:DC_inst\|reg:inst5\|ac~3273 6 COMB LC_X21_Y8_N8 1 " "Info: 6: + IC(0.416 ns) + CELL(0.114 ns) = 5.278 ns; Loc. = LC_X21_Y8_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac~3273'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { simplecom_ro1:DC_inst|reg:inst5|ac~3272 simplecom_ro1:DC_inst|reg:inst5|ac~3273 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 755 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.114 ns) 6.101 ns simplecom_ro1:DC_inst\|reg:inst5\|ac~3274 7 COMB LC_X21_Y8_N2 1 " "Info: 7: + IC(0.709 ns) + CELL(0.114 ns) = 6.101 ns; Loc. = LC_X21_Y8_N2; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac~3274'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { simplecom_ro1:DC_inst|reg:inst5|ac~3273 simplecom_ro1:DC_inst|reg:inst5|ac~3274 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 756 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 6.397 ns simplecom_ro1:DC_inst\|reg:inst5\|ac~3275 8 COMB LC_X21_Y8_N3 1 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 6.397 ns; Loc. = LC_X21_Y8_N3; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac~3275'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { simplecom_ro1:DC_inst|reg:inst5|ac~3274 simplecom_ro1:DC_inst|reg:inst5|ac~3275 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 757 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 6.888 ns simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\] 9 REG LC_X21_Y8_N4 6 " "Info: 9: + IC(0.182 ns) + CELL(0.309 ns) = 6.888 ns; Loc. = LC_X21_Y8_N4; Fanout = 6; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { simplecom_ro1:DC_inst|reg:inst5|ac~3275 simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.538 ns ( 36.85 % ) " "Info: Total cell delay = 2.538 ns ( 36.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.350 ns ( 63.15 % ) " "Info: Total interconnect delay = 4.350 ns ( 63.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 simplecom_ro1:DC_inst|addlogic:inst13|Add0~255 simplecom_ro1:DC_inst|addlogic:inst13|Add0~256 simplecom_ro1:DC_inst|reg:inst5|ac~3272 simplecom_ro1:DC_inst|reg:inst5|ac~3273 simplecom_ro1:DC_inst|reg:inst5|ac~3274 simplecom_ro1:DC_inst|reg:inst5|ac~3275 simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~255 {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~256 {} simplecom_ro1:DC_inst|reg:inst5|ac~3272 {} simplecom_ro1:DC_inst|reg:inst5|ac~3273 {} simplecom_ro1:DC_inst|reg:inst5|ac~3274 {} simplecom_ro1:DC_inst|reg:inst5|ac~3275 {} simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 1.626ns 0.000ns 0.000ns 1.235ns 0.416ns 0.709ns 0.182ns 0.182ns } { 0.000ns 0.838ns 0.136ns 0.621ns 0.292ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.023 ns - Smallest " "Info: - Smallest clock skew is -0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 12.364 ns + Shortest register " "Info: + Shortest clock path from clock \"clockStepMode\" to destination register is 12.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.292 ns) 3.260 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X7_Y5_N6 9 " "Info: 2: + IC(1.499 ns) + CELL(0.292 ns) = 3.260 ns; Loc. = LC_X7_Y5_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.957 ns) + CELL(0.935 ns) 8.152 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.957 ns) + CELL(0.935 ns) = 8.152 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.711 ns) 12.364 ns simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\] 4 REG LC_X21_Y8_N4 6 " "Info: 4: + IC(3.501 ns) + CELL(0.711 ns) = 12.364 ns; Loc. = LC_X21_Y8_N4; Fanout = 6; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.407 ns ( 27.56 % ) " "Info: Total cell delay = 3.407 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.957 ns ( 72.44 % ) " "Info: Total interconnect delay = 8.957 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.364 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.364 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 0.000ns 1.499ns 3.957ns 3.501ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 12.387 ns - Longest register " "Info: - Longest clock path from clock \"clockStepMode\" to source register is 12.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.292 ns) 3.260 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X7_Y5_N6 9 " "Info: 2: + IC(1.499 ns) + CELL(0.292 ns) = 3.260 ns; Loc. = LC_X7_Y5_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.957 ns) + CELL(0.935 ns) 8.152 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.957 ns) + CELL(0.935 ns) = 8.152 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.524 ns) + CELL(0.711 ns) 12.387 ns simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\] 4 REG LC_X21_Y11_N4 7 " "Info: 4: + IC(3.524 ns) + CELL(0.711 ns) = 12.387 ns; Loc. = LC_X21_Y11_N4; Fanout = 7; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.235 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.407 ns ( 27.50 % ) " "Info: Total cell delay = 3.407 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.980 ns ( 72.50 % ) " "Info: Total interconnect delay = 8.980 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.387 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.387 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} } { 0.000ns 0.000ns 1.499ns 3.957ns 3.524ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.364 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.364 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 0.000ns 1.499ns 3.957ns 3.501ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.387 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.387 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} } { 0.000ns 0.000ns 1.499ns 3.957ns 3.524ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 29 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 29 0 } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 simplecom_ro1:DC_inst|addlogic:inst13|Add0~255 simplecom_ro1:DC_inst|addlogic:inst13|Add0~256 simplecom_ro1:DC_inst|reg:inst5|ac~3272 simplecom_ro1:DC_inst|reg:inst5|ac~3273 simplecom_ro1:DC_inst|reg:inst5|ac~3274 simplecom_ro1:DC_inst|reg:inst5|ac~3275 simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~255 {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~256 {} simplecom_ro1:DC_inst|reg:inst5|ac~3272 {} simplecom_ro1:DC_inst|reg:inst5|ac~3273 {} simplecom_ro1:DC_inst|reg:inst5|ac~3274 {} simplecom_ro1:DC_inst|reg:inst5|ac~3275 {} simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 1.626ns 0.000ns 0.000ns 1.235ns 0.416ns 0.709ns 0.182ns 0.182ns } { 0.000ns 0.838ns 0.136ns 0.621ns 0.292ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.364 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.364 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 0.000ns 1.499ns 3.957ns 3.501ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.387 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.387 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} } { 0.000ns 0.000ns 1.499ns 3.957ns 3.524ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 148 " "Warning: Circuit may not operate. Detected 148 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "simplecom_ro1:DC_inst\|addlogic:inst13\|e2 simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\] clk 8.092 ns " "Info: Found hold time violation between source  pin or register \"simplecom_ro1:DC_inst\|addlogic:inst13\|e2\" and destination pin or register \"simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\]\" for clock \"clk\" (Hold time is 8.092 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.682 ns + Largest " "Info: + Largest clock skew is 10.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.815 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.935 ns) 3.352 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X7_Y5_N2 2 " "Info: 2: + IC(0.948 ns) + CELL(0.935 ns) = 3.352 ns; Loc. = LC_X7_Y5_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 902 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.292 ns) 4.207 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X7_Y5_N1 1 " "Info: 3: + IC(0.563 ns) + CELL(0.292 ns) = 4.207 ns; Loc. = LC_X7_Y5_N1; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 903 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.114 ns) 4.738 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X7_Y5_N6 9 " "Info: 4: + IC(0.417 ns) + CELL(0.114 ns) = 4.738 ns; Loc. = LC_X7_Y5_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.957 ns) + CELL(0.935 ns) 9.630 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.957 ns) + CELL(0.935 ns) = 9.630 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.474 ns) + CELL(0.711 ns) 13.815 ns simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\] 6 REG LC_X21_Y7_N9 4 " "Info: 6: + IC(3.474 ns) + CELL(0.711 ns) = 13.815 ns; Loc. = LC_X21_Y7_N9; Fanout = 4; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.185 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.456 ns ( 32.25 % ) " "Info: Total cell delay = 4.456 ns ( 32.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.359 ns ( 67.75 % ) " "Info: Total interconnect delay = 9.359 ns ( 67.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.000ns 0.948ns 0.563ns 0.417ns 3.957ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.133 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.711 ns) 3.133 ns simplecom_ro1:DC_inst\|addlogic:inst13\|e2 2 REG LC_X21_Y6_N8 3 " "Info: 2: + IC(0.953 ns) + CELL(0.711 ns) = 3.133 ns; Loc. = LC_X21_Y6_N8; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst13\|e2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clk simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 783 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.58 % ) " "Info: Total cell delay = 2.180 ns ( 69.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 30.42 % ) " "Info: Total interconnect delay = 0.953 ns ( 30.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|addlogic:inst13|e2 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.000ns 0.948ns 0.563ns 0.417ns 3.957ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|addlogic:inst13|e2 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 783 27 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.381 ns - Shortest register register " "Info: - Shortest register to register delay is 2.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|addlogic:inst13\|e2 1 REG LC_X21_Y6_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y6_N8; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst13\|e2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 783 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.590 ns) 1.890 ns simplecom_ro1:DC_inst\|reg:inst5\|ac~3285 2 COMB LC_X21_Y7_N8 1 " "Info: 2: + IC(1.300 ns) + CELL(0.590 ns) = 1.890 ns; Loc. = LC_X21_Y7_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac~3285'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { simplecom_ro1:DC_inst|addlogic:inst13|e2 simplecom_ro1:DC_inst|reg:inst5|ac~3285 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 790 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 2.381 ns simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\] 3 REG LC_X21_Y7_N9 4 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 2.381 ns; Loc. = LC_X21_Y7_N9; Fanout = 4; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { simplecom_ro1:DC_inst|reg:inst5|ac~3285 simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.899 ns ( 37.76 % ) " "Info: Total cell delay = 0.899 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 62.24 % ) " "Info: Total interconnect delay = 1.482 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { simplecom_ro1:DC_inst|addlogic:inst13|e2 simplecom_ro1:DC_inst|reg:inst5|ac~3285 simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.381 ns" { simplecom_ro1:DC_inst|addlogic:inst13|e2 {} simplecom_ro1:DC_inst|reg:inst5|ac~3285 {} simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 1.300ns 0.182ns } { 0.000ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 783 27 0 } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.000ns 0.948ns 0.563ns 0.417ns 3.957ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|addlogic:inst13|e2 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { simplecom_ro1:DC_inst|addlogic:inst13|e2 simplecom_ro1:DC_inst|reg:inst5|ac~3285 simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.381 ns" { simplecom_ro1:DC_inst|addlogic:inst13|e2 {} simplecom_ro1:DC_inst|reg:inst5|ac~3285 {} simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 1.300ns 0.182ns } { 0.000ns 0.590ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clockStepMode 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clockStepMode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] clockStepMode 4.609 ns " "Info: Found hold time violation between source  pin or register \"simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay\" and destination pin or register \"simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" for clock \"clockStepMode\" (Hold time is 4.609 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.817 ns + Largest " "Info: + Largest clock skew is 7.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 15.745 ns + Longest register " "Info: + Longest clock path from clock \"clockStepMode\" to destination register is 15.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.292 ns) 3.260 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X7_Y5_N6 9 " "Info: 2: + IC(1.499 ns) + CELL(0.292 ns) = 3.260 ns; Loc. = LC_X7_Y5_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.957 ns) + CELL(0.935 ns) 8.152 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.957 ns) + CELL(0.935 ns) = 8.152 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(0.442 ns) 11.028 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X21_Y4_N0 5 " "Info: 4: + IC(2.434 ns) + CELL(0.442 ns) = 11.028 ns; Loc. = LC_X21_Y4_N0; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.006 ns) + CELL(0.711 ns) 15.745 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 5 REG LC_X18_Y12_N1 17 " "Info: 5: + IC(4.006 ns) + CELL(0.711 ns) = 15.745 ns; Loc. = LC_X18_Y12_N1; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.717 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.849 ns ( 24.45 % ) " "Info: Total cell delay = 3.849 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.896 ns ( 75.55 % ) " "Info: Total interconnect delay = 11.896 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.745 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.745 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.499ns 3.957ns 2.434ns 4.006ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 7.928 ns - Shortest register " "Info: - Shortest clock path from clock \"clockStepMode\" to source register is 7.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.292 ns) 3.260 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X7_Y5_N6 9 " "Info: 2: + IC(1.499 ns) + CELL(0.292 ns) = 3.260 ns; Loc. = LC_X7_Y5_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.957 ns) + CELL(0.711 ns) 7.928 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 3 REG LC_X14_Y9_N4 5 " "Info: 3: + IC(3.957 ns) + CELL(0.711 ns) = 7.928 ns; Loc. = LC_X14_Y9_N4; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 883 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 31.18 % ) " "Info: Total cell delay = 2.472 ns ( 31.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.456 ns ( 68.82 % ) " "Info: Total interconnect delay = 5.456 ns ( 68.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.928 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.928 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 1.499ns 3.957ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.745 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.745 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.499ns 3.957ns 2.434ns 4.006ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.928 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.928 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 1.499ns 3.957ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 883 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.999 ns - Shortest register register " "Info: - Shortest register to register delay is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 1 REG LC_X14_Y9_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y9_N4; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 883 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(1.225 ns) 2.999 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 2 REG LC_X18_Y12_N1 17 " "Info: 2: + IC(1.774 ns) + CELL(1.225 ns) = 2.999 ns; Loc. = LC_X18_Y12_N1; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 40.85 % ) " "Info: Total cell delay = 1.225 ns ( 40.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.774 ns ( 59.15 % ) " "Info: Total interconnect delay = 1.774 ns ( 59.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 1.774ns } { 0.000ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.745 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.745 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.499ns 3.957ns 2.434ns 4.006ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.928 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.928 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 1.499ns 3.957ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 1.774ns } { 0.000ns 1.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[6\] outr_ld clk 8.521 ns register " "Info: tsu for register \"simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[6\]\" (data pin = \"outr_ld\", clock pin = \"clk\") is 8.521 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.612 ns + Longest pin register " "Info: + Longest pin to register delay is 11.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns outr_ld 1 PIN PIN_R6 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_R6; Fanout = 2; PIN Node = 'outr_ld'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr_ld } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.926 ns) + CELL(0.292 ns) 8.693 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|process4~0 2 COMB LC_X20_Y7_N9 8 " "Info: 2: + IC(6.926 ns) + CELL(0.292 ns) = 8.693 ns; Loc. = LC_X20_Y7_N9; Fanout = 8; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|process4~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.218 ns" { outr_ld simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 983 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.867 ns) 11.612 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[6\] 3 REG LC_X14_Y4_N2 8 " "Info: 3: + IC(2.052 ns) + CELL(0.867 ns) = 11.612 ns; Loc. = LC_X14_Y4_N2; Fanout = 8; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 simplecom_ro1:DC_inst|inpoutp:inst7|output[6] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1136 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.634 ns ( 22.68 % ) " "Info: Total cell delay = 2.634 ns ( 22.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.978 ns ( 77.32 % ) " "Info: Total interconnect delay = 8.978 ns ( 77.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.612 ns" { outr_ld simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 simplecom_ro1:DC_inst|inpoutp:inst7|output[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.612 ns" { outr_ld {} outr_ld~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 {} simplecom_ro1:DC_inst|inpoutp:inst7|output[6] {} } { 0.000ns 0.000ns 6.926ns 2.052ns } { 0.000ns 1.475ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1136 35 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.128 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.711 ns) 3.128 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[6\] 2 REG LC_X14_Y4_N2 8 " "Info: 2: + IC(0.948 ns) + CELL(0.711 ns) = 3.128 ns; Loc. = LC_X14_Y4_N2; Fanout = 8; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|output[6] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1136 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.69 % ) " "Info: Total cell delay = 2.180 ns ( 69.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 30.31 % ) " "Info: Total interconnect delay = 0.948 ns ( 30.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|output[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|output[6] {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.612 ns" { outr_ld simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 simplecom_ro1:DC_inst|inpoutp:inst7|output[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.612 ns" { outr_ld {} outr_ld~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 {} simplecom_ro1:DC_inst|inpoutp:inst7|output[6] {} } { 0.000ns 0.000ns 6.926ns 2.052ns } { 0.000ns 1.475ns 0.292ns 0.867ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|output[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|output[6] {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk selected_reg\[9\] simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 31.211 ns register " "Info: tco from clock \"clk\" to destination pin \"selected_reg\[9\]\" through register \"simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]\" is 31.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.332 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 13.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.935 ns) 3.359 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 2 REG LC_X23_Y7_N3 20 " "Info: 2: + IC(0.955 ns) + CELL(0.935 ns) = 3.359 ns; Loc. = LC_X23_Y7_N3; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { clk simplecom_ro1:DC_inst|scounter:inst3|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 259 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.320 ns) + CELL(0.935 ns) 8.614 ns simplecom_ro1:DC_inst\|regOut:inst10\|select_node 3 REG LC_X22_Y7_N2 3 " "Info: 3: + IC(4.320 ns) + CELL(0.935 ns) = 8.614 ns; Loc. = LC_X22_Y7_N2; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|select_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.255 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk20000 simplecom_ro1:DC_inst|regOut:inst10|select_node } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 236 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.007 ns) + CELL(0.711 ns) 13.332 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 4 REG LC_X22_Y3_N7 42 " "Info: 4: + IC(4.007 ns) + CELL(0.711 ns) = 13.332 ns; Loc. = LC_X22_Y3_N7; Fanout = 42; REG Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { simplecom_ro1:DC_inst|regOut:inst10|select_node simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1131 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 30.38 % ) " "Info: Total cell delay = 4.050 ns ( 30.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.282 ns ( 69.62 % ) " "Info: Total interconnect delay = 9.282 ns ( 69.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.332 ns" { clk simplecom_ro1:DC_inst|scounter:inst3|clk20000 simplecom_ro1:DC_inst|regOut:inst10|select_node simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.332 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} simplecom_ro1:DC_inst|regOut:inst10|select_node {} simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} } { 0.000ns 0.000ns 0.955ns 4.320ns 4.007ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1131 39 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.655 ns + Longest register pin " "Info: + Longest register to pin delay is 17.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 1 REG LC_X22_Y3_N7 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y3_N7; Fanout = 42; REG Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1131 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.590 ns) 2.743 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1653 2 COMB LC_X17_Y4_N0 1 " "Info: 2: + IC(2.153 ns) + CELL(0.590 ns) = 2.743 ns; Loc. = LC_X17_Y4_N0; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1653'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1653 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1072 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.442 ns) 3.588 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1654 3 COMB LC_X17_Y4_N1 1 " "Info: 3: + IC(0.403 ns) + CELL(0.442 ns) = 3.588 ns; Loc. = LC_X17_Y4_N1; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1654'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1653 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1654 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1073 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.442 ns) 5.674 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1655 4 COMB LC_X14_Y6_N4 1 " "Info: 4: + IC(1.644 ns) + CELL(0.442 ns) = 5.674 ns; Loc. = LC_X14_Y6_N4; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1655'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1654 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1655 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1074 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.590 ns) 7.962 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1656 5 COMB LC_X17_Y5_N0 1 " "Info: 5: + IC(1.698 ns) + CELL(0.590 ns) = 7.962 ns; Loc. = LC_X17_Y5_N0; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1656'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1655 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1656 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1076 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(0.292 ns) 10.278 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1681 6 COMB LC_X11_Y8_N9 7 " "Info: 6: + IC(2.024 ns) + CELL(0.292 ns) = 10.278 ns; Loc. = LC_X11_Y8_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[7\]~1681'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1656 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1681 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1077 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.590 ns) 12.604 ns simplecom_ro1:DC_inst\|regOut:inst10\|Mux44~31 7 COMB LC_X9_Y6_N9 1 " "Info: 7: + IC(1.736 ns) + CELL(0.590 ns) = 12.604 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|Mux44~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1681 simplecom_ro1:DC_inst|regOut:inst10|Mux44~31 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1096 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.943 ns) + CELL(2.108 ns) 17.655 ns selected_reg\[9\] 8 PIN PIN_B5 0 " "Info: 8: + IC(2.943 ns) + CELL(2.108 ns) = 17.655 ns; Loc. = PIN_B5; Fanout = 0; PIN Node = 'selected_reg\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.051 ns" { simplecom_ro1:DC_inst|regOut:inst10|Mux44~31 selected_reg[9] } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.054 ns ( 28.63 % ) " "Info: Total cell delay = 5.054 ns ( 28.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.601 ns ( 71.37 % ) " "Info: Total interconnect delay = 12.601 ns ( 71.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.655 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1653 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1654 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1655 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1656 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1681 simplecom_ro1:DC_inst|regOut:inst10|Mux44~31 selected_reg[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.655 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1653 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1654 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1655 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1656 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1681 {} simplecom_ro1:DC_inst|regOut:inst10|Mux44~31 {} selected_reg[9] {} } { 0.000ns 2.153ns 0.403ns 1.644ns 1.698ns 2.024ns 1.736ns 2.943ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.590ns 0.292ns 0.590ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.332 ns" { clk simplecom_ro1:DC_inst|scounter:inst3|clk20000 simplecom_ro1:DC_inst|regOut:inst10|select_node simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.332 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} simplecom_ro1:DC_inst|regOut:inst10|select_node {} simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} } { 0.000ns 0.000ns 0.955ns 4.320ns 4.007ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.655 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1653 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1654 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1655 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1656 simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1681 simplecom_ro1:DC_inst|regOut:inst10|Mux44~31 selected_reg[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.655 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1653 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1654 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1655 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1656 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1681 {} simplecom_ro1:DC_inst|regOut:inst10|Mux44~31 {} selected_reg[9] {} } { 0.000ns 2.153ns 0.403ns 1.644ns 1.698ns 2.024ns 1.736ns 2.943ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.590ns 0.292ns 0.590ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "x\[6\] cb\[5\] 19.769 ns Longest " "Info: Longest tpd from source pin \"x\[6\]\" to destination pin \"cb\[5\]\" is 19.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns x\[6\] 1 PIN PIN_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_N9; Fanout = 20; PIN Node = 'x\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.253 ns) + CELL(0.442 ns) 9.170 ns simplecom_ro1:DC_inst\|reg:inst5\|Mux3~405 2 COMB LC_X17_Y10_N1 26 " "Info: 2: + IC(7.253 ns) + CELL(0.442 ns) = 9.170 ns; Loc. = LC_X17_Y10_N1; Fanout = 26; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|Mux3~405'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.695 ns" { x[6] simplecom_ro1:DC_inst|reg:inst5|Mux3~405 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 285 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.877 ns) + CELL(0.442 ns) 12.489 ns simplecom_ro1:DC_inst\|reg:inst5\|Mux10~229 3 COMB LC_X14_Y5_N5 1 " "Info: 3: + IC(2.877 ns) + CELL(0.442 ns) = 12.489 ns; Loc. = LC_X14_Y5_N5; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|Mux10~229'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { simplecom_ro1:DC_inst|reg:inst5|Mux3~405 simplecom_ro1:DC_inst|reg:inst5|Mux10~229 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 388 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.114 ns) 13.880 ns simplecom_ro1:DC_inst\|reg:inst5\|Mux10~230 4 COMB LC_X17_Y5_N8 1 " "Info: 4: + IC(1.277 ns) + CELL(0.114 ns) = 13.880 ns; Loc. = LC_X17_Y5_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|Mux10~230'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { simplecom_ro1:DC_inst|reg:inst5|Mux10~229 simplecom_ro1:DC_inst|reg:inst5|Mux10~230 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 584 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.114 ns) 15.648 ns simplecom_ro1:DC_inst\|reg:inst5\|Mux10 5 COMB LC_X14_Y8_N2 4 " "Info: 5: + IC(1.654 ns) + CELL(0.114 ns) = 15.648 ns; Loc. = LC_X14_Y8_N2; Fanout = 4; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|Mux10'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { simplecom_ro1:DC_inst|reg:inst5|Mux10~230 simplecom_ro1:DC_inst|reg:inst5|Mux10 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 589 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(2.108 ns) 19.769 ns cb\[5\] 6 PIN PIN_T10 0 " "Info: 6: + IC(2.013 ns) + CELL(2.108 ns) = 19.769 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'cb\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { simplecom_ro1:DC_inst|reg:inst5|Mux10 cb[5] } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.695 ns ( 23.75 % ) " "Info: Total cell delay = 4.695 ns ( 23.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.074 ns ( 76.25 % ) " "Info: Total interconnect delay = 15.074 ns ( 76.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.769 ns" { x[6] simplecom_ro1:DC_inst|reg:inst5|Mux3~405 simplecom_ro1:DC_inst|reg:inst5|Mux10~229 simplecom_ro1:DC_inst|reg:inst5|Mux10~230 simplecom_ro1:DC_inst|reg:inst5|Mux10 cb[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.769 ns" { x[6] {} x[6]~out0 {} simplecom_ro1:DC_inst|reg:inst5|Mux3~405 {} simplecom_ro1:DC_inst|reg:inst5|Mux10~229 {} simplecom_ro1:DC_inst|reg:inst5|Mux10~230 {} simplecom_ro1:DC_inst|reg:inst5|Mux10 {} cb[5] {} } { 0.000ns 0.000ns 7.253ns 2.877ns 1.277ns 1.654ns 2.013ns } { 0.000ns 1.475ns 0.442ns 0.442ns 0.114ns 0.114ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "simplecom_ro1:DC_inst\|reg:inst5\|ir\[13\] ir_ld clk 9.432 ns register " "Info: th for register \"simplecom_ro1:DC_inst\|reg:inst5\|ir\[13\]\" (data pin = \"ir_ld\", clock pin = \"clk\") is 9.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.842 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.935 ns) 3.352 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X7_Y5_N2 2 " "Info: 2: + IC(0.948 ns) + CELL(0.935 ns) = 3.352 ns; Loc. = LC_X7_Y5_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 902 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.292 ns) 4.207 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X7_Y5_N1 1 " "Info: 3: + IC(0.563 ns) + CELL(0.292 ns) = 4.207 ns; Loc. = LC_X7_Y5_N1; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 903 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.114 ns) 4.738 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X7_Y5_N6 9 " "Info: 4: + IC(0.417 ns) + CELL(0.114 ns) = 4.738 ns; Loc. = LC_X7_Y5_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.957 ns) + CELL(0.935 ns) 9.630 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.957 ns) + CELL(0.935 ns) = 9.630 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.711 ns) 13.842 ns simplecom_ro1:DC_inst\|reg:inst5\|ir\[13\] 6 REG LC_X20_Y8_N1 10 " "Info: 6: + IC(3.501 ns) + CELL(0.711 ns) = 13.842 ns; Loc. = LC_X20_Y8_N1; Fanout = 10; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ir\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ir[13] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1142 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.456 ns ( 32.19 % ) " "Info: Total cell delay = 4.456 ns ( 32.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.386 ns ( 67.81 % ) " "Info: Total interconnect delay = 9.386 ns ( 67.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.842 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ir[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.842 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ir[13] {} } { 0.000ns 0.000ns 0.948ns 0.563ns 0.417ns 3.957ns 3.501ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1142 28 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.425 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ir_ld 1 PIN PIN_J3 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 16; PIN Node = 'ir_ld'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_ld } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.867 ns) 4.425 ns simplecom_ro1:DC_inst\|reg:inst5\|ir\[13\] 2 REG LC_X20_Y8_N1 10 " "Info: 2: + IC(2.089 ns) + CELL(0.867 ns) = 4.425 ns; Loc. = LC_X20_Y8_N1; Fanout = 10; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ir\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { ir_ld simplecom_ro1:DC_inst|reg:inst5|ir[13] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1142 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 52.79 % ) " "Info: Total cell delay = 2.336 ns ( 52.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.089 ns ( 47.21 % ) " "Info: Total interconnect delay = 2.089 ns ( 47.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { ir_ld simplecom_ro1:DC_inst|reg:inst5|ir[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { ir_ld {} ir_ld~out0 {} simplecom_ro1:DC_inst|reg:inst5|ir[13] {} } { 0.000ns 0.000ns 2.089ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.842 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ir[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.842 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ir[13] {} } { 0.000ns 0.000ns 0.948ns 0.563ns 0.417ns 3.957ns 3.501ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { ir_ld simplecom_ro1:DC_inst|reg:inst5|ir[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { ir_ld {} ir_ld~out0 {} simplecom_ro1:DC_inst|reg:inst5|ir[13] {} } { 0.000ns 0.000ns 2.089ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 11:51:02 2008 " "Info: Processing ended: Sat Oct 25 11:51:02 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
