|multicore1
clock_en => clock_en.IN5
clk2 => clk2.IN5
controlRST => controlRST.IN4
bus_out[0] <= outputmux_simulation:selectcore.bus_out[0]
bus_out[1] <= outputmux_simulation:selectcore.bus_out[1]
bus_out[2] <= outputmux_simulation:selectcore.bus_out[2]
bus_out[3] <= outputmux_simulation:selectcore.bus_out[3]
bus_out[4] <= outputmux_simulation:selectcore.bus_out[4]
bus_out[5] <= outputmux_simulation:selectcore.bus_out[5]
bus_out[6] <= outputmux_simulation:selectcore.bus_out[6]
bus_out[7] <= outputmux_simulation:selectcore.bus_out[7]
bus_out[8] <= outputmux_simulation:selectcore.bus_out[8]
bus_out[9] <= outputmux_simulation:selectcore.bus_out[9]
bus_out[10] <= outputmux_simulation:selectcore.bus_out[10]
bus_out[11] <= outputmux_simulation:selectcore.bus_out[11]
bus_out[12] <= outputmux_simulation:selectcore.bus_out[12]
bus_out[13] <= outputmux_simulation:selectcore.bus_out[13]
bus_out[14] <= outputmux_simulation:selectcore.bus_out[14]
bus_out[15] <= outputmux_simulation:selectcore.bus_out[15]
bus_out[16] <= outputmux_simulation:selectcore.bus_out[16]
bus_out[17] <= outputmux_simulation:selectcore.bus_out[17]
bus_out[18] <= outputmux_simulation:selectcore.bus_out[18]
bus_out[19] <= outputmux_simulation:selectcore.bus_out[19]
bus_out[20] <= outputmux_simulation:selectcore.bus_out[20]
bus_out[21] <= outputmux_simulation:selectcore.bus_out[21]
bus_out[22] <= outputmux_simulation:selectcore.bus_out[22]
bus_out[23] <= outputmux_simulation:selectcore.bus_out[23]
ctrlsig_out[0] <= outputmux_simulation:selectcore.ctrlsig_out[0]
ctrlsig_out[1] <= outputmux_simulation:selectcore.ctrlsig_out[1]
ctrlsig_out[2] <= outputmux_simulation:selectcore.ctrlsig_out[2]
ctrlsig_out[3] <= outputmux_simulation:selectcore.ctrlsig_out[3]
ctrlsig_out[4] <= outputmux_simulation:selectcore.ctrlsig_out[4]
ctrlsig_out[5] <= outputmux_simulation:selectcore.ctrlsig_out[5]
ctrlsig_out[6] <= outputmux_simulation:selectcore.ctrlsig_out[6]
ctrlsig_out[7] <= outputmux_simulation:selectcore.ctrlsig_out[7]
ctrlsig_out[8] <= outputmux_simulation:selectcore.ctrlsig_out[8]
ctrlsig_out[9] <= outputmux_simulation:selectcore.ctrlsig_out[9]
ctrlsig_out[10] <= outputmux_simulation:selectcore.ctrlsig_out[10]
ctrlsig_out[11] <= outputmux_simulation:selectcore.ctrlsig_out[11]
ctrlsig_out[12] <= outputmux_simulation:selectcore.ctrlsig_out[12]
ctrlsig_out[13] <= outputmux_simulation:selectcore.ctrlsig_out[13]
ctrlsig_out[14] <= outputmux_simulation:selectcore.ctrlsig_out[14]
ctrlsig_out[15] <= outputmux_simulation:selectcore.ctrlsig_out[15]
ctrlsig_out[16] <= outputmux_simulation:selectcore.ctrlsig_out[16]
ctrlsig_out[17] <= outputmux_simulation:selectcore.ctrlsig_out[17]
ctrlsig_out[18] <= outputmux_simulation:selectcore.ctrlsig_out[18]
ctrlsig_out[19] <= outputmux_simulation:selectcore.ctrlsig_out[19]
ctrlsig_out[20] <= outputmux_simulation:selectcore.ctrlsig_out[20]
ctrlsig_out[21] <= outputmux_simulation:selectcore.ctrlsig_out[21]
ctrlsig_out[22] <= outputmux_simulation:selectcore.ctrlsig_out[22]
ctrlsig_out[23] <= outputmux_simulation:selectcore.ctrlsig_out[23]
ctrlsig_out[24] <= outputmux_simulation:selectcore.ctrlsig_out[24]
endp <= outputmux_simulation:selectcore.endp
Zout <= outputmux_simulation:selectcore.Zout


|multicore1|scaledclock:clock
inclk => count[0].CLK
inclk => count[1].CLK
inclk => count[2].CLK
inclk => count[3].CLK
inclk => count[4].CLK
inclk => count[5].CLK
inclk => count[6].CLK
inclk => count[7].CLK
inclk => count[8].CLK
inclk => count[9].CLK
inclk => count[10].CLK
inclk => count[11].CLK
inclk => count[12].CLK
inclk => count[13].CLK
inclk => count[14].CLK
inclk => count[15].CLK
inclk => count[16].CLK
inclk => count[17].CLK
inclk => count[18].CLK
inclk => count[19].CLK
inclk => count[20].CLK
inclk => count[21].CLK
inclk => count[22].CLK
inclk => count[23].CLK
inclk => count[24].CLK
inclk => count[25].CLK
inclk => count[26].CLK
inclk => count[27].CLK
inclk => clk~reg0.CLK
ena => clk.OUTPUTSELECT
ena => count[1].ENA
ena => count[0].ENA
ena => count[2].ENA
ena => count[3].ENA
ena => count[4].ENA
ena => count[5].ENA
ena => count[6].ENA
ena => count[7].ENA
ena => count[8].ENA
ena => count[9].ENA
ena => count[10].ENA
ena => count[11].ENA
ena => count[12].ENA
ena => count[13].ENA
ena => count[14].ENA
ena => count[15].ENA
ena => count[16].ENA
ena => count[17].ENA
ena => count[18].ENA
ena => count[19].ENA
ena => count[20].ENA
ena => count[21].ENA
ena => count[22].ENA
ena => count[23].ENA
ena => count[24].ENA
ena => count[25].ENA
ena => count[26].ENA
ena => count[27].ENA
clk <= clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|instruction_memory:IRAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|multicore1|instruction_memory:IRAM|altsyncram:altsyncram_component
wren_a => altsyncram_r8i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r8i1:auto_generated.data_a[0]
data_a[1] => altsyncram_r8i1:auto_generated.data_a[1]
data_a[2] => altsyncram_r8i1:auto_generated.data_a[2]
data_a[3] => altsyncram_r8i1:auto_generated.data_a[3]
data_a[4] => altsyncram_r8i1:auto_generated.data_a[4]
data_a[5] => altsyncram_r8i1:auto_generated.data_a[5]
data_a[6] => altsyncram_r8i1:auto_generated.data_a[6]
data_a[7] => altsyncram_r8i1:auto_generated.data_a[7]
data_a[8] => altsyncram_r8i1:auto_generated.data_a[8]
data_a[9] => altsyncram_r8i1:auto_generated.data_a[9]
data_a[10] => altsyncram_r8i1:auto_generated.data_a[10]
data_a[11] => altsyncram_r8i1:auto_generated.data_a[11]
data_a[12] => altsyncram_r8i1:auto_generated.data_a[12]
data_a[13] => altsyncram_r8i1:auto_generated.data_a[13]
data_a[14] => altsyncram_r8i1:auto_generated.data_a[14]
data_a[15] => altsyncram_r8i1:auto_generated.data_a[15]
data_a[16] => altsyncram_r8i1:auto_generated.data_a[16]
data_a[17] => altsyncram_r8i1:auto_generated.data_a[17]
data_a[18] => altsyncram_r8i1:auto_generated.data_a[18]
data_a[19] => altsyncram_r8i1:auto_generated.data_a[19]
data_a[20] => altsyncram_r8i1:auto_generated.data_a[20]
data_a[21] => altsyncram_r8i1:auto_generated.data_a[21]
data_a[22] => altsyncram_r8i1:auto_generated.data_a[22]
data_a[23] => altsyncram_r8i1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r8i1:auto_generated.address_a[0]
address_a[1] => altsyncram_r8i1:auto_generated.address_a[1]
address_a[2] => altsyncram_r8i1:auto_generated.address_a[2]
address_a[3] => altsyncram_r8i1:auto_generated.address_a[3]
address_a[4] => altsyncram_r8i1:auto_generated.address_a[4]
address_a[5] => altsyncram_r8i1:auto_generated.address_a[5]
address_a[6] => altsyncram_r8i1:auto_generated.address_a[6]
address_a[7] => altsyncram_r8i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r8i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r8i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r8i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r8i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r8i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r8i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r8i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r8i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r8i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_r8i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_r8i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_r8i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_r8i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_r8i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_r8i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_r8i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_r8i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_r8i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_r8i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_r8i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_r8i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_r8i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_r8i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_r8i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_r8i1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|multicore1|instruction_memory:IRAM|altsyncram:altsyncram_component|altsyncram_r8i1:auto_generated
address_a[0] => altsyncram_ti92:altsyncram1.address_a[0]
address_a[1] => altsyncram_ti92:altsyncram1.address_a[1]
address_a[2] => altsyncram_ti92:altsyncram1.address_a[2]
address_a[3] => altsyncram_ti92:altsyncram1.address_a[3]
address_a[4] => altsyncram_ti92:altsyncram1.address_a[4]
address_a[5] => altsyncram_ti92:altsyncram1.address_a[5]
address_a[6] => altsyncram_ti92:altsyncram1.address_a[6]
address_a[7] => altsyncram_ti92:altsyncram1.address_a[7]
clock0 => altsyncram_ti92:altsyncram1.clock0
data_a[0] => altsyncram_ti92:altsyncram1.data_a[0]
data_a[1] => altsyncram_ti92:altsyncram1.data_a[1]
data_a[2] => altsyncram_ti92:altsyncram1.data_a[2]
data_a[3] => altsyncram_ti92:altsyncram1.data_a[3]
data_a[4] => altsyncram_ti92:altsyncram1.data_a[4]
data_a[5] => altsyncram_ti92:altsyncram1.data_a[5]
data_a[6] => altsyncram_ti92:altsyncram1.data_a[6]
data_a[7] => altsyncram_ti92:altsyncram1.data_a[7]
data_a[8] => altsyncram_ti92:altsyncram1.data_a[8]
data_a[9] => altsyncram_ti92:altsyncram1.data_a[9]
data_a[10] => altsyncram_ti92:altsyncram1.data_a[10]
data_a[11] => altsyncram_ti92:altsyncram1.data_a[11]
data_a[12] => altsyncram_ti92:altsyncram1.data_a[12]
data_a[13] => altsyncram_ti92:altsyncram1.data_a[13]
data_a[14] => altsyncram_ti92:altsyncram1.data_a[14]
data_a[15] => altsyncram_ti92:altsyncram1.data_a[15]
data_a[16] => altsyncram_ti92:altsyncram1.data_a[16]
data_a[17] => altsyncram_ti92:altsyncram1.data_a[17]
data_a[18] => altsyncram_ti92:altsyncram1.data_a[18]
data_a[19] => altsyncram_ti92:altsyncram1.data_a[19]
data_a[20] => altsyncram_ti92:altsyncram1.data_a[20]
data_a[21] => altsyncram_ti92:altsyncram1.data_a[21]
data_a[22] => altsyncram_ti92:altsyncram1.data_a[22]
data_a[23] => altsyncram_ti92:altsyncram1.data_a[23]
q_a[0] <= altsyncram_ti92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ti92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ti92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ti92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ti92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ti92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ti92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ti92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_ti92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_ti92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_ti92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_ti92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_ti92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_ti92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_ti92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_ti92:altsyncram1.q_a[15]
q_a[16] <= altsyncram_ti92:altsyncram1.q_a[16]
q_a[17] <= altsyncram_ti92:altsyncram1.q_a[17]
q_a[18] <= altsyncram_ti92:altsyncram1.q_a[18]
q_a[19] <= altsyncram_ti92:altsyncram1.q_a[19]
q_a[20] <= altsyncram_ti92:altsyncram1.q_a[20]
q_a[21] <= altsyncram_ti92:altsyncram1.q_a[21]
q_a[22] <= altsyncram_ti92:altsyncram1.q_a[22]
q_a[23] <= altsyncram_ti92:altsyncram1.q_a[23]
wren_a => altsyncram_ti92:altsyncram1.wren_a


|multicore1|instruction_memory:IRAM|altsyncram:altsyncram_component|altsyncram_r8i1:auto_generated|altsyncram_ti92:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE


|multicore1|instruction_memory:IRAM|altsyncram:altsyncram_component|altsyncram_r8i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|multicore1|instruction_memory:IRAM|altsyncram:altsyncram_component|altsyncram_r8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|multicore1|instruction_memory:IRAM|altsyncram:altsyncram_component|altsyncram_r8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|multicore1|instruction_memory:IRAM|altsyncram:altsyncram_component|altsyncram_r8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU
clk => clk.IN9
c1_AR[0] => c1_AR[0].IN1
c1_AR[1] => c1_AR[1].IN1
c1_AR[2] => c1_AR[2].IN1
c1_AR[3] => c1_AR[3].IN1
c1_AR[4] => c1_AR[4].IN1
c1_AR[5] => c1_AR[5].IN1
c1_AR[6] => c1_AR[6].IN1
c1_AR[7] => c1_AR[7].IN1
c1_AR[8] => c1_AR[8].IN1
c1_AR[9] => c1_AR[9].IN1
c1_AR[10] => c1_AR[10].IN1
c1_AR[11] => c1_AR[11].IN1
c1_AR[12] => c1_AR[12].IN1
c1_AR[13] => c1_AR[13].IN1
c1_AR[14] => c1_AR[14].IN1
c1_AR[15] => c1_AR[15].IN1
c2_AR[0] => c2_AR[0].IN1
c2_AR[1] => c2_AR[1].IN1
c2_AR[2] => c2_AR[2].IN1
c2_AR[3] => c2_AR[3].IN1
c2_AR[4] => c2_AR[4].IN1
c2_AR[5] => c2_AR[5].IN1
c2_AR[6] => c2_AR[6].IN1
c2_AR[7] => c2_AR[7].IN1
c2_AR[8] => c2_AR[8].IN1
c2_AR[9] => c2_AR[9].IN1
c2_AR[10] => c2_AR[10].IN1
c2_AR[11] => c2_AR[11].IN1
c2_AR[12] => c2_AR[12].IN1
c2_AR[13] => c2_AR[13].IN1
c2_AR[14] => c2_AR[14].IN1
c2_AR[15] => c2_AR[15].IN1
c3_AR[0] => c3_AR[0].IN1
c3_AR[1] => c3_AR[1].IN1
c3_AR[2] => c3_AR[2].IN1
c3_AR[3] => c3_AR[3].IN1
c3_AR[4] => c3_AR[4].IN1
c3_AR[5] => c3_AR[5].IN1
c3_AR[6] => c3_AR[6].IN1
c3_AR[7] => c3_AR[7].IN1
c3_AR[8] => c3_AR[8].IN1
c3_AR[9] => c3_AR[9].IN1
c3_AR[10] => c3_AR[10].IN1
c3_AR[11] => c3_AR[11].IN1
c3_AR[12] => c3_AR[12].IN1
c3_AR[13] => c3_AR[13].IN1
c3_AR[14] => c3_AR[14].IN1
c3_AR[15] => c3_AR[15].IN1
c4_AR[0] => c4_AR[0].IN1
c4_AR[1] => c4_AR[1].IN1
c4_AR[2] => c4_AR[2].IN1
c4_AR[3] => c4_AR[3].IN1
c4_AR[4] => c4_AR[4].IN1
c4_AR[5] => c4_AR[5].IN1
c4_AR[6] => c4_AR[6].IN1
c4_AR[7] => c4_AR[7].IN1
c4_AR[8] => c4_AR[8].IN1
c4_AR[9] => c4_AR[9].IN1
c4_AR[10] => c4_AR[10].IN1
c4_AR[11] => c4_AR[11].IN1
c4_AR[12] => c4_AR[12].IN1
c4_AR[13] => c4_AR[13].IN1
c4_AR[14] => c4_AR[14].IN1
c4_AR[15] => c4_AR[15].IN1
mem_ctrl[0] => mem_ctrl[0].IN1
mem_ctrl[1] => mem_ctrl[1].IN1
mem_ctrl[2] => mem_ctrl[2].IN1
mem_ctrl[3] => mem_ctrl[3].IN1
mem_ctrl[4] => mem_ctrl[4].IN1
mem_ctrl[5] => mem_ctrl[5].IN1
mem_ctrl[6] => mem_ctrl[6].IN1
mem_ctrl[7] => mem_ctrl[7].IN1
mem_ctrl[8] => mem_ctrl[8].IN1
mem_ctrl[9] => mem_ctrl[9].IN1
mem_ctrl[10] => mem_ctrl[10].IN1
mem_ctrl[11] => mem_ctrl[11].IN1
mem_ctrl[12] => mem_ctrl[12].IN1
DR1out[0] <= reg_type1_16bit:DR1.dataout
DR1out[1] <= reg_type1_16bit:DR1.dataout
DR1out[2] <= reg_type1_16bit:DR1.dataout
DR1out[3] <= reg_type1_16bit:DR1.dataout
DR1out[4] <= reg_type1_16bit:DR1.dataout
DR1out[5] <= reg_type1_16bit:DR1.dataout
DR1out[6] <= reg_type1_16bit:DR1.dataout
DR1out[7] <= reg_type1_16bit:DR1.dataout
DR1out[8] <= reg_type1_16bit:DR1.dataout
DR1out[9] <= reg_type1_16bit:DR1.dataout
DR1out[10] <= reg_type1_16bit:DR1.dataout
DR1out[11] <= reg_type1_16bit:DR1.dataout
DR1out[12] <= reg_type1_16bit:DR1.dataout
DR1out[13] <= reg_type1_16bit:DR1.dataout
DR1out[14] <= reg_type1_16bit:DR1.dataout
DR1out[15] <= reg_type1_16bit:DR1.dataout
DR2out[0] <= reg_type1_16bit:DR2.dataout
DR2out[1] <= reg_type1_16bit:DR2.dataout
DR2out[2] <= reg_type1_16bit:DR2.dataout
DR2out[3] <= reg_type1_16bit:DR2.dataout
DR2out[4] <= reg_type1_16bit:DR2.dataout
DR2out[5] <= reg_type1_16bit:DR2.dataout
DR2out[6] <= reg_type1_16bit:DR2.dataout
DR2out[7] <= reg_type1_16bit:DR2.dataout
DR2out[8] <= reg_type1_16bit:DR2.dataout
DR2out[9] <= reg_type1_16bit:DR2.dataout
DR2out[10] <= reg_type1_16bit:DR2.dataout
DR2out[11] <= reg_type1_16bit:DR2.dataout
DR2out[12] <= reg_type1_16bit:DR2.dataout
DR2out[13] <= reg_type1_16bit:DR2.dataout
DR2out[14] <= reg_type1_16bit:DR2.dataout
DR2out[15] <= reg_type1_16bit:DR2.dataout
DR3out[0] <= reg_type1_16bit:DR3.dataout
DR3out[1] <= reg_type1_16bit:DR3.dataout
DR3out[2] <= reg_type1_16bit:DR3.dataout
DR3out[3] <= reg_type1_16bit:DR3.dataout
DR3out[4] <= reg_type1_16bit:DR3.dataout
DR3out[5] <= reg_type1_16bit:DR3.dataout
DR3out[6] <= reg_type1_16bit:DR3.dataout
DR3out[7] <= reg_type1_16bit:DR3.dataout
DR3out[8] <= reg_type1_16bit:DR3.dataout
DR3out[9] <= reg_type1_16bit:DR3.dataout
DR3out[10] <= reg_type1_16bit:DR3.dataout
DR3out[11] <= reg_type1_16bit:DR3.dataout
DR3out[12] <= reg_type1_16bit:DR3.dataout
DR3out[13] <= reg_type1_16bit:DR3.dataout
DR3out[14] <= reg_type1_16bit:DR3.dataout
DR3out[15] <= reg_type1_16bit:DR3.dataout
DR4out[0] <= reg_type1_16bit:DR4.dataout
DR4out[1] <= reg_type1_16bit:DR4.dataout
DR4out[2] <= reg_type1_16bit:DR4.dataout
DR4out[3] <= reg_type1_16bit:DR4.dataout
DR4out[4] <= reg_type1_16bit:DR4.dataout
DR4out[5] <= reg_type1_16bit:DR4.dataout
DR4out[6] <= reg_type1_16bit:DR4.dataout
DR4out[7] <= reg_type1_16bit:DR4.dataout
DR4out[8] <= reg_type1_16bit:DR4.dataout
DR4out[9] <= reg_type1_16bit:DR4.dataout
DR4out[10] <= reg_type1_16bit:DR4.dataout
DR4out[11] <= reg_type1_16bit:DR4.dataout
DR4out[12] <= reg_type1_16bit:DR4.dataout
DR4out[13] <= reg_type1_16bit:DR4.dataout
DR4out[14] <= reg_type1_16bit:DR4.dataout
DR4out[15] <= reg_type1_16bit:DR4.dataout
Ar1out[0] <= AR1out[0].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[1] <= AR1out[1].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[2] <= AR1out[2].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[3] <= AR1out[3].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[4] <= AR1out[4].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[5] <= AR1out[5].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[6] <= AR1out[6].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[7] <= AR1out[7].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[8] <= AR1out[8].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[9] <= AR1out[9].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[10] <= AR1out[10].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[11] <= AR1out[11].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[12] <= AR1out[12].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[13] <= AR1out[13].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[14] <= AR1out[14].DB_MAX_OUTPUT_PORT_TYPE
Ar1out[15] <= AR1out[15].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[0] <= AR2out[0].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[1] <= AR2out[1].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[2] <= AR2out[2].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[3] <= AR2out[3].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[4] <= AR2out[4].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[5] <= AR2out[5].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[6] <= AR2out[6].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[7] <= AR2out[7].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[8] <= AR2out[8].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[9] <= AR2out[9].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[10] <= AR2out[10].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[11] <= AR2out[11].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[12] <= AR2out[12].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[13] <= AR2out[13].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[14] <= AR2out[14].DB_MAX_OUTPUT_PORT_TYPE
Ar2out[15] <= AR2out[15].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[0] <= AR3out[0].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[1] <= AR3out[1].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[2] <= AR3out[2].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[3] <= AR3out[3].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[4] <= AR3out[4].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[5] <= AR3out[5].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[6] <= AR3out[6].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[7] <= AR3out[7].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[8] <= AR3out[8].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[9] <= AR3out[9].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[10] <= AR3out[10].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[11] <= AR3out[11].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[12] <= AR3out[12].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[13] <= AR3out[13].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[14] <= AR3out[14].DB_MAX_OUTPUT_PORT_TYPE
Ar3out[15] <= AR3out[15].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[0] <= AR4out[0].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[1] <= AR4out[1].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[2] <= AR4out[2].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[3] <= AR4out[3].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[4] <= AR4out[4].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[5] <= AR4out[5].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[6] <= AR4out[6].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[7] <= AR4out[7].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[8] <= AR4out[8].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[9] <= AR4out[9].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[10] <= AR4out[10].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[11] <= AR4out[11].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[12] <= AR4out[12].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[13] <= AR4out[13].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[14] <= AR4out[14].DB_MAX_OUTPUT_PORT_TYPE
Ar4out[15] <= AR4out[15].DB_MAX_OUTPUT_PORT_TYPE
data1[0] => data1[0].IN1
data1[1] => data1[1].IN1
data1[2] => data1[2].IN1
data1[3] => data1[3].IN1
data1[4] => data1[4].IN1
data1[5] => data1[5].IN1
data1[6] => data1[6].IN1
data1[7] => data1[7].IN1
data1[8] => data1[8].IN1
data1[9] => data1[9].IN1
data1[10] => data1[10].IN1
data1[11] => data1[11].IN1
data1[12] => data1[12].IN1
data1[13] => data1[13].IN1
data1[14] => data1[14].IN1
data1[15] => data1[15].IN1
data2[0] => data2[0].IN1
data2[1] => data2[1].IN1
data2[2] => data2[2].IN1
data2[3] => data2[3].IN1
data2[4] => data2[4].IN1
data2[5] => data2[5].IN1
data2[6] => data2[6].IN1
data2[7] => data2[7].IN1
data2[8] => data2[8].IN1
data2[9] => data2[9].IN1
data2[10] => data2[10].IN1
data2[11] => data2[11].IN1
data2[12] => data2[12].IN1
data2[13] => data2[13].IN1
data2[14] => data2[14].IN1
data2[15] => data2[15].IN1
data3[0] => data3[0].IN1
data3[1] => data3[1].IN1
data3[2] => data3[2].IN1
data3[3] => data3[3].IN1
data3[4] => data3[4].IN1
data3[5] => data3[5].IN1
data3[6] => data3[6].IN1
data3[7] => data3[7].IN1
data3[8] => data3[8].IN1
data3[9] => data3[9].IN1
data3[10] => data3[10].IN1
data3[11] => data3[11].IN1
data3[12] => data3[12].IN1
data3[13] => data3[13].IN1
data3[14] => data3[14].IN1
data3[15] => data3[15].IN1
data4[0] => data4[0].IN1
data4[1] => data4[1].IN1
data4[2] => data4[2].IN1
data4[3] => data4[3].IN1
data4[4] => data4[4].IN1
data4[5] => data4[5].IN1
data4[6] => data4[6].IN1
data4[7] => data4[7].IN1
data4[8] => data4[8].IN1
data4[9] => data4[9].IN1
data4[10] => data4[10].IN1
data4[11] => data4[11].IN1
data4[12] => data4[12].IN1
data4[13] => data4[13].IN1
data4[14] => data4[14].IN1
data4[15] => data4[15].IN1
address1[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
address1[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
address1[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
address1[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
address1[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
address1[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
address1[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
address1[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
address1[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
address1[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
address1[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
address1[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
address1[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
address1[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
address1[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
address1[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
data_in1[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_in1[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_in1[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_in1[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_in1[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_in1[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_in1[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_in1[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_in1[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_in1[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_in1[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_in1[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_in1[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_in1[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_in1[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_in1[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[0] <= mem_bus[0].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[1] <= mem_bus[1].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[2] <= mem_bus[2].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[3] <= mem_bus[3].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[4] <= mem_bus[4].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[5] <= mem_bus[5].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[6] <= mem_bus[6].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[7] <= mem_bus[7].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[8] <= mem_bus[8].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[9] <= mem_bus[9].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[10] <= mem_bus[10].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[11] <= mem_bus[11].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[12] <= mem_bus[12].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[13] <= mem_bus[13].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[14] <= mem_bus[14].DB_MAX_OUTPUT_PORT_TYPE
mem_bus1[15] <= mem_bus[15].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|reg_type1_16bit:AR1
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|reg_type1_16bit:AR2
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|reg_type1_16bit:AR3
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|reg_type1_16bit:AR4
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|reg_type1_16bit:DR1
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|reg_type1_16bit:DR2
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|reg_type1_16bit:DR3
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|reg_type1_16bit:DR4
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|read_buffer_16bit:readAR1
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|read_buffer_16bit:readAR2
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|read_buffer_16bit:readAR3
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|read_buffer_16bit:readAR4
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|read_buffer_16bit:readDATA1
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|read_buffer_16bit:readDATA2
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|read_buffer_16bit:readDATA3
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|read_buffer_16bit:readDATA4
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|mem_control:MEMCU|data_memory:DRAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|multicore1|mem_control:MEMCU|data_memory:DRAM|altsyncram:altsyncram_component
wren_a => altsyncram_i8i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i8i1:auto_generated.data_a[0]
data_a[1] => altsyncram_i8i1:auto_generated.data_a[1]
data_a[2] => altsyncram_i8i1:auto_generated.data_a[2]
data_a[3] => altsyncram_i8i1:auto_generated.data_a[3]
data_a[4] => altsyncram_i8i1:auto_generated.data_a[4]
data_a[5] => altsyncram_i8i1:auto_generated.data_a[5]
data_a[6] => altsyncram_i8i1:auto_generated.data_a[6]
data_a[7] => altsyncram_i8i1:auto_generated.data_a[7]
data_a[8] => altsyncram_i8i1:auto_generated.data_a[8]
data_a[9] => altsyncram_i8i1:auto_generated.data_a[9]
data_a[10] => altsyncram_i8i1:auto_generated.data_a[10]
data_a[11] => altsyncram_i8i1:auto_generated.data_a[11]
data_a[12] => altsyncram_i8i1:auto_generated.data_a[12]
data_a[13] => altsyncram_i8i1:auto_generated.data_a[13]
data_a[14] => altsyncram_i8i1:auto_generated.data_a[14]
data_a[15] => altsyncram_i8i1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i8i1:auto_generated.address_a[0]
address_a[1] => altsyncram_i8i1:auto_generated.address_a[1]
address_a[2] => altsyncram_i8i1:auto_generated.address_a[2]
address_a[3] => altsyncram_i8i1:auto_generated.address_a[3]
address_a[4] => altsyncram_i8i1:auto_generated.address_a[4]
address_a[5] => altsyncram_i8i1:auto_generated.address_a[5]
address_a[6] => altsyncram_i8i1:auto_generated.address_a[6]
address_a[7] => altsyncram_i8i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i8i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i8i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i8i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i8i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i8i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i8i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i8i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i8i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i8i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_i8i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_i8i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_i8i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_i8i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_i8i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_i8i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_i8i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_i8i1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|multicore1|mem_control:MEMCU|data_memory:DRAM|altsyncram:altsyncram_component|altsyncram_i8i1:auto_generated
address_a[0] => altsyncram_qi92:altsyncram1.address_a[0]
address_a[1] => altsyncram_qi92:altsyncram1.address_a[1]
address_a[2] => altsyncram_qi92:altsyncram1.address_a[2]
address_a[3] => altsyncram_qi92:altsyncram1.address_a[3]
address_a[4] => altsyncram_qi92:altsyncram1.address_a[4]
address_a[5] => altsyncram_qi92:altsyncram1.address_a[5]
address_a[6] => altsyncram_qi92:altsyncram1.address_a[6]
address_a[7] => altsyncram_qi92:altsyncram1.address_a[7]
clock0 => altsyncram_qi92:altsyncram1.clock0
data_a[0] => altsyncram_qi92:altsyncram1.data_a[0]
data_a[1] => altsyncram_qi92:altsyncram1.data_a[1]
data_a[2] => altsyncram_qi92:altsyncram1.data_a[2]
data_a[3] => altsyncram_qi92:altsyncram1.data_a[3]
data_a[4] => altsyncram_qi92:altsyncram1.data_a[4]
data_a[5] => altsyncram_qi92:altsyncram1.data_a[5]
data_a[6] => altsyncram_qi92:altsyncram1.data_a[6]
data_a[7] => altsyncram_qi92:altsyncram1.data_a[7]
data_a[8] => altsyncram_qi92:altsyncram1.data_a[8]
data_a[9] => altsyncram_qi92:altsyncram1.data_a[9]
data_a[10] => altsyncram_qi92:altsyncram1.data_a[10]
data_a[11] => altsyncram_qi92:altsyncram1.data_a[11]
data_a[12] => altsyncram_qi92:altsyncram1.data_a[12]
data_a[13] => altsyncram_qi92:altsyncram1.data_a[13]
data_a[14] => altsyncram_qi92:altsyncram1.data_a[14]
data_a[15] => altsyncram_qi92:altsyncram1.data_a[15]
q_a[0] <= altsyncram_qi92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_qi92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_qi92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_qi92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_qi92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_qi92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_qi92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_qi92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_qi92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_qi92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_qi92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_qi92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_qi92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_qi92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_qi92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_qi92:altsyncram1.q_a[15]
wren_a => altsyncram_qi92:altsyncram1.wren_a


|multicore1|mem_control:MEMCU|data_memory:DRAM|altsyncram:altsyncram_component|altsyncram_i8i1:auto_generated|altsyncram_qi92:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|multicore1|mem_control:MEMCU|data_memory:DRAM|altsyncram:altsyncram_component|altsyncram_i8i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|multicore1|mem_control:MEMCU|data_memory:DRAM|altsyncram:altsyncram_component|altsyncram_i8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|multicore1|mem_control:MEMCU|data_memory:DRAM|altsyncram:altsyncram_component|altsyncram_i8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|multicore1|mem_control:MEMCU|data_memory:DRAM|altsyncram:altsyncram_component|altsyncram_i8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|Mem_state:CU
clk => present~1.DATAIN
memory_state[0] => Equal0.IN0
memory_state[0] => Equal1.IN1
memory_state[0] => Equal2.IN1
memory_state[1] => Equal0.IN1
memory_state[1] => Equal1.IN0
memory_state[1] => Equal2.IN0
NoCin[0] => Equal3.IN0
NoCin[0] => Equal4.IN15
NoCin[0] => Equal5.IN1
NoCin[1] => Equal3.IN15
NoCin[1] => Equal4.IN0
NoCin[1] => Equal5.IN0
NoCin[2] => Equal3.IN14
NoCin[2] => Equal4.IN14
NoCin[2] => Equal5.IN15
NoCin[3] => Equal3.IN13
NoCin[3] => Equal4.IN13
NoCin[3] => Equal5.IN14
NoCin[4] => Equal3.IN12
NoCin[4] => Equal4.IN12
NoCin[4] => Equal5.IN13
NoCin[5] => Equal3.IN11
NoCin[5] => Equal4.IN11
NoCin[5] => Equal5.IN12
NoCin[6] => Equal3.IN10
NoCin[6] => Equal4.IN10
NoCin[6] => Equal5.IN11
NoCin[7] => Equal3.IN9
NoCin[7] => Equal4.IN9
NoCin[7] => Equal5.IN10
NoCin[8] => Equal3.IN8
NoCin[8] => Equal4.IN8
NoCin[8] => Equal5.IN9
NoCin[9] => Equal3.IN7
NoCin[9] => Equal4.IN7
NoCin[9] => Equal5.IN8
NoCin[10] => Equal3.IN6
NoCin[10] => Equal4.IN6
NoCin[10] => Equal5.IN7
NoCin[11] => Equal3.IN5
NoCin[11] => Equal4.IN5
NoCin[11] => Equal5.IN6
NoCin[12] => Equal3.IN4
NoCin[12] => Equal4.IN4
NoCin[12] => Equal5.IN5
NoCin[13] => Equal3.IN3
NoCin[13] => Equal4.IN3
NoCin[13] => Equal5.IN4
NoCin[14] => Equal3.IN2
NoCin[14] => Equal4.IN2
NoCin[14] => Equal5.IN3
NoCin[15] => Equal3.IN1
NoCin[15] => Equal4.IN1
NoCin[15] => Equal5.IN2
mem_ctrl[0] <= mem_ctrl.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[1] <= mem_ctrl.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[2] <= mem_ctrl.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[3] <= mem_ctrl.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[4] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[5] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[6] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[7] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[8] <= mem_ctrl[8].DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[9] <= mem_ctrl[9].DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[10] <= mem_ctrl[10].DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[11] <= mem_ctrl[11].DB_MAX_OUTPUT_PORT_TYPE
mem_ctrl[12] <= mem_ctrl[12]$latch.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|outputmux_simulation:selectcore
c1_bus_out[0] => bus_out.DATAB
c1_bus_out[1] => bus_out.DATAB
c1_bus_out[2] => bus_out.DATAB
c1_bus_out[3] => bus_out.DATAB
c1_bus_out[4] => bus_out.DATAB
c1_bus_out[5] => bus_out.DATAB
c1_bus_out[6] => bus_out.DATAB
c1_bus_out[7] => bus_out.DATAB
c1_bus_out[8] => bus_out.DATAB
c1_bus_out[9] => bus_out.DATAB
c1_bus_out[10] => bus_out.DATAB
c1_bus_out[11] => bus_out.DATAB
c1_bus_out[12] => bus_out.DATAB
c1_bus_out[13] => bus_out.DATAB
c1_bus_out[14] => bus_out.DATAB
c1_bus_out[15] => bus_out.DATAB
c1_bus_out[16] => bus_out.DATAB
c1_bus_out[17] => bus_out.DATAB
c1_bus_out[18] => bus_out.DATAB
c1_bus_out[19] => bus_out.DATAB
c1_bus_out[20] => bus_out.DATAB
c1_bus_out[21] => bus_out.DATAB
c1_bus_out[22] => bus_out.DATAB
c1_bus_out[23] => bus_out.DATAB
c1_ctrlsig_out[0] => ctrlsig_out.DATAB
c1_ctrlsig_out[1] => ctrlsig_out.DATAB
c1_ctrlsig_out[2] => ctrlsig_out.DATAB
c1_ctrlsig_out[3] => ctrlsig_out.DATAB
c1_ctrlsig_out[4] => ctrlsig_out.DATAB
c1_ctrlsig_out[5] => ctrlsig_out.DATAB
c1_ctrlsig_out[6] => ctrlsig_out.DATAB
c1_ctrlsig_out[7] => ctrlsig_out.DATAB
c1_ctrlsig_out[8] => ctrlsig_out.DATAB
c1_ctrlsig_out[9] => ctrlsig_out.DATAB
c1_ctrlsig_out[10] => ctrlsig_out.DATAB
c1_ctrlsig_out[11] => ctrlsig_out.DATAB
c1_ctrlsig_out[12] => ctrlsig_out.DATAB
c1_ctrlsig_out[13] => ctrlsig_out.DATAB
c1_ctrlsig_out[14] => ctrlsig_out.DATAB
c1_ctrlsig_out[15] => ctrlsig_out.DATAB
c1_ctrlsig_out[16] => ctrlsig_out.DATAB
c1_ctrlsig_out[17] => ctrlsig_out.DATAB
c1_ctrlsig_out[18] => ctrlsig_out.DATAB
c1_ctrlsig_out[19] => ctrlsig_out.DATAB
c1_ctrlsig_out[20] => ctrlsig_out.DATAB
c1_ctrlsig_out[21] => ctrlsig_out.DATAB
c1_ctrlsig_out[22] => ctrlsig_out.DATAB
c1_ctrlsig_out[23] => ctrlsig_out.DATAB
c1_ctrlsig_out[24] => ctrlsig_out.DATAB
c1_endp => endp.DATAB
c1_Zout => Zout.DATAB
c2_bus_out[0] => bus_out.DATAB
c2_bus_out[1] => bus_out.DATAB
c2_bus_out[2] => bus_out.DATAB
c2_bus_out[3] => bus_out.DATAB
c2_bus_out[4] => bus_out.DATAB
c2_bus_out[5] => bus_out.DATAB
c2_bus_out[6] => bus_out.DATAB
c2_bus_out[7] => bus_out.DATAB
c2_bus_out[8] => bus_out.DATAB
c2_bus_out[9] => bus_out.DATAB
c2_bus_out[10] => bus_out.DATAB
c2_bus_out[11] => bus_out.DATAB
c2_bus_out[12] => bus_out.DATAB
c2_bus_out[13] => bus_out.DATAB
c2_bus_out[14] => bus_out.DATAB
c2_bus_out[15] => bus_out.DATAB
c2_bus_out[16] => bus_out.DATAB
c2_bus_out[17] => bus_out.DATAB
c2_bus_out[18] => bus_out.DATAB
c2_bus_out[19] => bus_out.DATAB
c2_bus_out[20] => bus_out.DATAB
c2_bus_out[21] => bus_out.DATAB
c2_bus_out[22] => bus_out.DATAB
c2_bus_out[23] => bus_out.DATAB
c2_ctrlsig_out[0] => ctrlsig_out.DATAB
c2_ctrlsig_out[1] => ctrlsig_out.DATAB
c2_ctrlsig_out[2] => ctrlsig_out.DATAB
c2_ctrlsig_out[3] => ctrlsig_out.DATAB
c2_ctrlsig_out[4] => ctrlsig_out.DATAB
c2_ctrlsig_out[5] => ctrlsig_out.DATAB
c2_ctrlsig_out[6] => ctrlsig_out.DATAB
c2_ctrlsig_out[7] => ctrlsig_out.DATAB
c2_ctrlsig_out[8] => ctrlsig_out.DATAB
c2_ctrlsig_out[9] => ctrlsig_out.DATAB
c2_ctrlsig_out[10] => ctrlsig_out.DATAB
c2_ctrlsig_out[11] => ctrlsig_out.DATAB
c2_ctrlsig_out[12] => ctrlsig_out.DATAB
c2_ctrlsig_out[13] => ctrlsig_out.DATAB
c2_ctrlsig_out[14] => ctrlsig_out.DATAB
c2_ctrlsig_out[15] => ctrlsig_out.DATAB
c2_ctrlsig_out[16] => ctrlsig_out.DATAB
c2_ctrlsig_out[17] => ctrlsig_out.DATAB
c2_ctrlsig_out[18] => ctrlsig_out.DATAB
c2_ctrlsig_out[19] => ctrlsig_out.DATAB
c2_ctrlsig_out[20] => ctrlsig_out.DATAB
c2_ctrlsig_out[21] => ctrlsig_out.DATAB
c2_ctrlsig_out[22] => ctrlsig_out.DATAB
c2_ctrlsig_out[23] => ctrlsig_out.DATAB
c2_ctrlsig_out[24] => ctrlsig_out.DATAB
c2_endp => endp.DATAB
c2_Zout => Zout.DATAB
c3_bus_out[0] => bus_out.DATAB
c3_bus_out[1] => bus_out.DATAB
c3_bus_out[2] => bus_out.DATAB
c3_bus_out[3] => bus_out.DATAB
c3_bus_out[4] => bus_out.DATAB
c3_bus_out[5] => bus_out.DATAB
c3_bus_out[6] => bus_out.DATAB
c3_bus_out[7] => bus_out.DATAB
c3_bus_out[8] => bus_out.DATAB
c3_bus_out[9] => bus_out.DATAB
c3_bus_out[10] => bus_out.DATAB
c3_bus_out[11] => bus_out.DATAB
c3_bus_out[12] => bus_out.DATAB
c3_bus_out[13] => bus_out.DATAB
c3_bus_out[14] => bus_out.DATAB
c3_bus_out[15] => bus_out.DATAB
c3_bus_out[16] => bus_out.DATAB
c3_bus_out[17] => bus_out.DATAB
c3_bus_out[18] => bus_out.DATAB
c3_bus_out[19] => bus_out.DATAB
c3_bus_out[20] => bus_out.DATAB
c3_bus_out[21] => bus_out.DATAB
c3_bus_out[22] => bus_out.DATAB
c3_bus_out[23] => bus_out.DATAB
c3_ctrlsig_out[0] => ctrlsig_out.DATAB
c3_ctrlsig_out[1] => ctrlsig_out.DATAB
c3_ctrlsig_out[2] => ctrlsig_out.DATAB
c3_ctrlsig_out[3] => ctrlsig_out.DATAB
c3_ctrlsig_out[4] => ctrlsig_out.DATAB
c3_ctrlsig_out[5] => ctrlsig_out.DATAB
c3_ctrlsig_out[6] => ctrlsig_out.DATAB
c3_ctrlsig_out[7] => ctrlsig_out.DATAB
c3_ctrlsig_out[8] => ctrlsig_out.DATAB
c3_ctrlsig_out[9] => ctrlsig_out.DATAB
c3_ctrlsig_out[10] => ctrlsig_out.DATAB
c3_ctrlsig_out[11] => ctrlsig_out.DATAB
c3_ctrlsig_out[12] => ctrlsig_out.DATAB
c3_ctrlsig_out[13] => ctrlsig_out.DATAB
c3_ctrlsig_out[14] => ctrlsig_out.DATAB
c3_ctrlsig_out[15] => ctrlsig_out.DATAB
c3_ctrlsig_out[16] => ctrlsig_out.DATAB
c3_ctrlsig_out[17] => ctrlsig_out.DATAB
c3_ctrlsig_out[18] => ctrlsig_out.DATAB
c3_ctrlsig_out[19] => ctrlsig_out.DATAB
c3_ctrlsig_out[20] => ctrlsig_out.DATAB
c3_ctrlsig_out[21] => ctrlsig_out.DATAB
c3_ctrlsig_out[22] => ctrlsig_out.DATAB
c3_ctrlsig_out[23] => ctrlsig_out.DATAB
c3_ctrlsig_out[24] => ctrlsig_out.DATAB
c3_endp => endp.DATAB
c3_Zout => Zout.DATAB
c4_bus_out[0] => bus_out.DATAB
c4_bus_out[1] => bus_out.DATAB
c4_bus_out[2] => bus_out.DATAB
c4_bus_out[3] => bus_out.DATAB
c4_bus_out[4] => bus_out.DATAB
c4_bus_out[5] => bus_out.DATAB
c4_bus_out[6] => bus_out.DATAB
c4_bus_out[7] => bus_out.DATAB
c4_bus_out[8] => bus_out.DATAB
c4_bus_out[9] => bus_out.DATAB
c4_bus_out[10] => bus_out.DATAB
c4_bus_out[11] => bus_out.DATAB
c4_bus_out[12] => bus_out.DATAB
c4_bus_out[13] => bus_out.DATAB
c4_bus_out[14] => bus_out.DATAB
c4_bus_out[15] => bus_out.DATAB
c4_bus_out[16] => bus_out.DATAB
c4_bus_out[17] => bus_out.DATAB
c4_bus_out[18] => bus_out.DATAB
c4_bus_out[19] => bus_out.DATAB
c4_bus_out[20] => bus_out.DATAB
c4_bus_out[21] => bus_out.DATAB
c4_bus_out[22] => bus_out.DATAB
c4_bus_out[23] => bus_out.DATAB
c4_ctrlsig_out[0] => ctrlsig_out.DATAB
c4_ctrlsig_out[1] => ctrlsig_out.DATAB
c4_ctrlsig_out[2] => ctrlsig_out.DATAB
c4_ctrlsig_out[3] => ctrlsig_out.DATAB
c4_ctrlsig_out[4] => ctrlsig_out.DATAB
c4_ctrlsig_out[5] => ctrlsig_out.DATAB
c4_ctrlsig_out[6] => ctrlsig_out.DATAB
c4_ctrlsig_out[7] => ctrlsig_out.DATAB
c4_ctrlsig_out[8] => ctrlsig_out.DATAB
c4_ctrlsig_out[9] => ctrlsig_out.DATAB
c4_ctrlsig_out[10] => ctrlsig_out.DATAB
c4_ctrlsig_out[11] => ctrlsig_out.DATAB
c4_ctrlsig_out[12] => ctrlsig_out.DATAB
c4_ctrlsig_out[13] => ctrlsig_out.DATAB
c4_ctrlsig_out[14] => ctrlsig_out.DATAB
c4_ctrlsig_out[15] => ctrlsig_out.DATAB
c4_ctrlsig_out[16] => ctrlsig_out.DATAB
c4_ctrlsig_out[17] => ctrlsig_out.DATAB
c4_ctrlsig_out[18] => ctrlsig_out.DATAB
c4_ctrlsig_out[19] => ctrlsig_out.DATAB
c4_ctrlsig_out[20] => ctrlsig_out.DATAB
c4_ctrlsig_out[21] => ctrlsig_out.DATAB
c4_ctrlsig_out[22] => ctrlsig_out.DATAB
c4_ctrlsig_out[23] => ctrlsig_out.DATAB
c4_ctrlsig_out[24] => ctrlsig_out.DATAB
c4_endp => endp.DATAB
c4_Zout => Zout.DATAB
bus_out[0] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= bus_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[0] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[1] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[2] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[3] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[4] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[5] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[6] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[7] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[8] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[9] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[10] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[11] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[12] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[13] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[14] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[15] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[16] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[17] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[18] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[19] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[20] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[21] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[22] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[23] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[24] <= ctrlsig_out.DB_MAX_OUTPUT_PORT_TYPE
endp <= endp.DB_MAX_OUTPUT_PORT_TYPE
Zout <= Zout.DB_MAX_OUTPUT_PORT_TYPE
select_core[0] => Equal0.IN0
select_core[0] => Equal1.IN2
select_core[0] => Equal2.IN1
select_core[0] => Equal3.IN2
select_core[1] => Equal0.IN2
select_core[1] => Equal1.IN0
select_core[1] => Equal2.IN0
select_core[1] => Equal3.IN1
select_core[2] => Equal0.IN1
select_core[2] => Equal1.IN1
select_core[2] => Equal2.IN2
select_core[2] => Equal3.IN0


|multicore1|phase_6:core1
coreID[0] => coreID[0].IN1
coreID[1] => coreID[1].IN1
coreID[2] => coreID[2].IN1
coreID[3] => coreID[3].IN1
coreID[4] => coreID[4].IN1
coreID[5] => coreID[5].IN1
coreID[6] => coreID[6].IN1
coreID[7] => coreID[7].IN1
coreID[8] => coreID[8].IN1
coreID[9] => coreID[9].IN1
coreID[10] => coreID[10].IN1
coreID[11] => coreID[11].IN1
coreID[12] => coreID[12].IN1
coreID[13] => coreID[13].IN1
coreID[14] => coreID[14].IN1
coreID[15] => coreID[15].IN1
clock_en => clock_en.IN1
clk2 => clk2.IN2
controlRST => controlRST.IN1
bus_out[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[0] <= ctrlsig[0].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[1] <= ctrlsig[1].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[2] <= ctrlsig[2].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[3] <= ctrlsig[3].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[4] <= ctrlsig[4].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[5] <= ctrlsig[5].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[6] <= ctrlsig[6].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[7] <= ctrlsig[7].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[8] <= ctrlsig[8].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[9] <= ctrlsig[9].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[10] <= ctrlsig[10].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[11] <= ctrlsig[11].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[12] <= ctrlsig[12].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[13] <= ctrlsig[13].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[14] <= ctrlsig[14].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[15] <= control:CU.ctrlsig
ctrlsig_out[16] <= ctrlsig[16].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[17] <= ctrlsig[17].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[18] <= ctrlsig[18].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[19] <= ctrlsig[19].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[20] <= ctrlsig[20].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[21] <= ctrlsig[21].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[22] <= ctrlsig[22].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[23] <= control:CU.ctrlsig
ctrlsig_out[24] <= control:CU.ctrlsig
endp <= control:CU.end_process
Zout <= z_out.DB_MAX_OUTPUT_PORT_TYPE
PCout1[0] <= reg_type3_16bit:reg_PC.dataout
PCout1[1] <= reg_type3_16bit:reg_PC.dataout
PCout1[2] <= reg_type3_16bit:reg_PC.dataout
PCout1[3] <= reg_type3_16bit:reg_PC.dataout
PCout1[4] <= reg_type3_16bit:reg_PC.dataout
PCout1[5] <= reg_type3_16bit:reg_PC.dataout
PCout1[6] <= reg_type3_16bit:reg_PC.dataout
PCout1[7] <= reg_type3_16bit:reg_PC.dataout
PCout1[8] <= reg_type3_16bit:reg_PC.dataout
PCout1[9] <= reg_type3_16bit:reg_PC.dataout
PCout1[10] <= reg_type3_16bit:reg_PC.dataout
PCout1[11] <= reg_type3_16bit:reg_PC.dataout
PCout1[12] <= reg_type3_16bit:reg_PC.dataout
PCout1[13] <= reg_type3_16bit:reg_PC.dataout
PCout1[14] <= reg_type3_16bit:reg_PC.dataout
PCout1[15] <= reg_type3_16bit:reg_PC.dataout
memout1[0] => memout[0].IN1
memout1[1] => memout[1].IN1
memout1[2] => memout[2].IN1
memout1[3] => memout[3].IN1
memout1[4] => memout[4].IN1
memout1[5] => memout[5].IN1
memout1[6] => memout[6].IN1
memout1[7] => memout[7].IN1
memout1[8] => memout[8].IN1
memout1[9] => memout[9].IN1
memout1[10] => memout[10].IN1
memout1[11] => memout[11].IN1
memout1[12] => memout[12].IN1
memout1[13] => memout[13].IN1
memout1[14] => memout[14].IN1
memout1[15] => memout[15].IN1
memout1[16] => memout[16].IN1
memout1[17] => memout[17].IN1
memout1[18] => memout[18].IN1
memout1[19] => memout[19].IN1
memout1[20] => memout[20].IN1
memout1[21] => memout[21].IN1
memout1[22] => memout[22].IN1
memout1[23] => memout[23].IN1
memout1[24] => ~NO_FANOUT~
ARout1[0] <= reg_type1_16bit:reg_AR.dataout
ARout1[1] <= reg_type1_16bit:reg_AR.dataout
ARout1[2] <= reg_type1_16bit:reg_AR.dataout
ARout1[3] <= reg_type1_16bit:reg_AR.dataout
ARout1[4] <= reg_type1_16bit:reg_AR.dataout
ARout1[5] <= reg_type1_16bit:reg_AR.dataout
ARout1[6] <= reg_type1_16bit:reg_AR.dataout
ARout1[7] <= reg_type1_16bit:reg_AR.dataout
ARout1[8] <= reg_type1_16bit:reg_AR.dataout
ARout1[9] <= reg_type1_16bit:reg_AR.dataout
ARout1[10] <= reg_type1_16bit:reg_AR.dataout
ARout1[11] <= reg_type1_16bit:reg_AR.dataout
ARout1[12] <= reg_type1_16bit:reg_AR.dataout
ARout1[13] <= reg_type1_16bit:reg_AR.dataout
ARout1[14] <= reg_type1_16bit:reg_AR.dataout
ARout1[15] <= reg_type1_16bit:reg_AR.dataout
Dmemout1[0] => Dmemout[0].IN1
Dmemout1[1] => Dmemout[1].IN1
Dmemout1[2] => Dmemout[2].IN1
Dmemout1[3] => Dmemout[3].IN1
Dmemout1[4] => Dmemout[4].IN1
Dmemout1[5] => Dmemout[5].IN1
Dmemout1[6] => Dmemout[6].IN1
Dmemout1[7] => Dmemout[7].IN1
Dmemout1[8] => Dmemout[8].IN1
Dmemout1[9] => Dmemout[9].IN1
Dmemout1[10] => Dmemout[10].IN1
Dmemout1[11] => Dmemout[11].IN1
Dmemout1[12] => Dmemout[12].IN1
Dmemout1[13] => Dmemout[13].IN1
Dmemout1[14] => Dmemout[14].IN1
Dmemout1[15] => Dmemout[15].IN1
DRout1[0] <= DRout[0].DB_MAX_OUTPUT_PORT_TYPE
DRout1[1] <= DRout[1].DB_MAX_OUTPUT_PORT_TYPE
DRout1[2] <= DRout[2].DB_MAX_OUTPUT_PORT_TYPE
DRout1[3] <= DRout[3].DB_MAX_OUTPUT_PORT_TYPE
DRout1[4] <= DRout[4].DB_MAX_OUTPUT_PORT_TYPE
DRout1[5] <= DRout[5].DB_MAX_OUTPUT_PORT_TYPE
DRout1[6] <= DRout[6].DB_MAX_OUTPUT_PORT_TYPE
DRout1[7] <= DRout[7].DB_MAX_OUTPUT_PORT_TYPE
DRout1[8] <= DRout[8].DB_MAX_OUTPUT_PORT_TYPE
DRout1[9] <= DRout[9].DB_MAX_OUTPUT_PORT_TYPE
DRout1[10] <= DRout[10].DB_MAX_OUTPUT_PORT_TYPE
DRout1[11] <= DRout[11].DB_MAX_OUTPUT_PORT_TYPE
DRout1[12] <= DRout[12].DB_MAX_OUTPUT_PORT_TYPE
DRout1[13] <= DRout[13].DB_MAX_OUTPUT_PORT_TYPE
DRout1[14] <= DRout[14].DB_MAX_OUTPUT_PORT_TYPE
DRout1[15] <= DRout[15].DB_MAX_OUTPUT_PORT_TYPE
Rout1[0] <= Rout[0].DB_MAX_OUTPUT_PORT_TYPE
Rout1[1] <= Rout[1].DB_MAX_OUTPUT_PORT_TYPE
Rout1[2] <= Rout[2].DB_MAX_OUTPUT_PORT_TYPE
Rout1[3] <= Rout[3].DB_MAX_OUTPUT_PORT_TYPE
Rout1[4] <= Rout[4].DB_MAX_OUTPUT_PORT_TYPE
Rout1[5] <= Rout[5].DB_MAX_OUTPUT_PORT_TYPE
Rout1[6] <= Rout[6].DB_MAX_OUTPUT_PORT_TYPE
Rout1[7] <= Rout[7].DB_MAX_OUTPUT_PORT_TYPE
Rout1[8] <= Rout[8].DB_MAX_OUTPUT_PORT_TYPE
Rout1[9] <= Rout[9].DB_MAX_OUTPUT_PORT_TYPE
Rout1[10] <= Rout[10].DB_MAX_OUTPUT_PORT_TYPE
Rout1[11] <= Rout[11].DB_MAX_OUTPUT_PORT_TYPE
Rout1[12] <= Rout[12].DB_MAX_OUTPUT_PORT_TYPE
Rout1[13] <= Rout[13].DB_MAX_OUTPUT_PORT_TYPE
Rout1[14] <= Rout[14].DB_MAX_OUTPUT_PORT_TYPE
Rout1[15] <= Rout[15].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|scaledclock:clock
inclk => count[0].CLK
inclk => count[1].CLK
inclk => count[2].CLK
inclk => count[3].CLK
inclk => count[4].CLK
inclk => count[5].CLK
inclk => count[6].CLK
inclk => count[7].CLK
inclk => count[8].CLK
inclk => count[9].CLK
inclk => count[10].CLK
inclk => count[11].CLK
inclk => count[12].CLK
inclk => count[13].CLK
inclk => count[14].CLK
inclk => count[15].CLK
inclk => count[16].CLK
inclk => count[17].CLK
inclk => count[18].CLK
inclk => count[19].CLK
inclk => count[20].CLK
inclk => count[21].CLK
inclk => count[22].CLK
inclk => count[23].CLK
inclk => count[24].CLK
inclk => count[25].CLK
inclk => count[26].CLK
inclk => count[27].CLK
inclk => clk~reg0.CLK
ena => clk.OUTPUTSELECT
ena => count[1].ENA
ena => count[0].ENA
ena => count[2].ENA
ena => count[3].ENA
ena => count[4].ENA
ena => count[5].ENA
ena => count[6].ENA
ena => count[7].ENA
ena => count[8].ENA
ena => count[9].ENA
ena => count[10].ENA
ena => count[11].ENA
ena => count[12].ENA
ena => count[13].ENA
ena => count[14].ENA
ena => count[15].ENA
ena => count[16].ENA
ena => count[17].ENA
ena => count[18].ENA
ena => count[19].ENA
ena => count[20].ENA
ena => count[21].ENA
ena => count[22].ENA
ena => count[23].ENA
ena => count[24].ENA
ena => count[25].ENA
ena => count[26].ENA
ena => count[27].ENA
clk <= clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|control:CU
clk => end_process~reg0.CLK
clk => present~1.DATAIN
z => always2.IN1
z => always2.IN1
instruction_opcode[0] => Equal0.IN0
instruction_opcode[0] => Equal1.IN5
instruction_opcode[0] => Equal2.IN1
instruction_opcode[0] => Equal3.IN5
instruction_opcode[0] => Equal4.IN1
instruction_opcode[0] => Equal5.IN5
instruction_opcode[0] => Equal6.IN2
instruction_opcode[0] => Equal7.IN5
instruction_opcode[0] => Equal8.IN1
instruction_opcode[0] => Equal9.IN5
instruction_opcode[0] => Equal10.IN2
instruction_opcode[0] => Equal11.IN2
instruction_opcode[0] => Equal12.IN5
instruction_opcode[0] => Equal13.IN3
instruction_opcode[0] => Equal14.IN5
instruction_opcode[0] => Equal15.IN1
instruction_opcode[0] => Equal16.IN5
instruction_opcode[0] => Equal17.IN2
instruction_opcode[0] => Equal18.IN5
instruction_opcode[1] => Equal0.IN5
instruction_opcode[1] => Equal1.IN0
instruction_opcode[1] => Equal2.IN0
instruction_opcode[1] => Equal3.IN4
instruction_opcode[1] => Equal4.IN5
instruction_opcode[1] => Equal5.IN1
instruction_opcode[1] => Equal6.IN1
instruction_opcode[1] => Equal7.IN4
instruction_opcode[1] => Equal8.IN5
instruction_opcode[1] => Equal9.IN1
instruction_opcode[1] => Equal10.IN1
instruction_opcode[1] => Equal11.IN5
instruction_opcode[1] => Equal12.IN2
instruction_opcode[1] => Equal13.IN2
instruction_opcode[1] => Equal14.IN4
instruction_opcode[1] => Equal15.IN5
instruction_opcode[1] => Equal16.IN1
instruction_opcode[1] => Equal17.IN1
instruction_opcode[1] => Equal18.IN4
instruction_opcode[2] => Equal0.IN4
instruction_opcode[2] => Equal1.IN4
instruction_opcode[2] => Equal2.IN5
instruction_opcode[2] => Equal3.IN0
instruction_opcode[2] => Equal4.IN0
instruction_opcode[2] => Equal5.IN0
instruction_opcode[2] => Equal6.IN0
instruction_opcode[2] => Equal7.IN3
instruction_opcode[2] => Equal8.IN4
instruction_opcode[2] => Equal9.IN4
instruction_opcode[2] => Equal10.IN5
instruction_opcode[2] => Equal11.IN1
instruction_opcode[2] => Equal12.IN1
instruction_opcode[2] => Equal13.IN1
instruction_opcode[2] => Equal14.IN3
instruction_opcode[2] => Equal15.IN4
instruction_opcode[2] => Equal16.IN4
instruction_opcode[2] => Equal17.IN5
instruction_opcode[2] => Equal18.IN1
instruction_opcode[3] => Equal0.IN3
instruction_opcode[3] => Equal1.IN3
instruction_opcode[3] => Equal2.IN4
instruction_opcode[3] => Equal3.IN3
instruction_opcode[3] => Equal4.IN4
instruction_opcode[3] => Equal5.IN4
instruction_opcode[3] => Equal6.IN5
instruction_opcode[3] => Equal7.IN0
instruction_opcode[3] => Equal8.IN0
instruction_opcode[3] => Equal9.IN0
instruction_opcode[3] => Equal10.IN0
instruction_opcode[3] => Equal11.IN0
instruction_opcode[3] => Equal12.IN0
instruction_opcode[3] => Equal13.IN0
instruction_opcode[3] => Equal14.IN2
instruction_opcode[3] => Equal15.IN3
instruction_opcode[3] => Equal16.IN3
instruction_opcode[3] => Equal17.IN4
instruction_opcode[3] => Equal18.IN3
instruction_opcode[4] => Equal0.IN2
instruction_opcode[4] => Equal1.IN2
instruction_opcode[4] => Equal2.IN3
instruction_opcode[4] => Equal3.IN2
instruction_opcode[4] => Equal4.IN3
instruction_opcode[4] => Equal5.IN3
instruction_opcode[4] => Equal6.IN4
instruction_opcode[4] => Equal7.IN2
instruction_opcode[4] => Equal8.IN3
instruction_opcode[4] => Equal9.IN3
instruction_opcode[4] => Equal10.IN4
instruction_opcode[4] => Equal11.IN4
instruction_opcode[4] => Equal12.IN4
instruction_opcode[4] => Equal13.IN5
instruction_opcode[4] => Equal14.IN0
instruction_opcode[4] => Equal15.IN0
instruction_opcode[4] => Equal16.IN0
instruction_opcode[4] => Equal17.IN0
instruction_opcode[4] => Equal18.IN0
instruction_opcode[5] => Equal0.IN1
instruction_opcode[5] => Equal1.IN1
instruction_opcode[5] => Equal2.IN2
instruction_opcode[5] => Equal3.IN1
instruction_opcode[5] => Equal4.IN2
instruction_opcode[5] => Equal5.IN2
instruction_opcode[5] => Equal6.IN3
instruction_opcode[5] => Equal7.IN1
instruction_opcode[5] => Equal8.IN2
instruction_opcode[5] => Equal9.IN2
instruction_opcode[5] => Equal10.IN3
instruction_opcode[5] => Equal11.IN3
instruction_opcode[5] => Equal12.IN3
instruction_opcode[5] => Equal13.IN4
instruction_opcode[5] => Equal14.IN1
instruction_opcode[5] => Equal15.IN2
instruction_opcode[5] => Equal16.IN2
instruction_opcode[5] => Equal17.IN3
instruction_opcode[5] => Equal18.IN2
rst => present~3.DATAIN
NoC[0] => Equal19.IN0
NoC[0] => Equal20.IN15
NoC[0] => Equal21.IN1
NoC[1] => Equal19.IN15
NoC[1] => Equal20.IN0
NoC[1] => Equal21.IN0
NoC[2] => Equal19.IN14
NoC[2] => Equal20.IN14
NoC[2] => Equal21.IN15
NoC[3] => Equal19.IN13
NoC[3] => Equal20.IN13
NoC[3] => Equal21.IN14
NoC[4] => Equal19.IN12
NoC[4] => Equal20.IN12
NoC[4] => Equal21.IN13
NoC[5] => Equal19.IN11
NoC[5] => Equal20.IN11
NoC[5] => Equal21.IN12
NoC[6] => Equal19.IN10
NoC[6] => Equal20.IN10
NoC[6] => Equal21.IN11
NoC[7] => Equal19.IN9
NoC[7] => Equal20.IN9
NoC[7] => Equal21.IN10
NoC[8] => Equal19.IN8
NoC[8] => Equal20.IN8
NoC[8] => Equal21.IN9
NoC[9] => Equal19.IN7
NoC[9] => Equal20.IN7
NoC[9] => Equal21.IN8
NoC[10] => Equal19.IN6
NoC[10] => Equal20.IN6
NoC[10] => Equal21.IN7
NoC[11] => Equal19.IN5
NoC[11] => Equal20.IN5
NoC[11] => Equal21.IN6
NoC[12] => Equal19.IN4
NoC[12] => Equal20.IN4
NoC[12] => Equal21.IN5
NoC[13] => Equal19.IN3
NoC[13] => Equal20.IN3
NoC[13] => Equal21.IN4
NoC[14] => Equal19.IN2
NoC[14] => Equal20.IN2
NoC[14] => Equal21.IN3
NoC[15] => Equal19.IN1
NoC[15] => Equal20.IN1
NoC[15] => Equal21.IN2
ctrlsig[0] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[1] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[2] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[3] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[4] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[5] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[6] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[7] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[8] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[12] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[13] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[14] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[15] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[16] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[17] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[18] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[19] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[22] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|alu:ALU
clk => z~reg0.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
in1[0] => Add0.IN16
in1[0] => alu_out.IN0
in1[0] => Mult0.IN15
in1[0] => Div0.IN15
in1[0] => Mod0.IN15
in1[0] => Add1.IN32
in1[0] => Mux14.IN6
in1[1] => Add0.IN15
in1[1] => alu_out.IN0
in1[1] => Mult0.IN14
in1[1] => Div0.IN14
in1[1] => Mod0.IN14
in1[1] => Add1.IN31
in1[1] => Mux13.IN6
in1[2] => Add0.IN14
in1[2] => alu_out.IN0
in1[2] => Mult0.IN13
in1[2] => Div0.IN13
in1[2] => Mod0.IN13
in1[2] => Add1.IN30
in1[2] => Mux12.IN6
in1[3] => Add0.IN13
in1[3] => alu_out.IN0
in1[3] => Mult0.IN12
in1[3] => Div0.IN12
in1[3] => Mod0.IN12
in1[3] => Add1.IN29
in1[3] => Mux11.IN6
in1[4] => Add0.IN12
in1[4] => alu_out.IN0
in1[4] => Mult0.IN11
in1[4] => Div0.IN11
in1[4] => Mod0.IN11
in1[4] => Add1.IN28
in1[4] => Mux10.IN6
in1[5] => Add0.IN11
in1[5] => alu_out.IN0
in1[5] => Mult0.IN10
in1[5] => Div0.IN10
in1[5] => Mod0.IN10
in1[5] => Add1.IN27
in1[5] => Mux9.IN6
in1[6] => Add0.IN10
in1[6] => alu_out.IN0
in1[6] => Mult0.IN9
in1[6] => Div0.IN9
in1[6] => Mod0.IN9
in1[6] => Add1.IN26
in1[6] => Mux8.IN6
in1[7] => Add0.IN9
in1[7] => alu_out.IN0
in1[7] => Mult0.IN8
in1[7] => Div0.IN8
in1[7] => Mod0.IN8
in1[7] => Add1.IN25
in1[7] => Mux7.IN6
in1[8] => Add0.IN8
in1[8] => alu_out.IN0
in1[8] => Mult0.IN7
in1[8] => Div0.IN7
in1[8] => Mod0.IN7
in1[8] => Add1.IN24
in1[8] => Mux6.IN6
in1[9] => Add0.IN7
in1[9] => alu_out.IN0
in1[9] => Mult0.IN6
in1[9] => Div0.IN6
in1[9] => Mod0.IN6
in1[9] => Add1.IN23
in1[9] => Mux5.IN6
in1[10] => Add0.IN6
in1[10] => alu_out.IN0
in1[10] => Mult0.IN5
in1[10] => Div0.IN5
in1[10] => Mod0.IN5
in1[10] => Add1.IN22
in1[10] => Mux4.IN6
in1[11] => Add0.IN5
in1[11] => alu_out.IN0
in1[11] => Mult0.IN4
in1[11] => Div0.IN4
in1[11] => Mod0.IN4
in1[11] => Add1.IN21
in1[11] => Mux3.IN6
in1[12] => Add0.IN4
in1[12] => alu_out.IN0
in1[12] => Mult0.IN3
in1[12] => Div0.IN3
in1[12] => Mod0.IN3
in1[12] => Add1.IN20
in1[12] => Mux2.IN6
in1[13] => Add0.IN3
in1[13] => alu_out.IN0
in1[13] => Mult0.IN2
in1[13] => Div0.IN2
in1[13] => Mod0.IN2
in1[13] => Add1.IN19
in1[13] => Mux1.IN6
in1[14] => Add0.IN2
in1[14] => alu_out.IN0
in1[14] => Mult0.IN1
in1[14] => Div0.IN1
in1[14] => Mod0.IN1
in1[14] => Add1.IN18
in1[14] => Mux0.IN6
in1[15] => Add0.IN1
in1[15] => alu_out.IN0
in1[15] => Mult0.IN0
in1[15] => Div0.IN0
in1[15] => Mod0.IN0
in1[15] => Add1.IN17
in2[0] => Add0.IN32
in2[0] => alu_out.IN1
in2[0] => Mult0.IN31
in2[0] => Div0.IN31
in2[0] => Mod0.IN31
in2[0] => Add1.IN16
in2[1] => Add0.IN31
in2[1] => alu_out.IN1
in2[1] => Mult0.IN30
in2[1] => Div0.IN30
in2[1] => Mod0.IN30
in2[1] => Add1.IN15
in2[2] => Add0.IN30
in2[2] => alu_out.IN1
in2[2] => Mult0.IN29
in2[2] => Div0.IN29
in2[2] => Mod0.IN29
in2[2] => Add1.IN14
in2[3] => Add0.IN29
in2[3] => alu_out.IN1
in2[3] => Mult0.IN28
in2[3] => Div0.IN28
in2[3] => Mod0.IN28
in2[3] => Add1.IN13
in2[4] => Add0.IN28
in2[4] => alu_out.IN1
in2[4] => Mult0.IN27
in2[4] => Div0.IN27
in2[4] => Mod0.IN27
in2[4] => Add1.IN12
in2[5] => Add0.IN27
in2[5] => alu_out.IN1
in2[5] => Mult0.IN26
in2[5] => Div0.IN26
in2[5] => Mod0.IN26
in2[5] => Add1.IN11
in2[6] => Add0.IN26
in2[6] => alu_out.IN1
in2[6] => Mult0.IN25
in2[6] => Div0.IN25
in2[6] => Mod0.IN25
in2[6] => Add1.IN10
in2[7] => Add0.IN25
in2[7] => alu_out.IN1
in2[7] => Mult0.IN24
in2[7] => Div0.IN24
in2[7] => Mod0.IN24
in2[7] => Add1.IN9
in2[8] => Add0.IN24
in2[8] => alu_out.IN1
in2[8] => Mult0.IN23
in2[8] => Div0.IN23
in2[8] => Mod0.IN23
in2[8] => Add1.IN8
in2[9] => Add0.IN23
in2[9] => alu_out.IN1
in2[9] => Mult0.IN22
in2[9] => Div0.IN22
in2[9] => Mod0.IN22
in2[9] => Add1.IN7
in2[10] => Add0.IN22
in2[10] => alu_out.IN1
in2[10] => Mult0.IN21
in2[10] => Div0.IN21
in2[10] => Mod0.IN21
in2[10] => Add1.IN6
in2[11] => Add0.IN21
in2[11] => alu_out.IN1
in2[11] => Mult0.IN20
in2[11] => Div0.IN20
in2[11] => Mod0.IN20
in2[11] => Add1.IN5
in2[12] => Add0.IN20
in2[12] => alu_out.IN1
in2[12] => Mult0.IN19
in2[12] => Div0.IN19
in2[12] => Mod0.IN19
in2[12] => Add1.IN4
in2[13] => Add0.IN19
in2[13] => alu_out.IN1
in2[13] => Mult0.IN18
in2[13] => Div0.IN18
in2[13] => Mod0.IN18
in2[13] => Add1.IN3
in2[14] => Add0.IN18
in2[14] => alu_out.IN1
in2[14] => Mult0.IN17
in2[14] => Div0.IN17
in2[14] => Mod0.IN17
in2[14] => Add1.IN2
in2[15] => Add0.IN17
in2[15] => alu_out.IN1
in2[15] => Mult0.IN16
in2[15] => Div0.IN16
in2[15] => Mod0.IN16
in2[15] => Add1.IN1
alu_op[0] => Mux0.IN9
alu_op[0] => Mux1.IN9
alu_op[0] => Mux2.IN9
alu_op[0] => Mux3.IN9
alu_op[0] => Mux4.IN9
alu_op[0] => Mux5.IN9
alu_op[0] => Mux6.IN9
alu_op[0] => Mux7.IN9
alu_op[0] => Mux8.IN9
alu_op[0] => Mux9.IN9
alu_op[0] => Mux10.IN9
alu_op[0] => Mux11.IN9
alu_op[0] => Mux12.IN9
alu_op[0] => Mux13.IN9
alu_op[0] => Mux14.IN9
alu_op[0] => Mux15.IN9
alu_op[1] => Mux0.IN8
alu_op[1] => Mux1.IN8
alu_op[1] => Mux2.IN8
alu_op[1] => Mux3.IN8
alu_op[1] => Mux4.IN8
alu_op[1] => Mux5.IN8
alu_op[1] => Mux6.IN8
alu_op[1] => Mux7.IN8
alu_op[1] => Mux8.IN8
alu_op[1] => Mux9.IN8
alu_op[1] => Mux10.IN8
alu_op[1] => Mux11.IN8
alu_op[1] => Mux12.IN8
alu_op[1] => Mux13.IN8
alu_op[1] => Mux14.IN8
alu_op[1] => Mux15.IN8
alu_op[2] => Mux0.IN7
alu_op[2] => Mux1.IN7
alu_op[2] => Mux2.IN7
alu_op[2] => Mux3.IN7
alu_op[2] => Mux4.IN7
alu_op[2] => Mux5.IN7
alu_op[2] => Mux6.IN7
alu_op[2] => Mux7.IN7
alu_op[2] => Mux8.IN7
alu_op[2] => Mux9.IN7
alu_op[2] => Mux10.IN7
alu_op[2] => Mux11.IN7
alu_op[2] => Mux12.IN7
alu_op[2] => Mux13.IN7
alu_op[2] => Mux14.IN7
alu_op[2] => Mux15.IN7
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z <= z~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|INC_Decoder:inc
INC_sel[0] => decoder_out.DATAB
INC_sel[1] => decoder_out.DATAB
INC_sel[2] => decoder_out.DATAB
INC_sel[3] => decoder_out.DATAB
INC_sel[4] => decoder_out.DATAB
INC_sel[5] => decoder_out.DATAB
INC_sel[6] => decoder_out.DATAB
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
inc_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STA <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STB <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STC <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_R1 <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|RST_Decoder:rst
RST_sel[0] => decoder_out.DATAB
RST_sel[1] => decoder_out.DATAB
RST_sel[2] => decoder_out.DATAB
RST_sel[3] => decoder_out.DATAB
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
rst_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_SUM <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|WTR_Decoder:wrt
WTR_sel[0] => Equal0.IN0
WTR_sel[0] => Equal1.IN7
WTR_sel[0] => Equal2.IN1
WTR_sel[0] => Equal3.IN7
WTR_sel[0] => Equal4.IN1
WTR_sel[0] => Equal5.IN7
WTR_sel[0] => Equal6.IN2
WTR_sel[0] => Equal7.IN7
WTR_sel[0] => Equal8.IN1
WTR_sel[0] => Equal9.IN7
WTR_sel[0] => Equal10.IN2
WTR_sel[0] => Equal11.IN7
WTR_sel[0] => Equal12.IN2
WTR_sel[0] => Equal13.IN7
WTR_sel[0] => Equal14.IN3
WTR_sel[1] => Equal0.IN7
WTR_sel[1] => Equal1.IN0
WTR_sel[1] => Equal2.IN0
WTR_sel[1] => Equal3.IN6
WTR_sel[1] => Equal4.IN7
WTR_sel[1] => Equal5.IN1
WTR_sel[1] => Equal6.IN1
WTR_sel[1] => Equal7.IN6
WTR_sel[1] => Equal8.IN7
WTR_sel[1] => Equal9.IN1
WTR_sel[1] => Equal10.IN1
WTR_sel[1] => Equal11.IN6
WTR_sel[1] => Equal12.IN7
WTR_sel[1] => Equal13.IN2
WTR_sel[1] => Equal14.IN2
WTR_sel[2] => Equal0.IN6
WTR_sel[2] => Equal1.IN6
WTR_sel[2] => Equal2.IN7
WTR_sel[2] => Equal3.IN0
WTR_sel[2] => Equal4.IN0
WTR_sel[2] => Equal5.IN0
WTR_sel[2] => Equal6.IN0
WTR_sel[2] => Equal7.IN5
WTR_sel[2] => Equal8.IN6
WTR_sel[2] => Equal9.IN6
WTR_sel[2] => Equal10.IN7
WTR_sel[2] => Equal11.IN1
WTR_sel[2] => Equal12.IN1
WTR_sel[2] => Equal13.IN1
WTR_sel[2] => Equal14.IN1
WTR_sel[3] => Equal0.IN5
WTR_sel[3] => Equal1.IN5
WTR_sel[3] => Equal2.IN6
WTR_sel[3] => Equal3.IN5
WTR_sel[3] => Equal4.IN6
WTR_sel[3] => Equal5.IN6
WTR_sel[3] => Equal6.IN7
WTR_sel[3] => Equal7.IN0
WTR_sel[3] => Equal8.IN0
WTR_sel[3] => Equal9.IN0
WTR_sel[3] => Equal10.IN0
WTR_sel[3] => Equal11.IN0
WTR_sel[3] => Equal12.IN0
WTR_sel[3] => Equal13.IN0
WTR_sel[3] => Equal14.IN0
WTR_sel[4] => Equal0.IN4
WTR_sel[4] => Equal1.IN4
WTR_sel[4] => Equal2.IN5
WTR_sel[4] => Equal3.IN4
WTR_sel[4] => Equal4.IN5
WTR_sel[4] => Equal5.IN5
WTR_sel[4] => Equal6.IN6
WTR_sel[4] => Equal7.IN4
WTR_sel[4] => Equal8.IN5
WTR_sel[4] => Equal9.IN5
WTR_sel[4] => Equal10.IN6
WTR_sel[4] => Equal11.IN5
WTR_sel[4] => Equal12.IN6
WTR_sel[4] => Equal13.IN6
WTR_sel[4] => Equal14.IN7
WTR_sel[5] => Equal0.IN3
WTR_sel[5] => Equal1.IN3
WTR_sel[5] => Equal2.IN4
WTR_sel[5] => Equal3.IN3
WTR_sel[5] => Equal4.IN4
WTR_sel[5] => Equal5.IN4
WTR_sel[5] => Equal6.IN5
WTR_sel[5] => Equal7.IN3
WTR_sel[5] => Equal8.IN4
WTR_sel[5] => Equal9.IN4
WTR_sel[5] => Equal10.IN5
WTR_sel[5] => Equal11.IN4
WTR_sel[5] => Equal12.IN5
WTR_sel[5] => Equal13.IN5
WTR_sel[5] => Equal14.IN6
WTR_sel[6] => Equal0.IN2
WTR_sel[6] => Equal1.IN2
WTR_sel[6] => Equal2.IN3
WTR_sel[6] => Equal3.IN2
WTR_sel[6] => Equal4.IN3
WTR_sel[6] => Equal5.IN3
WTR_sel[6] => Equal6.IN4
WTR_sel[6] => Equal7.IN2
WTR_sel[6] => Equal8.IN3
WTR_sel[6] => Equal9.IN3
WTR_sel[6] => Equal10.IN4
WTR_sel[6] => Equal11.IN3
WTR_sel[6] => Equal12.IN4
WTR_sel[6] => Equal13.IN4
WTR_sel[6] => Equal14.IN5
WTR_sel[7] => Equal0.IN1
WTR_sel[7] => Equal1.IN1
WTR_sel[7] => Equal2.IN2
WTR_sel[7] => Equal3.IN1
WTR_sel[7] => Equal4.IN2
WTR_sel[7] => Equal5.IN2
WTR_sel[7] => Equal6.IN3
WTR_sel[7] => Equal7.IN1
WTR_sel[7] => Equal8.IN2
WTR_sel[7] => Equal9.IN2
WTR_sel[7] => Equal10.IN3
WTR_sel[7] => Equal11.IN2
WTR_sel[7] => Equal12.IN3
WTR_sel[7] => Equal13.IN3
WTR_sel[7] => Equal14.IN4
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
wtr_N <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_M <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_P <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_SUM <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_R <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STA <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STB <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STC <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_A <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_B <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_R1 <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_CoreID <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|OPR_demux:demux1
operand[0] => WTR_operand.DATAB
operand[0] => INC_operand.DATAB
operand[0] => RESET_operand.DATAB
operand[0] => WTA_operand.DATAB
operand[1] => WTR_operand.DATAB
operand[1] => INC_operand.DATAB
operand[1] => RESET_operand.DATAB
operand[1] => WTA_operand.DATAB
operand[2] => WTR_operand.DATAB
operand[2] => INC_operand.DATAB
operand[2] => RESET_operand.DATAB
operand[2] => WTA_operand.DATAB
operand[3] => WTR_operand.DATAB
operand[3] => INC_operand.DATAB
operand[3] => RESET_operand.DATAB
operand[3] => WTA_operand.DATAB
operand[4] => WTR_operand.DATAB
operand[4] => INC_operand.DATAB
operand[4] => RESET_operand.DATAB
operand[4] => WTA_operand.DATAB
operand[5] => WTR_operand.DATAB
operand[5] => INC_operand.DATAB
operand[5] => RESET_operand.DATAB
operand[5] => WTA_operand.DATAB
operand[6] => WTR_operand.DATAB
operand[6] => INC_operand.DATAB
operand[6] => RESET_operand.DATAB
operand[6] => WTA_operand.DATAB
operand[7] => WTR_operand.DATAB
operand[7] => INC_operand.DATAB
operand[7] => RESET_operand.DATAB
operand[7] => WTA_operand.DATAB
OPR_sel[0] => Decoder0.IN2
OPR_sel[1] => Decoder0.IN1
OPR_sel[2] => Decoder0.IN0
WTR_operand[0] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[1] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[2] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[3] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[4] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[5] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[6] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[7] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[0] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[1] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[2] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[3] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[4] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[5] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[6] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[7] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[0] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[1] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[2] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[3] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[4] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[5] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[6] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[7] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[0] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[1] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[2] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[3] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[4] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[5] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[6] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[7] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|WTA_mux:mux1
WTA_sel[0] => Equal0.IN0
WTA_sel[0] => Equal1.IN7
WTA_sel[0] => Equal2.IN1
WTA_sel[0] => Equal3.IN7
WTA_sel[0] => Equal4.IN1
WTA_sel[0] => Equal5.IN7
WTA_sel[0] => Equal6.IN2
WTA_sel[0] => Equal7.IN7
WTA_sel[0] => Equal8.IN1
WTA_sel[0] => Equal9.IN7
WTA_sel[0] => Equal10.IN2
WTA_sel[0] => Equal11.IN7
WTA_sel[0] => Equal12.IN2
WTA_sel[0] => Equal13.IN7
WTA_sel[0] => Equal14.IN3
WTA_sel[1] => Equal0.IN7
WTA_sel[1] => Equal1.IN0
WTA_sel[1] => Equal2.IN0
WTA_sel[1] => Equal3.IN6
WTA_sel[1] => Equal4.IN7
WTA_sel[1] => Equal5.IN1
WTA_sel[1] => Equal6.IN1
WTA_sel[1] => Equal7.IN6
WTA_sel[1] => Equal8.IN7
WTA_sel[1] => Equal9.IN1
WTA_sel[1] => Equal10.IN1
WTA_sel[1] => Equal11.IN6
WTA_sel[1] => Equal12.IN7
WTA_sel[1] => Equal13.IN2
WTA_sel[1] => Equal14.IN2
WTA_sel[2] => Equal0.IN6
WTA_sel[2] => Equal1.IN6
WTA_sel[2] => Equal2.IN7
WTA_sel[2] => Equal3.IN0
WTA_sel[2] => Equal4.IN0
WTA_sel[2] => Equal5.IN0
WTA_sel[2] => Equal6.IN0
WTA_sel[2] => Equal7.IN5
WTA_sel[2] => Equal8.IN6
WTA_sel[2] => Equal9.IN6
WTA_sel[2] => Equal10.IN7
WTA_sel[2] => Equal11.IN1
WTA_sel[2] => Equal12.IN1
WTA_sel[2] => Equal13.IN1
WTA_sel[2] => Equal14.IN1
WTA_sel[3] => Equal0.IN5
WTA_sel[3] => Equal1.IN5
WTA_sel[3] => Equal2.IN6
WTA_sel[3] => Equal3.IN5
WTA_sel[3] => Equal4.IN6
WTA_sel[3] => Equal5.IN6
WTA_sel[3] => Equal6.IN7
WTA_sel[3] => Equal7.IN0
WTA_sel[3] => Equal8.IN0
WTA_sel[3] => Equal9.IN0
WTA_sel[3] => Equal10.IN0
WTA_sel[3] => Equal11.IN0
WTA_sel[3] => Equal12.IN0
WTA_sel[3] => Equal13.IN0
WTA_sel[3] => Equal14.IN0
WTA_sel[4] => Equal0.IN4
WTA_sel[4] => Equal1.IN4
WTA_sel[4] => Equal2.IN5
WTA_sel[4] => Equal3.IN4
WTA_sel[4] => Equal4.IN5
WTA_sel[4] => Equal5.IN5
WTA_sel[4] => Equal6.IN6
WTA_sel[4] => Equal7.IN4
WTA_sel[4] => Equal8.IN5
WTA_sel[4] => Equal9.IN5
WTA_sel[4] => Equal10.IN6
WTA_sel[4] => Equal11.IN5
WTA_sel[4] => Equal12.IN6
WTA_sel[4] => Equal13.IN6
WTA_sel[4] => Equal14.IN7
WTA_sel[5] => Equal0.IN3
WTA_sel[5] => Equal1.IN3
WTA_sel[5] => Equal2.IN4
WTA_sel[5] => Equal3.IN3
WTA_sel[5] => Equal4.IN4
WTA_sel[5] => Equal5.IN4
WTA_sel[5] => Equal6.IN5
WTA_sel[5] => Equal7.IN3
WTA_sel[5] => Equal8.IN4
WTA_sel[5] => Equal9.IN4
WTA_sel[5] => Equal10.IN5
WTA_sel[5] => Equal11.IN4
WTA_sel[5] => Equal12.IN5
WTA_sel[5] => Equal13.IN5
WTA_sel[5] => Equal14.IN6
WTA_sel[6] => Equal0.IN2
WTA_sel[6] => Equal1.IN2
WTA_sel[6] => Equal2.IN3
WTA_sel[6] => Equal3.IN2
WTA_sel[6] => Equal4.IN3
WTA_sel[6] => Equal5.IN3
WTA_sel[6] => Equal6.IN4
WTA_sel[6] => Equal7.IN2
WTA_sel[6] => Equal8.IN3
WTA_sel[6] => Equal9.IN3
WTA_sel[6] => Equal10.IN4
WTA_sel[6] => Equal11.IN3
WTA_sel[6] => Equal12.IN4
WTA_sel[6] => Equal13.IN4
WTA_sel[6] => Equal14.IN5
WTA_sel[7] => Equal0.IN1
WTA_sel[7] => Equal1.IN1
WTA_sel[7] => Equal2.IN2
WTA_sel[7] => Equal3.IN1
WTA_sel[7] => Equal4.IN2
WTA_sel[7] => Equal5.IN2
WTA_sel[7] => Equal6.IN3
WTA_sel[7] => Equal7.IN1
WTA_sel[7] => Equal8.IN2
WTA_sel[7] => Equal9.IN2
WTA_sel[7] => Equal10.IN3
WTA_sel[7] => Equal11.IN2
WTA_sel[7] => Equal12.IN3
WTA_sel[7] => Equal13.IN3
WTA_sel[7] => Equal14.IN4
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
wta_N[0] => dataout.DATAB
wta_N[1] => dataout.DATAB
wta_N[2] => dataout.DATAB
wta_N[3] => dataout.DATAB
wta_N[4] => dataout.DATAB
wta_N[5] => dataout.DATAB
wta_N[6] => dataout.DATAB
wta_N[7] => dataout.DATAB
wta_N[8] => dataout.DATAB
wta_N[9] => dataout.DATAB
wta_N[10] => dataout.DATAB
wta_N[11] => dataout.DATAB
wta_N[12] => dataout.DATAB
wta_N[13] => dataout.DATAB
wta_N[14] => dataout.DATAB
wta_N[15] => dataout.DATAB
wta_M[0] => dataout.DATAB
wta_M[1] => dataout.DATAB
wta_M[2] => dataout.DATAB
wta_M[3] => dataout.DATAB
wta_M[4] => dataout.DATAB
wta_M[5] => dataout.DATAB
wta_M[6] => dataout.DATAB
wta_M[7] => dataout.DATAB
wta_M[8] => dataout.DATAB
wta_M[9] => dataout.DATAB
wta_M[10] => dataout.DATAB
wta_M[11] => dataout.DATAB
wta_M[12] => dataout.DATAB
wta_M[13] => dataout.DATAB
wta_M[14] => dataout.DATAB
wta_M[15] => dataout.DATAB
wta_P[0] => dataout.DATAB
wta_P[1] => dataout.DATAB
wta_P[2] => dataout.DATAB
wta_P[3] => dataout.DATAB
wta_P[4] => dataout.DATAB
wta_P[5] => dataout.DATAB
wta_P[6] => dataout.DATAB
wta_P[7] => dataout.DATAB
wta_P[8] => dataout.DATAB
wta_P[9] => dataout.DATAB
wta_P[10] => dataout.DATAB
wta_P[11] => dataout.DATAB
wta_P[12] => dataout.DATAB
wta_P[13] => dataout.DATAB
wta_P[14] => dataout.DATAB
wta_P[15] => dataout.DATAB
wta_R1[0] => dataout.DATAB
wta_R1[1] => dataout.DATAB
wta_R1[2] => dataout.DATAB
wta_R1[3] => dataout.DATAB
wta_R1[4] => dataout.DATAB
wta_R1[5] => dataout.DATAB
wta_R1[6] => dataout.DATAB
wta_R1[7] => dataout.DATAB
wta_R1[8] => dataout.DATAB
wta_R1[9] => dataout.DATAB
wta_R1[10] => dataout.DATAB
wta_R1[11] => dataout.DATAB
wta_R1[12] => dataout.DATAB
wta_R1[13] => dataout.DATAB
wta_R1[14] => dataout.DATAB
wta_R1[15] => dataout.DATAB
wta_ROW[0] => dataout.DATAB
wta_ROW[1] => dataout.DATAB
wta_ROW[2] => dataout.DATAB
wta_ROW[3] => dataout.DATAB
wta_ROW[4] => dataout.DATAB
wta_ROW[5] => dataout.DATAB
wta_ROW[6] => dataout.DATAB
wta_ROW[7] => dataout.DATAB
wta_ROW[8] => dataout.DATAB
wta_ROW[9] => dataout.DATAB
wta_ROW[10] => dataout.DATAB
wta_ROW[11] => dataout.DATAB
wta_ROW[12] => dataout.DATAB
wta_ROW[13] => dataout.DATAB
wta_ROW[14] => dataout.DATAB
wta_ROW[15] => dataout.DATAB
wta_COL[0] => dataout.DATAB
wta_COL[1] => dataout.DATAB
wta_COL[2] => dataout.DATAB
wta_COL[3] => dataout.DATAB
wta_COL[4] => dataout.DATAB
wta_COL[5] => dataout.DATAB
wta_COL[6] => dataout.DATAB
wta_COL[7] => dataout.DATAB
wta_COL[8] => dataout.DATAB
wta_COL[9] => dataout.DATAB
wta_COL[10] => dataout.DATAB
wta_COL[11] => dataout.DATAB
wta_COL[12] => dataout.DATAB
wta_COL[13] => dataout.DATAB
wta_COL[14] => dataout.DATAB
wta_COL[15] => dataout.DATAB
wta_CURR[0] => dataout.DATAB
wta_CURR[1] => dataout.DATAB
wta_CURR[2] => dataout.DATAB
wta_CURR[3] => dataout.DATAB
wta_CURR[4] => dataout.DATAB
wta_CURR[5] => dataout.DATAB
wta_CURR[6] => dataout.DATAB
wta_CURR[7] => dataout.DATAB
wta_CURR[8] => dataout.DATAB
wta_CURR[9] => dataout.DATAB
wta_CURR[10] => dataout.DATAB
wta_CURR[11] => dataout.DATAB
wta_CURR[12] => dataout.DATAB
wta_CURR[13] => dataout.DATAB
wta_CURR[14] => dataout.DATAB
wta_CURR[15] => dataout.DATAB
wta_SUM[0] => dataout.DATAB
wta_SUM[1] => dataout.DATAB
wta_SUM[2] => dataout.DATAB
wta_SUM[3] => dataout.DATAB
wta_SUM[4] => dataout.DATAB
wta_SUM[5] => dataout.DATAB
wta_SUM[6] => dataout.DATAB
wta_SUM[7] => dataout.DATAB
wta_SUM[8] => dataout.DATAB
wta_SUM[9] => dataout.DATAB
wta_SUM[10] => dataout.DATAB
wta_SUM[11] => dataout.DATAB
wta_SUM[12] => dataout.DATAB
wta_SUM[13] => dataout.DATAB
wta_SUM[14] => dataout.DATAB
wta_SUM[15] => dataout.DATAB
wta_STA[0] => dataout.DATAB
wta_STA[1] => dataout.DATAB
wta_STA[2] => dataout.DATAB
wta_STA[3] => dataout.DATAB
wta_STA[4] => dataout.DATAB
wta_STA[5] => dataout.DATAB
wta_STA[6] => dataout.DATAB
wta_STA[7] => dataout.DATAB
wta_STA[8] => dataout.DATAB
wta_STA[9] => dataout.DATAB
wta_STA[10] => dataout.DATAB
wta_STA[11] => dataout.DATAB
wta_STA[12] => dataout.DATAB
wta_STA[13] => dataout.DATAB
wta_STA[14] => dataout.DATAB
wta_STA[15] => dataout.DATAB
wta_STB[0] => dataout.DATAB
wta_STB[1] => dataout.DATAB
wta_STB[2] => dataout.DATAB
wta_STB[3] => dataout.DATAB
wta_STB[4] => dataout.DATAB
wta_STB[5] => dataout.DATAB
wta_STB[6] => dataout.DATAB
wta_STB[7] => dataout.DATAB
wta_STB[8] => dataout.DATAB
wta_STB[9] => dataout.DATAB
wta_STB[10] => dataout.DATAB
wta_STB[11] => dataout.DATAB
wta_STB[12] => dataout.DATAB
wta_STB[13] => dataout.DATAB
wta_STB[14] => dataout.DATAB
wta_STB[15] => dataout.DATAB
wta_STC[0] => dataout.DATAB
wta_STC[1] => dataout.DATAB
wta_STC[2] => dataout.DATAB
wta_STC[3] => dataout.DATAB
wta_STC[4] => dataout.DATAB
wta_STC[5] => dataout.DATAB
wta_STC[6] => dataout.DATAB
wta_STC[7] => dataout.DATAB
wta_STC[8] => dataout.DATAB
wta_STC[9] => dataout.DATAB
wta_STC[10] => dataout.DATAB
wta_STC[11] => dataout.DATAB
wta_STC[12] => dataout.DATAB
wta_STC[13] => dataout.DATAB
wta_STC[14] => dataout.DATAB
wta_STC[15] => dataout.DATAB
wta_A[0] => dataout.DATAB
wta_A[1] => dataout.DATAB
wta_A[2] => dataout.DATAB
wta_A[3] => dataout.DATAB
wta_A[4] => dataout.DATAB
wta_A[5] => dataout.DATAB
wta_A[6] => dataout.DATAB
wta_A[7] => dataout.DATAB
wta_A[8] => dataout.DATAB
wta_A[9] => dataout.DATAB
wta_A[10] => dataout.DATAB
wta_A[11] => dataout.DATAB
wta_A[12] => dataout.DATAB
wta_A[13] => dataout.DATAB
wta_A[14] => dataout.DATAB
wta_A[15] => dataout.DATAB
wta_B[0] => dataout.DATAB
wta_B[1] => dataout.DATAB
wta_B[2] => dataout.DATAB
wta_B[3] => dataout.DATAB
wta_B[4] => dataout.DATAB
wta_B[5] => dataout.DATAB
wta_B[6] => dataout.DATAB
wta_B[7] => dataout.DATAB
wta_B[8] => dataout.DATAB
wta_B[9] => dataout.DATAB
wta_B[10] => dataout.DATAB
wta_B[11] => dataout.DATAB
wta_B[12] => dataout.DATAB
wta_B[13] => dataout.DATAB
wta_B[14] => dataout.DATAB
wta_B[15] => dataout.DATAB
wta_R[0] => dataout.DATAB
wta_R[1] => dataout.DATAB
wta_R[2] => dataout.DATAB
wta_R[3] => dataout.DATAB
wta_R[4] => dataout.DATAB
wta_R[5] => dataout.DATAB
wta_R[6] => dataout.DATAB
wta_R[7] => dataout.DATAB
wta_R[8] => dataout.DATAB
wta_R[9] => dataout.DATAB
wta_R[10] => dataout.DATAB
wta_R[11] => dataout.DATAB
wta_R[12] => dataout.DATAB
wta_R[13] => dataout.DATAB
wta_R[14] => dataout.DATAB
wta_R[15] => dataout.DATAB
wta_CoreID[0] => dataout.DATAB
wta_CoreID[1] => dataout.DATAB
wta_CoreID[2] => dataout.DATAB
wta_CoreID[3] => dataout.DATAB
wta_CoreID[4] => dataout.DATAB
wta_CoreID[5] => dataout.DATAB
wta_CoreID[6] => dataout.DATAB
wta_CoreID[7] => dataout.DATAB
wta_CoreID[8] => dataout.DATAB
wta_CoreID[9] => dataout.DATAB
wta_CoreID[10] => dataout.DATAB
wta_CoreID[11] => dataout.DATAB
wta_CoreID[12] => dataout.DATAB
wta_CoreID[13] => dataout.DATAB
wta_CoreID[14] => dataout.DATAB
wta_CoreID[15] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|BUS:A_bus
WTA[0] => BUS_OUT.IN0
WTA[1] => BUS_OUT.IN0
WTA[2] => BUS_OUT.IN0
WTA[3] => BUS_OUT.IN0
WTA[4] => BUS_OUT.IN0
WTA[5] => BUS_OUT.IN0
WTA[6] => BUS_OUT.IN0
WTA[7] => BUS_OUT.IN0
WTA[8] => BUS_OUT.IN0
WTA[9] => BUS_OUT.IN0
WTA[10] => BUS_OUT.IN0
WTA[11] => BUS_OUT.IN0
WTA[12] => BUS_OUT.IN0
WTA[13] => BUS_OUT.IN0
WTA[14] => BUS_OUT.IN0
WTA[15] => BUS_OUT.IN0
DR[0] => BUS_OUT.IN1
DR[1] => BUS_OUT.IN1
DR[2] => BUS_OUT.IN1
DR[3] => BUS_OUT.IN1
DR[4] => BUS_OUT.IN1
DR[5] => BUS_OUT.IN1
DR[6] => BUS_OUT.IN1
DR[7] => BUS_OUT.IN1
DR[8] => BUS_OUT.IN1
DR[9] => BUS_OUT.IN1
DR[10] => BUS_OUT.IN1
DR[11] => BUS_OUT.IN1
DR[12] => BUS_OUT.IN1
DR[13] => BUS_OUT.IN1
DR[14] => BUS_OUT.IN1
DR[15] => BUS_OUT.IN1
AC[0] => BUS_OUT.IN1
AC[1] => BUS_OUT.IN1
AC[2] => BUS_OUT.IN1
AC[3] => BUS_OUT.IN1
AC[4] => BUS_OUT.IN1
AC[5] => BUS_OUT.IN1
AC[6] => BUS_OUT.IN1
AC[7] => BUS_OUT.IN1
AC[8] => BUS_OUT.IN1
AC[9] => BUS_OUT.IN1
AC[10] => BUS_OUT.IN1
AC[11] => BUS_OUT.IN1
AC[12] => BUS_OUT.IN1
AC[13] => BUS_OUT.IN1
AC[14] => BUS_OUT.IN1
AC[15] => BUS_OUT.IN1
IRAM[0] => BUS_OUT.IN1
IRAM[1] => BUS_OUT.IN1
IRAM[2] => BUS_OUT.IN1
IRAM[3] => BUS_OUT.IN1
IRAM[4] => BUS_OUT.IN1
IRAM[5] => BUS_OUT.IN1
IRAM[6] => BUS_OUT.IN1
IRAM[7] => BUS_OUT.IN1
IRAM[8] => BUS_OUT.IN1
IRAM[9] => BUS_OUT.IN1
IRAM[10] => BUS_OUT.IN1
IRAM[11] => BUS_OUT.IN1
IRAM[12] => BUS_OUT.IN1
IRAM[13] => BUS_OUT.IN1
IRAM[14] => BUS_OUT.IN1
IRAM[15] => BUS_OUT.IN1
IRAM[16] => BUS_OUT[16].DATAIN
IRAM[17] => BUS_OUT[17].DATAIN
IRAM[18] => BUS_OUT[18].DATAIN
IRAM[19] => BUS_OUT[19].DATAIN
IRAM[20] => BUS_OUT[20].DATAIN
IRAM[21] => BUS_OUT[21].DATAIN
IRAM[22] => BUS_OUT[22].DATAIN
IRAM[23] => BUS_OUT[23].DATAIN
DRAM[0] => BUS_OUT.IN1
DRAM[1] => BUS_OUT.IN1
DRAM[2] => BUS_OUT.IN1
DRAM[3] => BUS_OUT.IN1
DRAM[4] => BUS_OUT.IN1
DRAM[5] => BUS_OUT.IN1
DRAM[6] => BUS_OUT.IN1
DRAM[7] => BUS_OUT.IN1
DRAM[8] => BUS_OUT.IN1
DRAM[9] => BUS_OUT.IN1
DRAM[10] => BUS_OUT.IN1
DRAM[11] => BUS_OUT.IN1
DRAM[12] => BUS_OUT.IN1
DRAM[13] => BUS_OUT.IN1
DRAM[14] => BUS_OUT.IN1
DRAM[15] => BUS_OUT.IN1
BUS_OUT[0] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[1] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[2] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[3] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[4] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[5] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[6] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[7] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[8] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[9] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[10] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[11] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[12] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[13] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[14] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[15] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[16] <= IRAM[16].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[17] <= IRAM[17].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[18] <= IRAM[18].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[19] <= IRAM[19].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[20] <= IRAM[20].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[21] <= IRAM[21].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[22] <= IRAM[22].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[23] <= IRAM[23].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_IR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_AR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type3_16bit:reg_PC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_DR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_ac:reg_AC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
alu_write_en => always0.IN1
alu_write_en => always0.IN1
alu_write_en => always0.IN1
alu_out[0] => dataout.DATAB
alu_out[1] => dataout.DATAB
alu_out[2] => dataout.DATAB
alu_out[3] => dataout.DATAB
alu_out[4] => dataout.DATAB
alu_out[5] => dataout.DATAB
alu_out[6] => dataout.DATAB
alu_out[7] => dataout.DATAB
alu_out[8] => dataout.DATAB
alu_out[9] => dataout.DATAB
alu_out[10] => dataout.DATAB
alu_out[11] => dataout.DATAB
alu_out[12] => dataout.DATAB
alu_out[13] => dataout.DATAB
alu_out[14] => dataout.DATAB
alu_out[15] => dataout.DATAB
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_z:flag_z
clk => dataout~reg0.CLK
datain => dataout~reg0.DATAIN
dataout <= dataout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_N
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_M
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_P
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type2_16bit:reg_R1
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type3_16bit:reg_COL
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_SUM:SUM
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type2_16bit:reg_STA
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type2_16bit:reg_STB
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type2_16bit:reg_STC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_A
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_B
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|reg_type1_16bit:reg_R
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|read_buffer_16bit:readmem
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|read_buffer_16bit:readDmem
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|read_buffer_16bit:readAC
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core1|read_buffer_16bit:readDR
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2
coreID[0] => coreID[0].IN1
coreID[1] => coreID[1].IN1
coreID[2] => coreID[2].IN1
coreID[3] => coreID[3].IN1
coreID[4] => coreID[4].IN1
coreID[5] => coreID[5].IN1
coreID[6] => coreID[6].IN1
coreID[7] => coreID[7].IN1
coreID[8] => coreID[8].IN1
coreID[9] => coreID[9].IN1
coreID[10] => coreID[10].IN1
coreID[11] => coreID[11].IN1
coreID[12] => coreID[12].IN1
coreID[13] => coreID[13].IN1
coreID[14] => coreID[14].IN1
coreID[15] => coreID[15].IN1
clock_en => clock_en.IN1
clk2 => clk2.IN2
controlRST => controlRST.IN1
bus_out[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[0] <= ctrlsig[0].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[1] <= ctrlsig[1].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[2] <= ctrlsig[2].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[3] <= ctrlsig[3].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[4] <= ctrlsig[4].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[5] <= ctrlsig[5].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[6] <= ctrlsig[6].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[7] <= ctrlsig[7].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[8] <= ctrlsig[8].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[9] <= ctrlsig[9].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[10] <= ctrlsig[10].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[11] <= ctrlsig[11].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[12] <= ctrlsig[12].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[13] <= ctrlsig[13].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[14] <= ctrlsig[14].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[15] <= control:CU.ctrlsig
ctrlsig_out[16] <= ctrlsig[16].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[17] <= ctrlsig[17].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[18] <= ctrlsig[18].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[19] <= ctrlsig[19].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[20] <= ctrlsig[20].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[21] <= ctrlsig[21].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[22] <= ctrlsig[22].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[23] <= control:CU.ctrlsig
ctrlsig_out[24] <= control:CU.ctrlsig
endp <= control:CU.end_process
Zout <= z_out.DB_MAX_OUTPUT_PORT_TYPE
PCout1[0] <= reg_type3_16bit:reg_PC.dataout
PCout1[1] <= reg_type3_16bit:reg_PC.dataout
PCout1[2] <= reg_type3_16bit:reg_PC.dataout
PCout1[3] <= reg_type3_16bit:reg_PC.dataout
PCout1[4] <= reg_type3_16bit:reg_PC.dataout
PCout1[5] <= reg_type3_16bit:reg_PC.dataout
PCout1[6] <= reg_type3_16bit:reg_PC.dataout
PCout1[7] <= reg_type3_16bit:reg_PC.dataout
PCout1[8] <= reg_type3_16bit:reg_PC.dataout
PCout1[9] <= reg_type3_16bit:reg_PC.dataout
PCout1[10] <= reg_type3_16bit:reg_PC.dataout
PCout1[11] <= reg_type3_16bit:reg_PC.dataout
PCout1[12] <= reg_type3_16bit:reg_PC.dataout
PCout1[13] <= reg_type3_16bit:reg_PC.dataout
PCout1[14] <= reg_type3_16bit:reg_PC.dataout
PCout1[15] <= reg_type3_16bit:reg_PC.dataout
memout1[0] => memout[0].IN1
memout1[1] => memout[1].IN1
memout1[2] => memout[2].IN1
memout1[3] => memout[3].IN1
memout1[4] => memout[4].IN1
memout1[5] => memout[5].IN1
memout1[6] => memout[6].IN1
memout1[7] => memout[7].IN1
memout1[8] => memout[8].IN1
memout1[9] => memout[9].IN1
memout1[10] => memout[10].IN1
memout1[11] => memout[11].IN1
memout1[12] => memout[12].IN1
memout1[13] => memout[13].IN1
memout1[14] => memout[14].IN1
memout1[15] => memout[15].IN1
memout1[16] => memout[16].IN1
memout1[17] => memout[17].IN1
memout1[18] => memout[18].IN1
memout1[19] => memout[19].IN1
memout1[20] => memout[20].IN1
memout1[21] => memout[21].IN1
memout1[22] => memout[22].IN1
memout1[23] => memout[23].IN1
memout1[24] => ~NO_FANOUT~
ARout1[0] <= reg_type1_16bit:reg_AR.dataout
ARout1[1] <= reg_type1_16bit:reg_AR.dataout
ARout1[2] <= reg_type1_16bit:reg_AR.dataout
ARout1[3] <= reg_type1_16bit:reg_AR.dataout
ARout1[4] <= reg_type1_16bit:reg_AR.dataout
ARout1[5] <= reg_type1_16bit:reg_AR.dataout
ARout1[6] <= reg_type1_16bit:reg_AR.dataout
ARout1[7] <= reg_type1_16bit:reg_AR.dataout
ARout1[8] <= reg_type1_16bit:reg_AR.dataout
ARout1[9] <= reg_type1_16bit:reg_AR.dataout
ARout1[10] <= reg_type1_16bit:reg_AR.dataout
ARout1[11] <= reg_type1_16bit:reg_AR.dataout
ARout1[12] <= reg_type1_16bit:reg_AR.dataout
ARout1[13] <= reg_type1_16bit:reg_AR.dataout
ARout1[14] <= reg_type1_16bit:reg_AR.dataout
ARout1[15] <= reg_type1_16bit:reg_AR.dataout
Dmemout1[0] => Dmemout[0].IN1
Dmemout1[1] => Dmemout[1].IN1
Dmemout1[2] => Dmemout[2].IN1
Dmemout1[3] => Dmemout[3].IN1
Dmemout1[4] => Dmemout[4].IN1
Dmemout1[5] => Dmemout[5].IN1
Dmemout1[6] => Dmemout[6].IN1
Dmemout1[7] => Dmemout[7].IN1
Dmemout1[8] => Dmemout[8].IN1
Dmemout1[9] => Dmemout[9].IN1
Dmemout1[10] => Dmemout[10].IN1
Dmemout1[11] => Dmemout[11].IN1
Dmemout1[12] => Dmemout[12].IN1
Dmemout1[13] => Dmemout[13].IN1
Dmemout1[14] => Dmemout[14].IN1
Dmemout1[15] => Dmemout[15].IN1
DRout1[0] <= DRout[0].DB_MAX_OUTPUT_PORT_TYPE
DRout1[1] <= DRout[1].DB_MAX_OUTPUT_PORT_TYPE
DRout1[2] <= DRout[2].DB_MAX_OUTPUT_PORT_TYPE
DRout1[3] <= DRout[3].DB_MAX_OUTPUT_PORT_TYPE
DRout1[4] <= DRout[4].DB_MAX_OUTPUT_PORT_TYPE
DRout1[5] <= DRout[5].DB_MAX_OUTPUT_PORT_TYPE
DRout1[6] <= DRout[6].DB_MAX_OUTPUT_PORT_TYPE
DRout1[7] <= DRout[7].DB_MAX_OUTPUT_PORT_TYPE
DRout1[8] <= DRout[8].DB_MAX_OUTPUT_PORT_TYPE
DRout1[9] <= DRout[9].DB_MAX_OUTPUT_PORT_TYPE
DRout1[10] <= DRout[10].DB_MAX_OUTPUT_PORT_TYPE
DRout1[11] <= DRout[11].DB_MAX_OUTPUT_PORT_TYPE
DRout1[12] <= DRout[12].DB_MAX_OUTPUT_PORT_TYPE
DRout1[13] <= DRout[13].DB_MAX_OUTPUT_PORT_TYPE
DRout1[14] <= DRout[14].DB_MAX_OUTPUT_PORT_TYPE
DRout1[15] <= DRout[15].DB_MAX_OUTPUT_PORT_TYPE
Rout1[0] <= Rout[0].DB_MAX_OUTPUT_PORT_TYPE
Rout1[1] <= Rout[1].DB_MAX_OUTPUT_PORT_TYPE
Rout1[2] <= Rout[2].DB_MAX_OUTPUT_PORT_TYPE
Rout1[3] <= Rout[3].DB_MAX_OUTPUT_PORT_TYPE
Rout1[4] <= Rout[4].DB_MAX_OUTPUT_PORT_TYPE
Rout1[5] <= Rout[5].DB_MAX_OUTPUT_PORT_TYPE
Rout1[6] <= Rout[6].DB_MAX_OUTPUT_PORT_TYPE
Rout1[7] <= Rout[7].DB_MAX_OUTPUT_PORT_TYPE
Rout1[8] <= Rout[8].DB_MAX_OUTPUT_PORT_TYPE
Rout1[9] <= Rout[9].DB_MAX_OUTPUT_PORT_TYPE
Rout1[10] <= Rout[10].DB_MAX_OUTPUT_PORT_TYPE
Rout1[11] <= Rout[11].DB_MAX_OUTPUT_PORT_TYPE
Rout1[12] <= Rout[12].DB_MAX_OUTPUT_PORT_TYPE
Rout1[13] <= Rout[13].DB_MAX_OUTPUT_PORT_TYPE
Rout1[14] <= Rout[14].DB_MAX_OUTPUT_PORT_TYPE
Rout1[15] <= Rout[15].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|scaledclock:clock
inclk => count[0].CLK
inclk => count[1].CLK
inclk => count[2].CLK
inclk => count[3].CLK
inclk => count[4].CLK
inclk => count[5].CLK
inclk => count[6].CLK
inclk => count[7].CLK
inclk => count[8].CLK
inclk => count[9].CLK
inclk => count[10].CLK
inclk => count[11].CLK
inclk => count[12].CLK
inclk => count[13].CLK
inclk => count[14].CLK
inclk => count[15].CLK
inclk => count[16].CLK
inclk => count[17].CLK
inclk => count[18].CLK
inclk => count[19].CLK
inclk => count[20].CLK
inclk => count[21].CLK
inclk => count[22].CLK
inclk => count[23].CLK
inclk => count[24].CLK
inclk => count[25].CLK
inclk => count[26].CLK
inclk => count[27].CLK
inclk => clk~reg0.CLK
ena => clk.OUTPUTSELECT
ena => count[1].ENA
ena => count[0].ENA
ena => count[2].ENA
ena => count[3].ENA
ena => count[4].ENA
ena => count[5].ENA
ena => count[6].ENA
ena => count[7].ENA
ena => count[8].ENA
ena => count[9].ENA
ena => count[10].ENA
ena => count[11].ENA
ena => count[12].ENA
ena => count[13].ENA
ena => count[14].ENA
ena => count[15].ENA
ena => count[16].ENA
ena => count[17].ENA
ena => count[18].ENA
ena => count[19].ENA
ena => count[20].ENA
ena => count[21].ENA
ena => count[22].ENA
ena => count[23].ENA
ena => count[24].ENA
ena => count[25].ENA
ena => count[26].ENA
ena => count[27].ENA
clk <= clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|control:CU
clk => end_process~reg0.CLK
clk => present~1.DATAIN
z => always2.IN1
z => always2.IN1
instruction_opcode[0] => Equal0.IN0
instruction_opcode[0] => Equal1.IN5
instruction_opcode[0] => Equal2.IN1
instruction_opcode[0] => Equal3.IN5
instruction_opcode[0] => Equal4.IN1
instruction_opcode[0] => Equal5.IN5
instruction_opcode[0] => Equal6.IN2
instruction_opcode[0] => Equal7.IN5
instruction_opcode[0] => Equal8.IN1
instruction_opcode[0] => Equal9.IN5
instruction_opcode[0] => Equal10.IN2
instruction_opcode[0] => Equal11.IN2
instruction_opcode[0] => Equal12.IN5
instruction_opcode[0] => Equal13.IN3
instruction_opcode[0] => Equal14.IN5
instruction_opcode[0] => Equal15.IN1
instruction_opcode[0] => Equal16.IN5
instruction_opcode[0] => Equal17.IN2
instruction_opcode[0] => Equal18.IN5
instruction_opcode[1] => Equal0.IN5
instruction_opcode[1] => Equal1.IN0
instruction_opcode[1] => Equal2.IN0
instruction_opcode[1] => Equal3.IN4
instruction_opcode[1] => Equal4.IN5
instruction_opcode[1] => Equal5.IN1
instruction_opcode[1] => Equal6.IN1
instruction_opcode[1] => Equal7.IN4
instruction_opcode[1] => Equal8.IN5
instruction_opcode[1] => Equal9.IN1
instruction_opcode[1] => Equal10.IN1
instruction_opcode[1] => Equal11.IN5
instruction_opcode[1] => Equal12.IN2
instruction_opcode[1] => Equal13.IN2
instruction_opcode[1] => Equal14.IN4
instruction_opcode[1] => Equal15.IN5
instruction_opcode[1] => Equal16.IN1
instruction_opcode[1] => Equal17.IN1
instruction_opcode[1] => Equal18.IN4
instruction_opcode[2] => Equal0.IN4
instruction_opcode[2] => Equal1.IN4
instruction_opcode[2] => Equal2.IN5
instruction_opcode[2] => Equal3.IN0
instruction_opcode[2] => Equal4.IN0
instruction_opcode[2] => Equal5.IN0
instruction_opcode[2] => Equal6.IN0
instruction_opcode[2] => Equal7.IN3
instruction_opcode[2] => Equal8.IN4
instruction_opcode[2] => Equal9.IN4
instruction_opcode[2] => Equal10.IN5
instruction_opcode[2] => Equal11.IN1
instruction_opcode[2] => Equal12.IN1
instruction_opcode[2] => Equal13.IN1
instruction_opcode[2] => Equal14.IN3
instruction_opcode[2] => Equal15.IN4
instruction_opcode[2] => Equal16.IN4
instruction_opcode[2] => Equal17.IN5
instruction_opcode[2] => Equal18.IN1
instruction_opcode[3] => Equal0.IN3
instruction_opcode[3] => Equal1.IN3
instruction_opcode[3] => Equal2.IN4
instruction_opcode[3] => Equal3.IN3
instruction_opcode[3] => Equal4.IN4
instruction_opcode[3] => Equal5.IN4
instruction_opcode[3] => Equal6.IN5
instruction_opcode[3] => Equal7.IN0
instruction_opcode[3] => Equal8.IN0
instruction_opcode[3] => Equal9.IN0
instruction_opcode[3] => Equal10.IN0
instruction_opcode[3] => Equal11.IN0
instruction_opcode[3] => Equal12.IN0
instruction_opcode[3] => Equal13.IN0
instruction_opcode[3] => Equal14.IN2
instruction_opcode[3] => Equal15.IN3
instruction_opcode[3] => Equal16.IN3
instruction_opcode[3] => Equal17.IN4
instruction_opcode[3] => Equal18.IN3
instruction_opcode[4] => Equal0.IN2
instruction_opcode[4] => Equal1.IN2
instruction_opcode[4] => Equal2.IN3
instruction_opcode[4] => Equal3.IN2
instruction_opcode[4] => Equal4.IN3
instruction_opcode[4] => Equal5.IN3
instruction_opcode[4] => Equal6.IN4
instruction_opcode[4] => Equal7.IN2
instruction_opcode[4] => Equal8.IN3
instruction_opcode[4] => Equal9.IN3
instruction_opcode[4] => Equal10.IN4
instruction_opcode[4] => Equal11.IN4
instruction_opcode[4] => Equal12.IN4
instruction_opcode[4] => Equal13.IN5
instruction_opcode[4] => Equal14.IN0
instruction_opcode[4] => Equal15.IN0
instruction_opcode[4] => Equal16.IN0
instruction_opcode[4] => Equal17.IN0
instruction_opcode[4] => Equal18.IN0
instruction_opcode[5] => Equal0.IN1
instruction_opcode[5] => Equal1.IN1
instruction_opcode[5] => Equal2.IN2
instruction_opcode[5] => Equal3.IN1
instruction_opcode[5] => Equal4.IN2
instruction_opcode[5] => Equal5.IN2
instruction_opcode[5] => Equal6.IN3
instruction_opcode[5] => Equal7.IN1
instruction_opcode[5] => Equal8.IN2
instruction_opcode[5] => Equal9.IN2
instruction_opcode[5] => Equal10.IN3
instruction_opcode[5] => Equal11.IN3
instruction_opcode[5] => Equal12.IN3
instruction_opcode[5] => Equal13.IN4
instruction_opcode[5] => Equal14.IN1
instruction_opcode[5] => Equal15.IN2
instruction_opcode[5] => Equal16.IN2
instruction_opcode[5] => Equal17.IN3
instruction_opcode[5] => Equal18.IN2
rst => present~3.DATAIN
NoC[0] => Equal19.IN0
NoC[0] => Equal20.IN15
NoC[0] => Equal21.IN1
NoC[1] => Equal19.IN15
NoC[1] => Equal20.IN0
NoC[1] => Equal21.IN0
NoC[2] => Equal19.IN14
NoC[2] => Equal20.IN14
NoC[2] => Equal21.IN15
NoC[3] => Equal19.IN13
NoC[3] => Equal20.IN13
NoC[3] => Equal21.IN14
NoC[4] => Equal19.IN12
NoC[4] => Equal20.IN12
NoC[4] => Equal21.IN13
NoC[5] => Equal19.IN11
NoC[5] => Equal20.IN11
NoC[5] => Equal21.IN12
NoC[6] => Equal19.IN10
NoC[6] => Equal20.IN10
NoC[6] => Equal21.IN11
NoC[7] => Equal19.IN9
NoC[7] => Equal20.IN9
NoC[7] => Equal21.IN10
NoC[8] => Equal19.IN8
NoC[8] => Equal20.IN8
NoC[8] => Equal21.IN9
NoC[9] => Equal19.IN7
NoC[9] => Equal20.IN7
NoC[9] => Equal21.IN8
NoC[10] => Equal19.IN6
NoC[10] => Equal20.IN6
NoC[10] => Equal21.IN7
NoC[11] => Equal19.IN5
NoC[11] => Equal20.IN5
NoC[11] => Equal21.IN6
NoC[12] => Equal19.IN4
NoC[12] => Equal20.IN4
NoC[12] => Equal21.IN5
NoC[13] => Equal19.IN3
NoC[13] => Equal20.IN3
NoC[13] => Equal21.IN4
NoC[14] => Equal19.IN2
NoC[14] => Equal20.IN2
NoC[14] => Equal21.IN3
NoC[15] => Equal19.IN1
NoC[15] => Equal20.IN1
NoC[15] => Equal21.IN2
ctrlsig[0] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[1] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[2] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[3] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[4] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[5] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[6] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[7] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[8] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[12] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[13] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[14] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[15] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[16] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[17] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[18] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[19] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[22] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|alu:ALU
clk => z~reg0.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
in1[0] => Add0.IN16
in1[0] => alu_out.IN0
in1[0] => Mult0.IN15
in1[0] => Div0.IN15
in1[0] => Mod0.IN15
in1[0] => Add1.IN32
in1[0] => Mux14.IN6
in1[1] => Add0.IN15
in1[1] => alu_out.IN0
in1[1] => Mult0.IN14
in1[1] => Div0.IN14
in1[1] => Mod0.IN14
in1[1] => Add1.IN31
in1[1] => Mux13.IN6
in1[2] => Add0.IN14
in1[2] => alu_out.IN0
in1[2] => Mult0.IN13
in1[2] => Div0.IN13
in1[2] => Mod0.IN13
in1[2] => Add1.IN30
in1[2] => Mux12.IN6
in1[3] => Add0.IN13
in1[3] => alu_out.IN0
in1[3] => Mult0.IN12
in1[3] => Div0.IN12
in1[3] => Mod0.IN12
in1[3] => Add1.IN29
in1[3] => Mux11.IN6
in1[4] => Add0.IN12
in1[4] => alu_out.IN0
in1[4] => Mult0.IN11
in1[4] => Div0.IN11
in1[4] => Mod0.IN11
in1[4] => Add1.IN28
in1[4] => Mux10.IN6
in1[5] => Add0.IN11
in1[5] => alu_out.IN0
in1[5] => Mult0.IN10
in1[5] => Div0.IN10
in1[5] => Mod0.IN10
in1[5] => Add1.IN27
in1[5] => Mux9.IN6
in1[6] => Add0.IN10
in1[6] => alu_out.IN0
in1[6] => Mult0.IN9
in1[6] => Div0.IN9
in1[6] => Mod0.IN9
in1[6] => Add1.IN26
in1[6] => Mux8.IN6
in1[7] => Add0.IN9
in1[7] => alu_out.IN0
in1[7] => Mult0.IN8
in1[7] => Div0.IN8
in1[7] => Mod0.IN8
in1[7] => Add1.IN25
in1[7] => Mux7.IN6
in1[8] => Add0.IN8
in1[8] => alu_out.IN0
in1[8] => Mult0.IN7
in1[8] => Div0.IN7
in1[8] => Mod0.IN7
in1[8] => Add1.IN24
in1[8] => Mux6.IN6
in1[9] => Add0.IN7
in1[9] => alu_out.IN0
in1[9] => Mult0.IN6
in1[9] => Div0.IN6
in1[9] => Mod0.IN6
in1[9] => Add1.IN23
in1[9] => Mux5.IN6
in1[10] => Add0.IN6
in1[10] => alu_out.IN0
in1[10] => Mult0.IN5
in1[10] => Div0.IN5
in1[10] => Mod0.IN5
in1[10] => Add1.IN22
in1[10] => Mux4.IN6
in1[11] => Add0.IN5
in1[11] => alu_out.IN0
in1[11] => Mult0.IN4
in1[11] => Div0.IN4
in1[11] => Mod0.IN4
in1[11] => Add1.IN21
in1[11] => Mux3.IN6
in1[12] => Add0.IN4
in1[12] => alu_out.IN0
in1[12] => Mult0.IN3
in1[12] => Div0.IN3
in1[12] => Mod0.IN3
in1[12] => Add1.IN20
in1[12] => Mux2.IN6
in1[13] => Add0.IN3
in1[13] => alu_out.IN0
in1[13] => Mult0.IN2
in1[13] => Div0.IN2
in1[13] => Mod0.IN2
in1[13] => Add1.IN19
in1[13] => Mux1.IN6
in1[14] => Add0.IN2
in1[14] => alu_out.IN0
in1[14] => Mult0.IN1
in1[14] => Div0.IN1
in1[14] => Mod0.IN1
in1[14] => Add1.IN18
in1[14] => Mux0.IN6
in1[15] => Add0.IN1
in1[15] => alu_out.IN0
in1[15] => Mult0.IN0
in1[15] => Div0.IN0
in1[15] => Mod0.IN0
in1[15] => Add1.IN17
in2[0] => Add0.IN32
in2[0] => alu_out.IN1
in2[0] => Mult0.IN31
in2[0] => Div0.IN31
in2[0] => Mod0.IN31
in2[0] => Add1.IN16
in2[1] => Add0.IN31
in2[1] => alu_out.IN1
in2[1] => Mult0.IN30
in2[1] => Div0.IN30
in2[1] => Mod0.IN30
in2[1] => Add1.IN15
in2[2] => Add0.IN30
in2[2] => alu_out.IN1
in2[2] => Mult0.IN29
in2[2] => Div0.IN29
in2[2] => Mod0.IN29
in2[2] => Add1.IN14
in2[3] => Add0.IN29
in2[3] => alu_out.IN1
in2[3] => Mult0.IN28
in2[3] => Div0.IN28
in2[3] => Mod0.IN28
in2[3] => Add1.IN13
in2[4] => Add0.IN28
in2[4] => alu_out.IN1
in2[4] => Mult0.IN27
in2[4] => Div0.IN27
in2[4] => Mod0.IN27
in2[4] => Add1.IN12
in2[5] => Add0.IN27
in2[5] => alu_out.IN1
in2[5] => Mult0.IN26
in2[5] => Div0.IN26
in2[5] => Mod0.IN26
in2[5] => Add1.IN11
in2[6] => Add0.IN26
in2[6] => alu_out.IN1
in2[6] => Mult0.IN25
in2[6] => Div0.IN25
in2[6] => Mod0.IN25
in2[6] => Add1.IN10
in2[7] => Add0.IN25
in2[7] => alu_out.IN1
in2[7] => Mult0.IN24
in2[7] => Div0.IN24
in2[7] => Mod0.IN24
in2[7] => Add1.IN9
in2[8] => Add0.IN24
in2[8] => alu_out.IN1
in2[8] => Mult0.IN23
in2[8] => Div0.IN23
in2[8] => Mod0.IN23
in2[8] => Add1.IN8
in2[9] => Add0.IN23
in2[9] => alu_out.IN1
in2[9] => Mult0.IN22
in2[9] => Div0.IN22
in2[9] => Mod0.IN22
in2[9] => Add1.IN7
in2[10] => Add0.IN22
in2[10] => alu_out.IN1
in2[10] => Mult0.IN21
in2[10] => Div0.IN21
in2[10] => Mod0.IN21
in2[10] => Add1.IN6
in2[11] => Add0.IN21
in2[11] => alu_out.IN1
in2[11] => Mult0.IN20
in2[11] => Div0.IN20
in2[11] => Mod0.IN20
in2[11] => Add1.IN5
in2[12] => Add0.IN20
in2[12] => alu_out.IN1
in2[12] => Mult0.IN19
in2[12] => Div0.IN19
in2[12] => Mod0.IN19
in2[12] => Add1.IN4
in2[13] => Add0.IN19
in2[13] => alu_out.IN1
in2[13] => Mult0.IN18
in2[13] => Div0.IN18
in2[13] => Mod0.IN18
in2[13] => Add1.IN3
in2[14] => Add0.IN18
in2[14] => alu_out.IN1
in2[14] => Mult0.IN17
in2[14] => Div0.IN17
in2[14] => Mod0.IN17
in2[14] => Add1.IN2
in2[15] => Add0.IN17
in2[15] => alu_out.IN1
in2[15] => Mult0.IN16
in2[15] => Div0.IN16
in2[15] => Mod0.IN16
in2[15] => Add1.IN1
alu_op[0] => Mux0.IN9
alu_op[0] => Mux1.IN9
alu_op[0] => Mux2.IN9
alu_op[0] => Mux3.IN9
alu_op[0] => Mux4.IN9
alu_op[0] => Mux5.IN9
alu_op[0] => Mux6.IN9
alu_op[0] => Mux7.IN9
alu_op[0] => Mux8.IN9
alu_op[0] => Mux9.IN9
alu_op[0] => Mux10.IN9
alu_op[0] => Mux11.IN9
alu_op[0] => Mux12.IN9
alu_op[0] => Mux13.IN9
alu_op[0] => Mux14.IN9
alu_op[0] => Mux15.IN9
alu_op[1] => Mux0.IN8
alu_op[1] => Mux1.IN8
alu_op[1] => Mux2.IN8
alu_op[1] => Mux3.IN8
alu_op[1] => Mux4.IN8
alu_op[1] => Mux5.IN8
alu_op[1] => Mux6.IN8
alu_op[1] => Mux7.IN8
alu_op[1] => Mux8.IN8
alu_op[1] => Mux9.IN8
alu_op[1] => Mux10.IN8
alu_op[1] => Mux11.IN8
alu_op[1] => Mux12.IN8
alu_op[1] => Mux13.IN8
alu_op[1] => Mux14.IN8
alu_op[1] => Mux15.IN8
alu_op[2] => Mux0.IN7
alu_op[2] => Mux1.IN7
alu_op[2] => Mux2.IN7
alu_op[2] => Mux3.IN7
alu_op[2] => Mux4.IN7
alu_op[2] => Mux5.IN7
alu_op[2] => Mux6.IN7
alu_op[2] => Mux7.IN7
alu_op[2] => Mux8.IN7
alu_op[2] => Mux9.IN7
alu_op[2] => Mux10.IN7
alu_op[2] => Mux11.IN7
alu_op[2] => Mux12.IN7
alu_op[2] => Mux13.IN7
alu_op[2] => Mux14.IN7
alu_op[2] => Mux15.IN7
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z <= z~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|INC_Decoder:inc
INC_sel[0] => decoder_out.DATAB
INC_sel[1] => decoder_out.DATAB
INC_sel[2] => decoder_out.DATAB
INC_sel[3] => decoder_out.DATAB
INC_sel[4] => decoder_out.DATAB
INC_sel[5] => decoder_out.DATAB
INC_sel[6] => decoder_out.DATAB
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
inc_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STA <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STB <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STC <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_R1 <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|RST_Decoder:rst
RST_sel[0] => decoder_out.DATAB
RST_sel[1] => decoder_out.DATAB
RST_sel[2] => decoder_out.DATAB
RST_sel[3] => decoder_out.DATAB
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
rst_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_SUM <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|WTR_Decoder:wrt
WTR_sel[0] => Equal0.IN0
WTR_sel[0] => Equal1.IN7
WTR_sel[0] => Equal2.IN1
WTR_sel[0] => Equal3.IN7
WTR_sel[0] => Equal4.IN1
WTR_sel[0] => Equal5.IN7
WTR_sel[0] => Equal6.IN2
WTR_sel[0] => Equal7.IN7
WTR_sel[0] => Equal8.IN1
WTR_sel[0] => Equal9.IN7
WTR_sel[0] => Equal10.IN2
WTR_sel[0] => Equal11.IN7
WTR_sel[0] => Equal12.IN2
WTR_sel[0] => Equal13.IN7
WTR_sel[0] => Equal14.IN3
WTR_sel[1] => Equal0.IN7
WTR_sel[1] => Equal1.IN0
WTR_sel[1] => Equal2.IN0
WTR_sel[1] => Equal3.IN6
WTR_sel[1] => Equal4.IN7
WTR_sel[1] => Equal5.IN1
WTR_sel[1] => Equal6.IN1
WTR_sel[1] => Equal7.IN6
WTR_sel[1] => Equal8.IN7
WTR_sel[1] => Equal9.IN1
WTR_sel[1] => Equal10.IN1
WTR_sel[1] => Equal11.IN6
WTR_sel[1] => Equal12.IN7
WTR_sel[1] => Equal13.IN2
WTR_sel[1] => Equal14.IN2
WTR_sel[2] => Equal0.IN6
WTR_sel[2] => Equal1.IN6
WTR_sel[2] => Equal2.IN7
WTR_sel[2] => Equal3.IN0
WTR_sel[2] => Equal4.IN0
WTR_sel[2] => Equal5.IN0
WTR_sel[2] => Equal6.IN0
WTR_sel[2] => Equal7.IN5
WTR_sel[2] => Equal8.IN6
WTR_sel[2] => Equal9.IN6
WTR_sel[2] => Equal10.IN7
WTR_sel[2] => Equal11.IN1
WTR_sel[2] => Equal12.IN1
WTR_sel[2] => Equal13.IN1
WTR_sel[2] => Equal14.IN1
WTR_sel[3] => Equal0.IN5
WTR_sel[3] => Equal1.IN5
WTR_sel[3] => Equal2.IN6
WTR_sel[3] => Equal3.IN5
WTR_sel[3] => Equal4.IN6
WTR_sel[3] => Equal5.IN6
WTR_sel[3] => Equal6.IN7
WTR_sel[3] => Equal7.IN0
WTR_sel[3] => Equal8.IN0
WTR_sel[3] => Equal9.IN0
WTR_sel[3] => Equal10.IN0
WTR_sel[3] => Equal11.IN0
WTR_sel[3] => Equal12.IN0
WTR_sel[3] => Equal13.IN0
WTR_sel[3] => Equal14.IN0
WTR_sel[4] => Equal0.IN4
WTR_sel[4] => Equal1.IN4
WTR_sel[4] => Equal2.IN5
WTR_sel[4] => Equal3.IN4
WTR_sel[4] => Equal4.IN5
WTR_sel[4] => Equal5.IN5
WTR_sel[4] => Equal6.IN6
WTR_sel[4] => Equal7.IN4
WTR_sel[4] => Equal8.IN5
WTR_sel[4] => Equal9.IN5
WTR_sel[4] => Equal10.IN6
WTR_sel[4] => Equal11.IN5
WTR_sel[4] => Equal12.IN6
WTR_sel[4] => Equal13.IN6
WTR_sel[4] => Equal14.IN7
WTR_sel[5] => Equal0.IN3
WTR_sel[5] => Equal1.IN3
WTR_sel[5] => Equal2.IN4
WTR_sel[5] => Equal3.IN3
WTR_sel[5] => Equal4.IN4
WTR_sel[5] => Equal5.IN4
WTR_sel[5] => Equal6.IN5
WTR_sel[5] => Equal7.IN3
WTR_sel[5] => Equal8.IN4
WTR_sel[5] => Equal9.IN4
WTR_sel[5] => Equal10.IN5
WTR_sel[5] => Equal11.IN4
WTR_sel[5] => Equal12.IN5
WTR_sel[5] => Equal13.IN5
WTR_sel[5] => Equal14.IN6
WTR_sel[6] => Equal0.IN2
WTR_sel[6] => Equal1.IN2
WTR_sel[6] => Equal2.IN3
WTR_sel[6] => Equal3.IN2
WTR_sel[6] => Equal4.IN3
WTR_sel[6] => Equal5.IN3
WTR_sel[6] => Equal6.IN4
WTR_sel[6] => Equal7.IN2
WTR_sel[6] => Equal8.IN3
WTR_sel[6] => Equal9.IN3
WTR_sel[6] => Equal10.IN4
WTR_sel[6] => Equal11.IN3
WTR_sel[6] => Equal12.IN4
WTR_sel[6] => Equal13.IN4
WTR_sel[6] => Equal14.IN5
WTR_sel[7] => Equal0.IN1
WTR_sel[7] => Equal1.IN1
WTR_sel[7] => Equal2.IN2
WTR_sel[7] => Equal3.IN1
WTR_sel[7] => Equal4.IN2
WTR_sel[7] => Equal5.IN2
WTR_sel[7] => Equal6.IN3
WTR_sel[7] => Equal7.IN1
WTR_sel[7] => Equal8.IN2
WTR_sel[7] => Equal9.IN2
WTR_sel[7] => Equal10.IN3
WTR_sel[7] => Equal11.IN2
WTR_sel[7] => Equal12.IN3
WTR_sel[7] => Equal13.IN3
WTR_sel[7] => Equal14.IN4
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
wtr_N <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_M <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_P <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_SUM <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_R <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STA <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STB <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STC <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_A <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_B <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_R1 <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_CoreID <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|OPR_demux:demux1
operand[0] => WTR_operand.DATAB
operand[0] => INC_operand.DATAB
operand[0] => RESET_operand.DATAB
operand[0] => WTA_operand.DATAB
operand[1] => WTR_operand.DATAB
operand[1] => INC_operand.DATAB
operand[1] => RESET_operand.DATAB
operand[1] => WTA_operand.DATAB
operand[2] => WTR_operand.DATAB
operand[2] => INC_operand.DATAB
operand[2] => RESET_operand.DATAB
operand[2] => WTA_operand.DATAB
operand[3] => WTR_operand.DATAB
operand[3] => INC_operand.DATAB
operand[3] => RESET_operand.DATAB
operand[3] => WTA_operand.DATAB
operand[4] => WTR_operand.DATAB
operand[4] => INC_operand.DATAB
operand[4] => RESET_operand.DATAB
operand[4] => WTA_operand.DATAB
operand[5] => WTR_operand.DATAB
operand[5] => INC_operand.DATAB
operand[5] => RESET_operand.DATAB
operand[5] => WTA_operand.DATAB
operand[6] => WTR_operand.DATAB
operand[6] => INC_operand.DATAB
operand[6] => RESET_operand.DATAB
operand[6] => WTA_operand.DATAB
operand[7] => WTR_operand.DATAB
operand[7] => INC_operand.DATAB
operand[7] => RESET_operand.DATAB
operand[7] => WTA_operand.DATAB
OPR_sel[0] => Decoder0.IN2
OPR_sel[1] => Decoder0.IN1
OPR_sel[2] => Decoder0.IN0
WTR_operand[0] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[1] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[2] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[3] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[4] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[5] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[6] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[7] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[0] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[1] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[2] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[3] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[4] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[5] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[6] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[7] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[0] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[1] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[2] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[3] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[4] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[5] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[6] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[7] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[0] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[1] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[2] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[3] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[4] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[5] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[6] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[7] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|WTA_mux:mux1
WTA_sel[0] => Equal0.IN0
WTA_sel[0] => Equal1.IN7
WTA_sel[0] => Equal2.IN1
WTA_sel[0] => Equal3.IN7
WTA_sel[0] => Equal4.IN1
WTA_sel[0] => Equal5.IN7
WTA_sel[0] => Equal6.IN2
WTA_sel[0] => Equal7.IN7
WTA_sel[0] => Equal8.IN1
WTA_sel[0] => Equal9.IN7
WTA_sel[0] => Equal10.IN2
WTA_sel[0] => Equal11.IN7
WTA_sel[0] => Equal12.IN2
WTA_sel[0] => Equal13.IN7
WTA_sel[0] => Equal14.IN3
WTA_sel[1] => Equal0.IN7
WTA_sel[1] => Equal1.IN0
WTA_sel[1] => Equal2.IN0
WTA_sel[1] => Equal3.IN6
WTA_sel[1] => Equal4.IN7
WTA_sel[1] => Equal5.IN1
WTA_sel[1] => Equal6.IN1
WTA_sel[1] => Equal7.IN6
WTA_sel[1] => Equal8.IN7
WTA_sel[1] => Equal9.IN1
WTA_sel[1] => Equal10.IN1
WTA_sel[1] => Equal11.IN6
WTA_sel[1] => Equal12.IN7
WTA_sel[1] => Equal13.IN2
WTA_sel[1] => Equal14.IN2
WTA_sel[2] => Equal0.IN6
WTA_sel[2] => Equal1.IN6
WTA_sel[2] => Equal2.IN7
WTA_sel[2] => Equal3.IN0
WTA_sel[2] => Equal4.IN0
WTA_sel[2] => Equal5.IN0
WTA_sel[2] => Equal6.IN0
WTA_sel[2] => Equal7.IN5
WTA_sel[2] => Equal8.IN6
WTA_sel[2] => Equal9.IN6
WTA_sel[2] => Equal10.IN7
WTA_sel[2] => Equal11.IN1
WTA_sel[2] => Equal12.IN1
WTA_sel[2] => Equal13.IN1
WTA_sel[2] => Equal14.IN1
WTA_sel[3] => Equal0.IN5
WTA_sel[3] => Equal1.IN5
WTA_sel[3] => Equal2.IN6
WTA_sel[3] => Equal3.IN5
WTA_sel[3] => Equal4.IN6
WTA_sel[3] => Equal5.IN6
WTA_sel[3] => Equal6.IN7
WTA_sel[3] => Equal7.IN0
WTA_sel[3] => Equal8.IN0
WTA_sel[3] => Equal9.IN0
WTA_sel[3] => Equal10.IN0
WTA_sel[3] => Equal11.IN0
WTA_sel[3] => Equal12.IN0
WTA_sel[3] => Equal13.IN0
WTA_sel[3] => Equal14.IN0
WTA_sel[4] => Equal0.IN4
WTA_sel[4] => Equal1.IN4
WTA_sel[4] => Equal2.IN5
WTA_sel[4] => Equal3.IN4
WTA_sel[4] => Equal4.IN5
WTA_sel[4] => Equal5.IN5
WTA_sel[4] => Equal6.IN6
WTA_sel[4] => Equal7.IN4
WTA_sel[4] => Equal8.IN5
WTA_sel[4] => Equal9.IN5
WTA_sel[4] => Equal10.IN6
WTA_sel[4] => Equal11.IN5
WTA_sel[4] => Equal12.IN6
WTA_sel[4] => Equal13.IN6
WTA_sel[4] => Equal14.IN7
WTA_sel[5] => Equal0.IN3
WTA_sel[5] => Equal1.IN3
WTA_sel[5] => Equal2.IN4
WTA_sel[5] => Equal3.IN3
WTA_sel[5] => Equal4.IN4
WTA_sel[5] => Equal5.IN4
WTA_sel[5] => Equal6.IN5
WTA_sel[5] => Equal7.IN3
WTA_sel[5] => Equal8.IN4
WTA_sel[5] => Equal9.IN4
WTA_sel[5] => Equal10.IN5
WTA_sel[5] => Equal11.IN4
WTA_sel[5] => Equal12.IN5
WTA_sel[5] => Equal13.IN5
WTA_sel[5] => Equal14.IN6
WTA_sel[6] => Equal0.IN2
WTA_sel[6] => Equal1.IN2
WTA_sel[6] => Equal2.IN3
WTA_sel[6] => Equal3.IN2
WTA_sel[6] => Equal4.IN3
WTA_sel[6] => Equal5.IN3
WTA_sel[6] => Equal6.IN4
WTA_sel[6] => Equal7.IN2
WTA_sel[6] => Equal8.IN3
WTA_sel[6] => Equal9.IN3
WTA_sel[6] => Equal10.IN4
WTA_sel[6] => Equal11.IN3
WTA_sel[6] => Equal12.IN4
WTA_sel[6] => Equal13.IN4
WTA_sel[6] => Equal14.IN5
WTA_sel[7] => Equal0.IN1
WTA_sel[7] => Equal1.IN1
WTA_sel[7] => Equal2.IN2
WTA_sel[7] => Equal3.IN1
WTA_sel[7] => Equal4.IN2
WTA_sel[7] => Equal5.IN2
WTA_sel[7] => Equal6.IN3
WTA_sel[7] => Equal7.IN1
WTA_sel[7] => Equal8.IN2
WTA_sel[7] => Equal9.IN2
WTA_sel[7] => Equal10.IN3
WTA_sel[7] => Equal11.IN2
WTA_sel[7] => Equal12.IN3
WTA_sel[7] => Equal13.IN3
WTA_sel[7] => Equal14.IN4
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
wta_N[0] => dataout.DATAB
wta_N[1] => dataout.DATAB
wta_N[2] => dataout.DATAB
wta_N[3] => dataout.DATAB
wta_N[4] => dataout.DATAB
wta_N[5] => dataout.DATAB
wta_N[6] => dataout.DATAB
wta_N[7] => dataout.DATAB
wta_N[8] => dataout.DATAB
wta_N[9] => dataout.DATAB
wta_N[10] => dataout.DATAB
wta_N[11] => dataout.DATAB
wta_N[12] => dataout.DATAB
wta_N[13] => dataout.DATAB
wta_N[14] => dataout.DATAB
wta_N[15] => dataout.DATAB
wta_M[0] => dataout.DATAB
wta_M[1] => dataout.DATAB
wta_M[2] => dataout.DATAB
wta_M[3] => dataout.DATAB
wta_M[4] => dataout.DATAB
wta_M[5] => dataout.DATAB
wta_M[6] => dataout.DATAB
wta_M[7] => dataout.DATAB
wta_M[8] => dataout.DATAB
wta_M[9] => dataout.DATAB
wta_M[10] => dataout.DATAB
wta_M[11] => dataout.DATAB
wta_M[12] => dataout.DATAB
wta_M[13] => dataout.DATAB
wta_M[14] => dataout.DATAB
wta_M[15] => dataout.DATAB
wta_P[0] => dataout.DATAB
wta_P[1] => dataout.DATAB
wta_P[2] => dataout.DATAB
wta_P[3] => dataout.DATAB
wta_P[4] => dataout.DATAB
wta_P[5] => dataout.DATAB
wta_P[6] => dataout.DATAB
wta_P[7] => dataout.DATAB
wta_P[8] => dataout.DATAB
wta_P[9] => dataout.DATAB
wta_P[10] => dataout.DATAB
wta_P[11] => dataout.DATAB
wta_P[12] => dataout.DATAB
wta_P[13] => dataout.DATAB
wta_P[14] => dataout.DATAB
wta_P[15] => dataout.DATAB
wta_R1[0] => dataout.DATAB
wta_R1[1] => dataout.DATAB
wta_R1[2] => dataout.DATAB
wta_R1[3] => dataout.DATAB
wta_R1[4] => dataout.DATAB
wta_R1[5] => dataout.DATAB
wta_R1[6] => dataout.DATAB
wta_R1[7] => dataout.DATAB
wta_R1[8] => dataout.DATAB
wta_R1[9] => dataout.DATAB
wta_R1[10] => dataout.DATAB
wta_R1[11] => dataout.DATAB
wta_R1[12] => dataout.DATAB
wta_R1[13] => dataout.DATAB
wta_R1[14] => dataout.DATAB
wta_R1[15] => dataout.DATAB
wta_ROW[0] => dataout.DATAB
wta_ROW[1] => dataout.DATAB
wta_ROW[2] => dataout.DATAB
wta_ROW[3] => dataout.DATAB
wta_ROW[4] => dataout.DATAB
wta_ROW[5] => dataout.DATAB
wta_ROW[6] => dataout.DATAB
wta_ROW[7] => dataout.DATAB
wta_ROW[8] => dataout.DATAB
wta_ROW[9] => dataout.DATAB
wta_ROW[10] => dataout.DATAB
wta_ROW[11] => dataout.DATAB
wta_ROW[12] => dataout.DATAB
wta_ROW[13] => dataout.DATAB
wta_ROW[14] => dataout.DATAB
wta_ROW[15] => dataout.DATAB
wta_COL[0] => dataout.DATAB
wta_COL[1] => dataout.DATAB
wta_COL[2] => dataout.DATAB
wta_COL[3] => dataout.DATAB
wta_COL[4] => dataout.DATAB
wta_COL[5] => dataout.DATAB
wta_COL[6] => dataout.DATAB
wta_COL[7] => dataout.DATAB
wta_COL[8] => dataout.DATAB
wta_COL[9] => dataout.DATAB
wta_COL[10] => dataout.DATAB
wta_COL[11] => dataout.DATAB
wta_COL[12] => dataout.DATAB
wta_COL[13] => dataout.DATAB
wta_COL[14] => dataout.DATAB
wta_COL[15] => dataout.DATAB
wta_CURR[0] => dataout.DATAB
wta_CURR[1] => dataout.DATAB
wta_CURR[2] => dataout.DATAB
wta_CURR[3] => dataout.DATAB
wta_CURR[4] => dataout.DATAB
wta_CURR[5] => dataout.DATAB
wta_CURR[6] => dataout.DATAB
wta_CURR[7] => dataout.DATAB
wta_CURR[8] => dataout.DATAB
wta_CURR[9] => dataout.DATAB
wta_CURR[10] => dataout.DATAB
wta_CURR[11] => dataout.DATAB
wta_CURR[12] => dataout.DATAB
wta_CURR[13] => dataout.DATAB
wta_CURR[14] => dataout.DATAB
wta_CURR[15] => dataout.DATAB
wta_SUM[0] => dataout.DATAB
wta_SUM[1] => dataout.DATAB
wta_SUM[2] => dataout.DATAB
wta_SUM[3] => dataout.DATAB
wta_SUM[4] => dataout.DATAB
wta_SUM[5] => dataout.DATAB
wta_SUM[6] => dataout.DATAB
wta_SUM[7] => dataout.DATAB
wta_SUM[8] => dataout.DATAB
wta_SUM[9] => dataout.DATAB
wta_SUM[10] => dataout.DATAB
wta_SUM[11] => dataout.DATAB
wta_SUM[12] => dataout.DATAB
wta_SUM[13] => dataout.DATAB
wta_SUM[14] => dataout.DATAB
wta_SUM[15] => dataout.DATAB
wta_STA[0] => dataout.DATAB
wta_STA[1] => dataout.DATAB
wta_STA[2] => dataout.DATAB
wta_STA[3] => dataout.DATAB
wta_STA[4] => dataout.DATAB
wta_STA[5] => dataout.DATAB
wta_STA[6] => dataout.DATAB
wta_STA[7] => dataout.DATAB
wta_STA[8] => dataout.DATAB
wta_STA[9] => dataout.DATAB
wta_STA[10] => dataout.DATAB
wta_STA[11] => dataout.DATAB
wta_STA[12] => dataout.DATAB
wta_STA[13] => dataout.DATAB
wta_STA[14] => dataout.DATAB
wta_STA[15] => dataout.DATAB
wta_STB[0] => dataout.DATAB
wta_STB[1] => dataout.DATAB
wta_STB[2] => dataout.DATAB
wta_STB[3] => dataout.DATAB
wta_STB[4] => dataout.DATAB
wta_STB[5] => dataout.DATAB
wta_STB[6] => dataout.DATAB
wta_STB[7] => dataout.DATAB
wta_STB[8] => dataout.DATAB
wta_STB[9] => dataout.DATAB
wta_STB[10] => dataout.DATAB
wta_STB[11] => dataout.DATAB
wta_STB[12] => dataout.DATAB
wta_STB[13] => dataout.DATAB
wta_STB[14] => dataout.DATAB
wta_STB[15] => dataout.DATAB
wta_STC[0] => dataout.DATAB
wta_STC[1] => dataout.DATAB
wta_STC[2] => dataout.DATAB
wta_STC[3] => dataout.DATAB
wta_STC[4] => dataout.DATAB
wta_STC[5] => dataout.DATAB
wta_STC[6] => dataout.DATAB
wta_STC[7] => dataout.DATAB
wta_STC[8] => dataout.DATAB
wta_STC[9] => dataout.DATAB
wta_STC[10] => dataout.DATAB
wta_STC[11] => dataout.DATAB
wta_STC[12] => dataout.DATAB
wta_STC[13] => dataout.DATAB
wta_STC[14] => dataout.DATAB
wta_STC[15] => dataout.DATAB
wta_A[0] => dataout.DATAB
wta_A[1] => dataout.DATAB
wta_A[2] => dataout.DATAB
wta_A[3] => dataout.DATAB
wta_A[4] => dataout.DATAB
wta_A[5] => dataout.DATAB
wta_A[6] => dataout.DATAB
wta_A[7] => dataout.DATAB
wta_A[8] => dataout.DATAB
wta_A[9] => dataout.DATAB
wta_A[10] => dataout.DATAB
wta_A[11] => dataout.DATAB
wta_A[12] => dataout.DATAB
wta_A[13] => dataout.DATAB
wta_A[14] => dataout.DATAB
wta_A[15] => dataout.DATAB
wta_B[0] => dataout.DATAB
wta_B[1] => dataout.DATAB
wta_B[2] => dataout.DATAB
wta_B[3] => dataout.DATAB
wta_B[4] => dataout.DATAB
wta_B[5] => dataout.DATAB
wta_B[6] => dataout.DATAB
wta_B[7] => dataout.DATAB
wta_B[8] => dataout.DATAB
wta_B[9] => dataout.DATAB
wta_B[10] => dataout.DATAB
wta_B[11] => dataout.DATAB
wta_B[12] => dataout.DATAB
wta_B[13] => dataout.DATAB
wta_B[14] => dataout.DATAB
wta_B[15] => dataout.DATAB
wta_R[0] => dataout.DATAB
wta_R[1] => dataout.DATAB
wta_R[2] => dataout.DATAB
wta_R[3] => dataout.DATAB
wta_R[4] => dataout.DATAB
wta_R[5] => dataout.DATAB
wta_R[6] => dataout.DATAB
wta_R[7] => dataout.DATAB
wta_R[8] => dataout.DATAB
wta_R[9] => dataout.DATAB
wta_R[10] => dataout.DATAB
wta_R[11] => dataout.DATAB
wta_R[12] => dataout.DATAB
wta_R[13] => dataout.DATAB
wta_R[14] => dataout.DATAB
wta_R[15] => dataout.DATAB
wta_CoreID[0] => dataout.DATAB
wta_CoreID[1] => dataout.DATAB
wta_CoreID[2] => dataout.DATAB
wta_CoreID[3] => dataout.DATAB
wta_CoreID[4] => dataout.DATAB
wta_CoreID[5] => dataout.DATAB
wta_CoreID[6] => dataout.DATAB
wta_CoreID[7] => dataout.DATAB
wta_CoreID[8] => dataout.DATAB
wta_CoreID[9] => dataout.DATAB
wta_CoreID[10] => dataout.DATAB
wta_CoreID[11] => dataout.DATAB
wta_CoreID[12] => dataout.DATAB
wta_CoreID[13] => dataout.DATAB
wta_CoreID[14] => dataout.DATAB
wta_CoreID[15] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|BUS:A_bus
WTA[0] => BUS_OUT.IN0
WTA[1] => BUS_OUT.IN0
WTA[2] => BUS_OUT.IN0
WTA[3] => BUS_OUT.IN0
WTA[4] => BUS_OUT.IN0
WTA[5] => BUS_OUT.IN0
WTA[6] => BUS_OUT.IN0
WTA[7] => BUS_OUT.IN0
WTA[8] => BUS_OUT.IN0
WTA[9] => BUS_OUT.IN0
WTA[10] => BUS_OUT.IN0
WTA[11] => BUS_OUT.IN0
WTA[12] => BUS_OUT.IN0
WTA[13] => BUS_OUT.IN0
WTA[14] => BUS_OUT.IN0
WTA[15] => BUS_OUT.IN0
DR[0] => BUS_OUT.IN1
DR[1] => BUS_OUT.IN1
DR[2] => BUS_OUT.IN1
DR[3] => BUS_OUT.IN1
DR[4] => BUS_OUT.IN1
DR[5] => BUS_OUT.IN1
DR[6] => BUS_OUT.IN1
DR[7] => BUS_OUT.IN1
DR[8] => BUS_OUT.IN1
DR[9] => BUS_OUT.IN1
DR[10] => BUS_OUT.IN1
DR[11] => BUS_OUT.IN1
DR[12] => BUS_OUT.IN1
DR[13] => BUS_OUT.IN1
DR[14] => BUS_OUT.IN1
DR[15] => BUS_OUT.IN1
AC[0] => BUS_OUT.IN1
AC[1] => BUS_OUT.IN1
AC[2] => BUS_OUT.IN1
AC[3] => BUS_OUT.IN1
AC[4] => BUS_OUT.IN1
AC[5] => BUS_OUT.IN1
AC[6] => BUS_OUT.IN1
AC[7] => BUS_OUT.IN1
AC[8] => BUS_OUT.IN1
AC[9] => BUS_OUT.IN1
AC[10] => BUS_OUT.IN1
AC[11] => BUS_OUT.IN1
AC[12] => BUS_OUT.IN1
AC[13] => BUS_OUT.IN1
AC[14] => BUS_OUT.IN1
AC[15] => BUS_OUT.IN1
IRAM[0] => BUS_OUT.IN1
IRAM[1] => BUS_OUT.IN1
IRAM[2] => BUS_OUT.IN1
IRAM[3] => BUS_OUT.IN1
IRAM[4] => BUS_OUT.IN1
IRAM[5] => BUS_OUT.IN1
IRAM[6] => BUS_OUT.IN1
IRAM[7] => BUS_OUT.IN1
IRAM[8] => BUS_OUT.IN1
IRAM[9] => BUS_OUT.IN1
IRAM[10] => BUS_OUT.IN1
IRAM[11] => BUS_OUT.IN1
IRAM[12] => BUS_OUT.IN1
IRAM[13] => BUS_OUT.IN1
IRAM[14] => BUS_OUT.IN1
IRAM[15] => BUS_OUT.IN1
IRAM[16] => BUS_OUT[16].DATAIN
IRAM[17] => BUS_OUT[17].DATAIN
IRAM[18] => BUS_OUT[18].DATAIN
IRAM[19] => BUS_OUT[19].DATAIN
IRAM[20] => BUS_OUT[20].DATAIN
IRAM[21] => BUS_OUT[21].DATAIN
IRAM[22] => BUS_OUT[22].DATAIN
IRAM[23] => BUS_OUT[23].DATAIN
DRAM[0] => BUS_OUT.IN1
DRAM[1] => BUS_OUT.IN1
DRAM[2] => BUS_OUT.IN1
DRAM[3] => BUS_OUT.IN1
DRAM[4] => BUS_OUT.IN1
DRAM[5] => BUS_OUT.IN1
DRAM[6] => BUS_OUT.IN1
DRAM[7] => BUS_OUT.IN1
DRAM[8] => BUS_OUT.IN1
DRAM[9] => BUS_OUT.IN1
DRAM[10] => BUS_OUT.IN1
DRAM[11] => BUS_OUT.IN1
DRAM[12] => BUS_OUT.IN1
DRAM[13] => BUS_OUT.IN1
DRAM[14] => BUS_OUT.IN1
DRAM[15] => BUS_OUT.IN1
BUS_OUT[0] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[1] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[2] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[3] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[4] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[5] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[6] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[7] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[8] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[9] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[10] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[11] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[12] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[13] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[14] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[15] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[16] <= IRAM[16].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[17] <= IRAM[17].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[18] <= IRAM[18].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[19] <= IRAM[19].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[20] <= IRAM[20].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[21] <= IRAM[21].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[22] <= IRAM[22].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[23] <= IRAM[23].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_CoreID
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_IR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_AR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type3_16bit:reg_PC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_DR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_ac:reg_AC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
alu_write_en => always0.IN1
alu_write_en => always0.IN1
alu_write_en => always0.IN1
alu_out[0] => dataout.DATAB
alu_out[1] => dataout.DATAB
alu_out[2] => dataout.DATAB
alu_out[3] => dataout.DATAB
alu_out[4] => dataout.DATAB
alu_out[5] => dataout.DATAB
alu_out[6] => dataout.DATAB
alu_out[7] => dataout.DATAB
alu_out[8] => dataout.DATAB
alu_out[9] => dataout.DATAB
alu_out[10] => dataout.DATAB
alu_out[11] => dataout.DATAB
alu_out[12] => dataout.DATAB
alu_out[13] => dataout.DATAB
alu_out[14] => dataout.DATAB
alu_out[15] => dataout.DATAB
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_z:flag_z
clk => dataout~reg0.CLK
datain => dataout~reg0.DATAIN
dataout <= dataout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_N
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_M
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_P
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type2_16bit:reg_R1
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type3_16bit:reg_ROW
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type3_16bit:reg_COL
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type3_16bit:reg_CURR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_SUM:SUM
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type2_16bit:reg_STA
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type2_16bit:reg_STB
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type2_16bit:reg_STC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_A
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_B
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|reg_type1_16bit:reg_R
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|read_buffer_16bit:readmem
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|read_buffer_16bit:readDmem
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|read_buffer_16bit:readAC
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core2|read_buffer_16bit:readDR
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3
coreID[0] => coreID[0].IN1
coreID[1] => coreID[1].IN1
coreID[2] => coreID[2].IN1
coreID[3] => coreID[3].IN1
coreID[4] => coreID[4].IN1
coreID[5] => coreID[5].IN1
coreID[6] => coreID[6].IN1
coreID[7] => coreID[7].IN1
coreID[8] => coreID[8].IN1
coreID[9] => coreID[9].IN1
coreID[10] => coreID[10].IN1
coreID[11] => coreID[11].IN1
coreID[12] => coreID[12].IN1
coreID[13] => coreID[13].IN1
coreID[14] => coreID[14].IN1
coreID[15] => coreID[15].IN1
clock_en => clock_en.IN1
clk2 => clk2.IN2
controlRST => controlRST.IN1
bus_out[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[0] <= ctrlsig[0].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[1] <= ctrlsig[1].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[2] <= ctrlsig[2].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[3] <= ctrlsig[3].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[4] <= ctrlsig[4].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[5] <= ctrlsig[5].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[6] <= ctrlsig[6].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[7] <= ctrlsig[7].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[8] <= ctrlsig[8].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[9] <= ctrlsig[9].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[10] <= ctrlsig[10].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[11] <= ctrlsig[11].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[12] <= ctrlsig[12].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[13] <= ctrlsig[13].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[14] <= ctrlsig[14].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[15] <= control:CU.ctrlsig
ctrlsig_out[16] <= ctrlsig[16].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[17] <= ctrlsig[17].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[18] <= ctrlsig[18].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[19] <= ctrlsig[19].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[20] <= ctrlsig[20].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[21] <= ctrlsig[21].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[22] <= ctrlsig[22].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[23] <= control:CU.ctrlsig
ctrlsig_out[24] <= control:CU.ctrlsig
endp <= control:CU.end_process
Zout <= z_out.DB_MAX_OUTPUT_PORT_TYPE
PCout1[0] <= reg_type3_16bit:reg_PC.dataout
PCout1[1] <= reg_type3_16bit:reg_PC.dataout
PCout1[2] <= reg_type3_16bit:reg_PC.dataout
PCout1[3] <= reg_type3_16bit:reg_PC.dataout
PCout1[4] <= reg_type3_16bit:reg_PC.dataout
PCout1[5] <= reg_type3_16bit:reg_PC.dataout
PCout1[6] <= reg_type3_16bit:reg_PC.dataout
PCout1[7] <= reg_type3_16bit:reg_PC.dataout
PCout1[8] <= reg_type3_16bit:reg_PC.dataout
PCout1[9] <= reg_type3_16bit:reg_PC.dataout
PCout1[10] <= reg_type3_16bit:reg_PC.dataout
PCout1[11] <= reg_type3_16bit:reg_PC.dataout
PCout1[12] <= reg_type3_16bit:reg_PC.dataout
PCout1[13] <= reg_type3_16bit:reg_PC.dataout
PCout1[14] <= reg_type3_16bit:reg_PC.dataout
PCout1[15] <= reg_type3_16bit:reg_PC.dataout
memout1[0] => memout[0].IN1
memout1[1] => memout[1].IN1
memout1[2] => memout[2].IN1
memout1[3] => memout[3].IN1
memout1[4] => memout[4].IN1
memout1[5] => memout[5].IN1
memout1[6] => memout[6].IN1
memout1[7] => memout[7].IN1
memout1[8] => memout[8].IN1
memout1[9] => memout[9].IN1
memout1[10] => memout[10].IN1
memout1[11] => memout[11].IN1
memout1[12] => memout[12].IN1
memout1[13] => memout[13].IN1
memout1[14] => memout[14].IN1
memout1[15] => memout[15].IN1
memout1[16] => memout[16].IN1
memout1[17] => memout[17].IN1
memout1[18] => memout[18].IN1
memout1[19] => memout[19].IN1
memout1[20] => memout[20].IN1
memout1[21] => memout[21].IN1
memout1[22] => memout[22].IN1
memout1[23] => memout[23].IN1
memout1[24] => ~NO_FANOUT~
ARout1[0] <= reg_type1_16bit:reg_AR.dataout
ARout1[1] <= reg_type1_16bit:reg_AR.dataout
ARout1[2] <= reg_type1_16bit:reg_AR.dataout
ARout1[3] <= reg_type1_16bit:reg_AR.dataout
ARout1[4] <= reg_type1_16bit:reg_AR.dataout
ARout1[5] <= reg_type1_16bit:reg_AR.dataout
ARout1[6] <= reg_type1_16bit:reg_AR.dataout
ARout1[7] <= reg_type1_16bit:reg_AR.dataout
ARout1[8] <= reg_type1_16bit:reg_AR.dataout
ARout1[9] <= reg_type1_16bit:reg_AR.dataout
ARout1[10] <= reg_type1_16bit:reg_AR.dataout
ARout1[11] <= reg_type1_16bit:reg_AR.dataout
ARout1[12] <= reg_type1_16bit:reg_AR.dataout
ARout1[13] <= reg_type1_16bit:reg_AR.dataout
ARout1[14] <= reg_type1_16bit:reg_AR.dataout
ARout1[15] <= reg_type1_16bit:reg_AR.dataout
Dmemout1[0] => Dmemout[0].IN1
Dmemout1[1] => Dmemout[1].IN1
Dmemout1[2] => Dmemout[2].IN1
Dmemout1[3] => Dmemout[3].IN1
Dmemout1[4] => Dmemout[4].IN1
Dmemout1[5] => Dmemout[5].IN1
Dmemout1[6] => Dmemout[6].IN1
Dmemout1[7] => Dmemout[7].IN1
Dmemout1[8] => Dmemout[8].IN1
Dmemout1[9] => Dmemout[9].IN1
Dmemout1[10] => Dmemout[10].IN1
Dmemout1[11] => Dmemout[11].IN1
Dmemout1[12] => Dmemout[12].IN1
Dmemout1[13] => Dmemout[13].IN1
Dmemout1[14] => Dmemout[14].IN1
Dmemout1[15] => Dmemout[15].IN1
DRout1[0] <= DRout[0].DB_MAX_OUTPUT_PORT_TYPE
DRout1[1] <= DRout[1].DB_MAX_OUTPUT_PORT_TYPE
DRout1[2] <= DRout[2].DB_MAX_OUTPUT_PORT_TYPE
DRout1[3] <= DRout[3].DB_MAX_OUTPUT_PORT_TYPE
DRout1[4] <= DRout[4].DB_MAX_OUTPUT_PORT_TYPE
DRout1[5] <= DRout[5].DB_MAX_OUTPUT_PORT_TYPE
DRout1[6] <= DRout[6].DB_MAX_OUTPUT_PORT_TYPE
DRout1[7] <= DRout[7].DB_MAX_OUTPUT_PORT_TYPE
DRout1[8] <= DRout[8].DB_MAX_OUTPUT_PORT_TYPE
DRout1[9] <= DRout[9].DB_MAX_OUTPUT_PORT_TYPE
DRout1[10] <= DRout[10].DB_MAX_OUTPUT_PORT_TYPE
DRout1[11] <= DRout[11].DB_MAX_OUTPUT_PORT_TYPE
DRout1[12] <= DRout[12].DB_MAX_OUTPUT_PORT_TYPE
DRout1[13] <= DRout[13].DB_MAX_OUTPUT_PORT_TYPE
DRout1[14] <= DRout[14].DB_MAX_OUTPUT_PORT_TYPE
DRout1[15] <= DRout[15].DB_MAX_OUTPUT_PORT_TYPE
Rout1[0] <= Rout[0].DB_MAX_OUTPUT_PORT_TYPE
Rout1[1] <= Rout[1].DB_MAX_OUTPUT_PORT_TYPE
Rout1[2] <= Rout[2].DB_MAX_OUTPUT_PORT_TYPE
Rout1[3] <= Rout[3].DB_MAX_OUTPUT_PORT_TYPE
Rout1[4] <= Rout[4].DB_MAX_OUTPUT_PORT_TYPE
Rout1[5] <= Rout[5].DB_MAX_OUTPUT_PORT_TYPE
Rout1[6] <= Rout[6].DB_MAX_OUTPUT_PORT_TYPE
Rout1[7] <= Rout[7].DB_MAX_OUTPUT_PORT_TYPE
Rout1[8] <= Rout[8].DB_MAX_OUTPUT_PORT_TYPE
Rout1[9] <= Rout[9].DB_MAX_OUTPUT_PORT_TYPE
Rout1[10] <= Rout[10].DB_MAX_OUTPUT_PORT_TYPE
Rout1[11] <= Rout[11].DB_MAX_OUTPUT_PORT_TYPE
Rout1[12] <= Rout[12].DB_MAX_OUTPUT_PORT_TYPE
Rout1[13] <= Rout[13].DB_MAX_OUTPUT_PORT_TYPE
Rout1[14] <= Rout[14].DB_MAX_OUTPUT_PORT_TYPE
Rout1[15] <= Rout[15].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|scaledclock:clock
inclk => count[0].CLK
inclk => count[1].CLK
inclk => count[2].CLK
inclk => count[3].CLK
inclk => count[4].CLK
inclk => count[5].CLK
inclk => count[6].CLK
inclk => count[7].CLK
inclk => count[8].CLK
inclk => count[9].CLK
inclk => count[10].CLK
inclk => count[11].CLK
inclk => count[12].CLK
inclk => count[13].CLK
inclk => count[14].CLK
inclk => count[15].CLK
inclk => count[16].CLK
inclk => count[17].CLK
inclk => count[18].CLK
inclk => count[19].CLK
inclk => count[20].CLK
inclk => count[21].CLK
inclk => count[22].CLK
inclk => count[23].CLK
inclk => count[24].CLK
inclk => count[25].CLK
inclk => count[26].CLK
inclk => count[27].CLK
inclk => clk~reg0.CLK
ena => clk.OUTPUTSELECT
ena => count[1].ENA
ena => count[0].ENA
ena => count[2].ENA
ena => count[3].ENA
ena => count[4].ENA
ena => count[5].ENA
ena => count[6].ENA
ena => count[7].ENA
ena => count[8].ENA
ena => count[9].ENA
ena => count[10].ENA
ena => count[11].ENA
ena => count[12].ENA
ena => count[13].ENA
ena => count[14].ENA
ena => count[15].ENA
ena => count[16].ENA
ena => count[17].ENA
ena => count[18].ENA
ena => count[19].ENA
ena => count[20].ENA
ena => count[21].ENA
ena => count[22].ENA
ena => count[23].ENA
ena => count[24].ENA
ena => count[25].ENA
ena => count[26].ENA
ena => count[27].ENA
clk <= clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|control:CU
clk => end_process~reg0.CLK
clk => present~1.DATAIN
z => always2.IN1
z => always2.IN1
instruction_opcode[0] => Equal0.IN0
instruction_opcode[0] => Equal1.IN5
instruction_opcode[0] => Equal2.IN1
instruction_opcode[0] => Equal3.IN5
instruction_opcode[0] => Equal4.IN1
instruction_opcode[0] => Equal5.IN5
instruction_opcode[0] => Equal6.IN2
instruction_opcode[0] => Equal7.IN5
instruction_opcode[0] => Equal8.IN1
instruction_opcode[0] => Equal9.IN5
instruction_opcode[0] => Equal10.IN2
instruction_opcode[0] => Equal11.IN2
instruction_opcode[0] => Equal12.IN5
instruction_opcode[0] => Equal13.IN3
instruction_opcode[0] => Equal14.IN5
instruction_opcode[0] => Equal15.IN1
instruction_opcode[0] => Equal16.IN5
instruction_opcode[0] => Equal17.IN2
instruction_opcode[0] => Equal18.IN5
instruction_opcode[1] => Equal0.IN5
instruction_opcode[1] => Equal1.IN0
instruction_opcode[1] => Equal2.IN0
instruction_opcode[1] => Equal3.IN4
instruction_opcode[1] => Equal4.IN5
instruction_opcode[1] => Equal5.IN1
instruction_opcode[1] => Equal6.IN1
instruction_opcode[1] => Equal7.IN4
instruction_opcode[1] => Equal8.IN5
instruction_opcode[1] => Equal9.IN1
instruction_opcode[1] => Equal10.IN1
instruction_opcode[1] => Equal11.IN5
instruction_opcode[1] => Equal12.IN2
instruction_opcode[1] => Equal13.IN2
instruction_opcode[1] => Equal14.IN4
instruction_opcode[1] => Equal15.IN5
instruction_opcode[1] => Equal16.IN1
instruction_opcode[1] => Equal17.IN1
instruction_opcode[1] => Equal18.IN4
instruction_opcode[2] => Equal0.IN4
instruction_opcode[2] => Equal1.IN4
instruction_opcode[2] => Equal2.IN5
instruction_opcode[2] => Equal3.IN0
instruction_opcode[2] => Equal4.IN0
instruction_opcode[2] => Equal5.IN0
instruction_opcode[2] => Equal6.IN0
instruction_opcode[2] => Equal7.IN3
instruction_opcode[2] => Equal8.IN4
instruction_opcode[2] => Equal9.IN4
instruction_opcode[2] => Equal10.IN5
instruction_opcode[2] => Equal11.IN1
instruction_opcode[2] => Equal12.IN1
instruction_opcode[2] => Equal13.IN1
instruction_opcode[2] => Equal14.IN3
instruction_opcode[2] => Equal15.IN4
instruction_opcode[2] => Equal16.IN4
instruction_opcode[2] => Equal17.IN5
instruction_opcode[2] => Equal18.IN1
instruction_opcode[3] => Equal0.IN3
instruction_opcode[3] => Equal1.IN3
instruction_opcode[3] => Equal2.IN4
instruction_opcode[3] => Equal3.IN3
instruction_opcode[3] => Equal4.IN4
instruction_opcode[3] => Equal5.IN4
instruction_opcode[3] => Equal6.IN5
instruction_opcode[3] => Equal7.IN0
instruction_opcode[3] => Equal8.IN0
instruction_opcode[3] => Equal9.IN0
instruction_opcode[3] => Equal10.IN0
instruction_opcode[3] => Equal11.IN0
instruction_opcode[3] => Equal12.IN0
instruction_opcode[3] => Equal13.IN0
instruction_opcode[3] => Equal14.IN2
instruction_opcode[3] => Equal15.IN3
instruction_opcode[3] => Equal16.IN3
instruction_opcode[3] => Equal17.IN4
instruction_opcode[3] => Equal18.IN3
instruction_opcode[4] => Equal0.IN2
instruction_opcode[4] => Equal1.IN2
instruction_opcode[4] => Equal2.IN3
instruction_opcode[4] => Equal3.IN2
instruction_opcode[4] => Equal4.IN3
instruction_opcode[4] => Equal5.IN3
instruction_opcode[4] => Equal6.IN4
instruction_opcode[4] => Equal7.IN2
instruction_opcode[4] => Equal8.IN3
instruction_opcode[4] => Equal9.IN3
instruction_opcode[4] => Equal10.IN4
instruction_opcode[4] => Equal11.IN4
instruction_opcode[4] => Equal12.IN4
instruction_opcode[4] => Equal13.IN5
instruction_opcode[4] => Equal14.IN0
instruction_opcode[4] => Equal15.IN0
instruction_opcode[4] => Equal16.IN0
instruction_opcode[4] => Equal17.IN0
instruction_opcode[4] => Equal18.IN0
instruction_opcode[5] => Equal0.IN1
instruction_opcode[5] => Equal1.IN1
instruction_opcode[5] => Equal2.IN2
instruction_opcode[5] => Equal3.IN1
instruction_opcode[5] => Equal4.IN2
instruction_opcode[5] => Equal5.IN2
instruction_opcode[5] => Equal6.IN3
instruction_opcode[5] => Equal7.IN1
instruction_opcode[5] => Equal8.IN2
instruction_opcode[5] => Equal9.IN2
instruction_opcode[5] => Equal10.IN3
instruction_opcode[5] => Equal11.IN3
instruction_opcode[5] => Equal12.IN3
instruction_opcode[5] => Equal13.IN4
instruction_opcode[5] => Equal14.IN1
instruction_opcode[5] => Equal15.IN2
instruction_opcode[5] => Equal16.IN2
instruction_opcode[5] => Equal17.IN3
instruction_opcode[5] => Equal18.IN2
rst => present~3.DATAIN
NoC[0] => Equal19.IN0
NoC[0] => Equal20.IN15
NoC[0] => Equal21.IN1
NoC[1] => Equal19.IN15
NoC[1] => Equal20.IN0
NoC[1] => Equal21.IN0
NoC[2] => Equal19.IN14
NoC[2] => Equal20.IN14
NoC[2] => Equal21.IN15
NoC[3] => Equal19.IN13
NoC[3] => Equal20.IN13
NoC[3] => Equal21.IN14
NoC[4] => Equal19.IN12
NoC[4] => Equal20.IN12
NoC[4] => Equal21.IN13
NoC[5] => Equal19.IN11
NoC[5] => Equal20.IN11
NoC[5] => Equal21.IN12
NoC[6] => Equal19.IN10
NoC[6] => Equal20.IN10
NoC[6] => Equal21.IN11
NoC[7] => Equal19.IN9
NoC[7] => Equal20.IN9
NoC[7] => Equal21.IN10
NoC[8] => Equal19.IN8
NoC[8] => Equal20.IN8
NoC[8] => Equal21.IN9
NoC[9] => Equal19.IN7
NoC[9] => Equal20.IN7
NoC[9] => Equal21.IN8
NoC[10] => Equal19.IN6
NoC[10] => Equal20.IN6
NoC[10] => Equal21.IN7
NoC[11] => Equal19.IN5
NoC[11] => Equal20.IN5
NoC[11] => Equal21.IN6
NoC[12] => Equal19.IN4
NoC[12] => Equal20.IN4
NoC[12] => Equal21.IN5
NoC[13] => Equal19.IN3
NoC[13] => Equal20.IN3
NoC[13] => Equal21.IN4
NoC[14] => Equal19.IN2
NoC[14] => Equal20.IN2
NoC[14] => Equal21.IN3
NoC[15] => Equal19.IN1
NoC[15] => Equal20.IN1
NoC[15] => Equal21.IN2
ctrlsig[0] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[1] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[2] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[3] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[4] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[5] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[6] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[7] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[8] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[12] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[13] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[14] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[15] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[16] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[17] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[18] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[19] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[22] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|alu:ALU
clk => z~reg0.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
in1[0] => Add0.IN16
in1[0] => alu_out.IN0
in1[0] => Mult0.IN15
in1[0] => Div0.IN15
in1[0] => Mod0.IN15
in1[0] => Add1.IN32
in1[0] => Mux14.IN6
in1[1] => Add0.IN15
in1[1] => alu_out.IN0
in1[1] => Mult0.IN14
in1[1] => Div0.IN14
in1[1] => Mod0.IN14
in1[1] => Add1.IN31
in1[1] => Mux13.IN6
in1[2] => Add0.IN14
in1[2] => alu_out.IN0
in1[2] => Mult0.IN13
in1[2] => Div0.IN13
in1[2] => Mod0.IN13
in1[2] => Add1.IN30
in1[2] => Mux12.IN6
in1[3] => Add0.IN13
in1[3] => alu_out.IN0
in1[3] => Mult0.IN12
in1[3] => Div0.IN12
in1[3] => Mod0.IN12
in1[3] => Add1.IN29
in1[3] => Mux11.IN6
in1[4] => Add0.IN12
in1[4] => alu_out.IN0
in1[4] => Mult0.IN11
in1[4] => Div0.IN11
in1[4] => Mod0.IN11
in1[4] => Add1.IN28
in1[4] => Mux10.IN6
in1[5] => Add0.IN11
in1[5] => alu_out.IN0
in1[5] => Mult0.IN10
in1[5] => Div0.IN10
in1[5] => Mod0.IN10
in1[5] => Add1.IN27
in1[5] => Mux9.IN6
in1[6] => Add0.IN10
in1[6] => alu_out.IN0
in1[6] => Mult0.IN9
in1[6] => Div0.IN9
in1[6] => Mod0.IN9
in1[6] => Add1.IN26
in1[6] => Mux8.IN6
in1[7] => Add0.IN9
in1[7] => alu_out.IN0
in1[7] => Mult0.IN8
in1[7] => Div0.IN8
in1[7] => Mod0.IN8
in1[7] => Add1.IN25
in1[7] => Mux7.IN6
in1[8] => Add0.IN8
in1[8] => alu_out.IN0
in1[8] => Mult0.IN7
in1[8] => Div0.IN7
in1[8] => Mod0.IN7
in1[8] => Add1.IN24
in1[8] => Mux6.IN6
in1[9] => Add0.IN7
in1[9] => alu_out.IN0
in1[9] => Mult0.IN6
in1[9] => Div0.IN6
in1[9] => Mod0.IN6
in1[9] => Add1.IN23
in1[9] => Mux5.IN6
in1[10] => Add0.IN6
in1[10] => alu_out.IN0
in1[10] => Mult0.IN5
in1[10] => Div0.IN5
in1[10] => Mod0.IN5
in1[10] => Add1.IN22
in1[10] => Mux4.IN6
in1[11] => Add0.IN5
in1[11] => alu_out.IN0
in1[11] => Mult0.IN4
in1[11] => Div0.IN4
in1[11] => Mod0.IN4
in1[11] => Add1.IN21
in1[11] => Mux3.IN6
in1[12] => Add0.IN4
in1[12] => alu_out.IN0
in1[12] => Mult0.IN3
in1[12] => Div0.IN3
in1[12] => Mod0.IN3
in1[12] => Add1.IN20
in1[12] => Mux2.IN6
in1[13] => Add0.IN3
in1[13] => alu_out.IN0
in1[13] => Mult0.IN2
in1[13] => Div0.IN2
in1[13] => Mod0.IN2
in1[13] => Add1.IN19
in1[13] => Mux1.IN6
in1[14] => Add0.IN2
in1[14] => alu_out.IN0
in1[14] => Mult0.IN1
in1[14] => Div0.IN1
in1[14] => Mod0.IN1
in1[14] => Add1.IN18
in1[14] => Mux0.IN6
in1[15] => Add0.IN1
in1[15] => alu_out.IN0
in1[15] => Mult0.IN0
in1[15] => Div0.IN0
in1[15] => Mod0.IN0
in1[15] => Add1.IN17
in2[0] => Add0.IN32
in2[0] => alu_out.IN1
in2[0] => Mult0.IN31
in2[0] => Div0.IN31
in2[0] => Mod0.IN31
in2[0] => Add1.IN16
in2[1] => Add0.IN31
in2[1] => alu_out.IN1
in2[1] => Mult0.IN30
in2[1] => Div0.IN30
in2[1] => Mod0.IN30
in2[1] => Add1.IN15
in2[2] => Add0.IN30
in2[2] => alu_out.IN1
in2[2] => Mult0.IN29
in2[2] => Div0.IN29
in2[2] => Mod0.IN29
in2[2] => Add1.IN14
in2[3] => Add0.IN29
in2[3] => alu_out.IN1
in2[3] => Mult0.IN28
in2[3] => Div0.IN28
in2[3] => Mod0.IN28
in2[3] => Add1.IN13
in2[4] => Add0.IN28
in2[4] => alu_out.IN1
in2[4] => Mult0.IN27
in2[4] => Div0.IN27
in2[4] => Mod0.IN27
in2[4] => Add1.IN12
in2[5] => Add0.IN27
in2[5] => alu_out.IN1
in2[5] => Mult0.IN26
in2[5] => Div0.IN26
in2[5] => Mod0.IN26
in2[5] => Add1.IN11
in2[6] => Add0.IN26
in2[6] => alu_out.IN1
in2[6] => Mult0.IN25
in2[6] => Div0.IN25
in2[6] => Mod0.IN25
in2[6] => Add1.IN10
in2[7] => Add0.IN25
in2[7] => alu_out.IN1
in2[7] => Mult0.IN24
in2[7] => Div0.IN24
in2[7] => Mod0.IN24
in2[7] => Add1.IN9
in2[8] => Add0.IN24
in2[8] => alu_out.IN1
in2[8] => Mult0.IN23
in2[8] => Div0.IN23
in2[8] => Mod0.IN23
in2[8] => Add1.IN8
in2[9] => Add0.IN23
in2[9] => alu_out.IN1
in2[9] => Mult0.IN22
in2[9] => Div0.IN22
in2[9] => Mod0.IN22
in2[9] => Add1.IN7
in2[10] => Add0.IN22
in2[10] => alu_out.IN1
in2[10] => Mult0.IN21
in2[10] => Div0.IN21
in2[10] => Mod0.IN21
in2[10] => Add1.IN6
in2[11] => Add0.IN21
in2[11] => alu_out.IN1
in2[11] => Mult0.IN20
in2[11] => Div0.IN20
in2[11] => Mod0.IN20
in2[11] => Add1.IN5
in2[12] => Add0.IN20
in2[12] => alu_out.IN1
in2[12] => Mult0.IN19
in2[12] => Div0.IN19
in2[12] => Mod0.IN19
in2[12] => Add1.IN4
in2[13] => Add0.IN19
in2[13] => alu_out.IN1
in2[13] => Mult0.IN18
in2[13] => Div0.IN18
in2[13] => Mod0.IN18
in2[13] => Add1.IN3
in2[14] => Add0.IN18
in2[14] => alu_out.IN1
in2[14] => Mult0.IN17
in2[14] => Div0.IN17
in2[14] => Mod0.IN17
in2[14] => Add1.IN2
in2[15] => Add0.IN17
in2[15] => alu_out.IN1
in2[15] => Mult0.IN16
in2[15] => Div0.IN16
in2[15] => Mod0.IN16
in2[15] => Add1.IN1
alu_op[0] => Mux0.IN9
alu_op[0] => Mux1.IN9
alu_op[0] => Mux2.IN9
alu_op[0] => Mux3.IN9
alu_op[0] => Mux4.IN9
alu_op[0] => Mux5.IN9
alu_op[0] => Mux6.IN9
alu_op[0] => Mux7.IN9
alu_op[0] => Mux8.IN9
alu_op[0] => Mux9.IN9
alu_op[0] => Mux10.IN9
alu_op[0] => Mux11.IN9
alu_op[0] => Mux12.IN9
alu_op[0] => Mux13.IN9
alu_op[0] => Mux14.IN9
alu_op[0] => Mux15.IN9
alu_op[1] => Mux0.IN8
alu_op[1] => Mux1.IN8
alu_op[1] => Mux2.IN8
alu_op[1] => Mux3.IN8
alu_op[1] => Mux4.IN8
alu_op[1] => Mux5.IN8
alu_op[1] => Mux6.IN8
alu_op[1] => Mux7.IN8
alu_op[1] => Mux8.IN8
alu_op[1] => Mux9.IN8
alu_op[1] => Mux10.IN8
alu_op[1] => Mux11.IN8
alu_op[1] => Mux12.IN8
alu_op[1] => Mux13.IN8
alu_op[1] => Mux14.IN8
alu_op[1] => Mux15.IN8
alu_op[2] => Mux0.IN7
alu_op[2] => Mux1.IN7
alu_op[2] => Mux2.IN7
alu_op[2] => Mux3.IN7
alu_op[2] => Mux4.IN7
alu_op[2] => Mux5.IN7
alu_op[2] => Mux6.IN7
alu_op[2] => Mux7.IN7
alu_op[2] => Mux8.IN7
alu_op[2] => Mux9.IN7
alu_op[2] => Mux10.IN7
alu_op[2] => Mux11.IN7
alu_op[2] => Mux12.IN7
alu_op[2] => Mux13.IN7
alu_op[2] => Mux14.IN7
alu_op[2] => Mux15.IN7
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z <= z~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|INC_Decoder:inc
INC_sel[0] => decoder_out.DATAB
INC_sel[1] => decoder_out.DATAB
INC_sel[2] => decoder_out.DATAB
INC_sel[3] => decoder_out.DATAB
INC_sel[4] => decoder_out.DATAB
INC_sel[5] => decoder_out.DATAB
INC_sel[6] => decoder_out.DATAB
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
inc_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STA <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STB <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STC <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_R1 <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|RST_Decoder:rst
RST_sel[0] => decoder_out.DATAB
RST_sel[1] => decoder_out.DATAB
RST_sel[2] => decoder_out.DATAB
RST_sel[3] => decoder_out.DATAB
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
rst_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_SUM <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|WTR_Decoder:wrt
WTR_sel[0] => Equal0.IN0
WTR_sel[0] => Equal1.IN7
WTR_sel[0] => Equal2.IN1
WTR_sel[0] => Equal3.IN7
WTR_sel[0] => Equal4.IN1
WTR_sel[0] => Equal5.IN7
WTR_sel[0] => Equal6.IN2
WTR_sel[0] => Equal7.IN7
WTR_sel[0] => Equal8.IN1
WTR_sel[0] => Equal9.IN7
WTR_sel[0] => Equal10.IN2
WTR_sel[0] => Equal11.IN7
WTR_sel[0] => Equal12.IN2
WTR_sel[0] => Equal13.IN7
WTR_sel[0] => Equal14.IN3
WTR_sel[1] => Equal0.IN7
WTR_sel[1] => Equal1.IN0
WTR_sel[1] => Equal2.IN0
WTR_sel[1] => Equal3.IN6
WTR_sel[1] => Equal4.IN7
WTR_sel[1] => Equal5.IN1
WTR_sel[1] => Equal6.IN1
WTR_sel[1] => Equal7.IN6
WTR_sel[1] => Equal8.IN7
WTR_sel[1] => Equal9.IN1
WTR_sel[1] => Equal10.IN1
WTR_sel[1] => Equal11.IN6
WTR_sel[1] => Equal12.IN7
WTR_sel[1] => Equal13.IN2
WTR_sel[1] => Equal14.IN2
WTR_sel[2] => Equal0.IN6
WTR_sel[2] => Equal1.IN6
WTR_sel[2] => Equal2.IN7
WTR_sel[2] => Equal3.IN0
WTR_sel[2] => Equal4.IN0
WTR_sel[2] => Equal5.IN0
WTR_sel[2] => Equal6.IN0
WTR_sel[2] => Equal7.IN5
WTR_sel[2] => Equal8.IN6
WTR_sel[2] => Equal9.IN6
WTR_sel[2] => Equal10.IN7
WTR_sel[2] => Equal11.IN1
WTR_sel[2] => Equal12.IN1
WTR_sel[2] => Equal13.IN1
WTR_sel[2] => Equal14.IN1
WTR_sel[3] => Equal0.IN5
WTR_sel[3] => Equal1.IN5
WTR_sel[3] => Equal2.IN6
WTR_sel[3] => Equal3.IN5
WTR_sel[3] => Equal4.IN6
WTR_sel[3] => Equal5.IN6
WTR_sel[3] => Equal6.IN7
WTR_sel[3] => Equal7.IN0
WTR_sel[3] => Equal8.IN0
WTR_sel[3] => Equal9.IN0
WTR_sel[3] => Equal10.IN0
WTR_sel[3] => Equal11.IN0
WTR_sel[3] => Equal12.IN0
WTR_sel[3] => Equal13.IN0
WTR_sel[3] => Equal14.IN0
WTR_sel[4] => Equal0.IN4
WTR_sel[4] => Equal1.IN4
WTR_sel[4] => Equal2.IN5
WTR_sel[4] => Equal3.IN4
WTR_sel[4] => Equal4.IN5
WTR_sel[4] => Equal5.IN5
WTR_sel[4] => Equal6.IN6
WTR_sel[4] => Equal7.IN4
WTR_sel[4] => Equal8.IN5
WTR_sel[4] => Equal9.IN5
WTR_sel[4] => Equal10.IN6
WTR_sel[4] => Equal11.IN5
WTR_sel[4] => Equal12.IN6
WTR_sel[4] => Equal13.IN6
WTR_sel[4] => Equal14.IN7
WTR_sel[5] => Equal0.IN3
WTR_sel[5] => Equal1.IN3
WTR_sel[5] => Equal2.IN4
WTR_sel[5] => Equal3.IN3
WTR_sel[5] => Equal4.IN4
WTR_sel[5] => Equal5.IN4
WTR_sel[5] => Equal6.IN5
WTR_sel[5] => Equal7.IN3
WTR_sel[5] => Equal8.IN4
WTR_sel[5] => Equal9.IN4
WTR_sel[5] => Equal10.IN5
WTR_sel[5] => Equal11.IN4
WTR_sel[5] => Equal12.IN5
WTR_sel[5] => Equal13.IN5
WTR_sel[5] => Equal14.IN6
WTR_sel[6] => Equal0.IN2
WTR_sel[6] => Equal1.IN2
WTR_sel[6] => Equal2.IN3
WTR_sel[6] => Equal3.IN2
WTR_sel[6] => Equal4.IN3
WTR_sel[6] => Equal5.IN3
WTR_sel[6] => Equal6.IN4
WTR_sel[6] => Equal7.IN2
WTR_sel[6] => Equal8.IN3
WTR_sel[6] => Equal9.IN3
WTR_sel[6] => Equal10.IN4
WTR_sel[6] => Equal11.IN3
WTR_sel[6] => Equal12.IN4
WTR_sel[6] => Equal13.IN4
WTR_sel[6] => Equal14.IN5
WTR_sel[7] => Equal0.IN1
WTR_sel[7] => Equal1.IN1
WTR_sel[7] => Equal2.IN2
WTR_sel[7] => Equal3.IN1
WTR_sel[7] => Equal4.IN2
WTR_sel[7] => Equal5.IN2
WTR_sel[7] => Equal6.IN3
WTR_sel[7] => Equal7.IN1
WTR_sel[7] => Equal8.IN2
WTR_sel[7] => Equal9.IN2
WTR_sel[7] => Equal10.IN3
WTR_sel[7] => Equal11.IN2
WTR_sel[7] => Equal12.IN3
WTR_sel[7] => Equal13.IN3
WTR_sel[7] => Equal14.IN4
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
wtr_N <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_M <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_P <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_SUM <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_R <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STA <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STB <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STC <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_A <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_B <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_R1 <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_CoreID <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|OPR_demux:demux1
operand[0] => WTR_operand.DATAB
operand[0] => INC_operand.DATAB
operand[0] => RESET_operand.DATAB
operand[0] => WTA_operand.DATAB
operand[1] => WTR_operand.DATAB
operand[1] => INC_operand.DATAB
operand[1] => RESET_operand.DATAB
operand[1] => WTA_operand.DATAB
operand[2] => WTR_operand.DATAB
operand[2] => INC_operand.DATAB
operand[2] => RESET_operand.DATAB
operand[2] => WTA_operand.DATAB
operand[3] => WTR_operand.DATAB
operand[3] => INC_operand.DATAB
operand[3] => RESET_operand.DATAB
operand[3] => WTA_operand.DATAB
operand[4] => WTR_operand.DATAB
operand[4] => INC_operand.DATAB
operand[4] => RESET_operand.DATAB
operand[4] => WTA_operand.DATAB
operand[5] => WTR_operand.DATAB
operand[5] => INC_operand.DATAB
operand[5] => RESET_operand.DATAB
operand[5] => WTA_operand.DATAB
operand[6] => WTR_operand.DATAB
operand[6] => INC_operand.DATAB
operand[6] => RESET_operand.DATAB
operand[6] => WTA_operand.DATAB
operand[7] => WTR_operand.DATAB
operand[7] => INC_operand.DATAB
operand[7] => RESET_operand.DATAB
operand[7] => WTA_operand.DATAB
OPR_sel[0] => Decoder0.IN2
OPR_sel[1] => Decoder0.IN1
OPR_sel[2] => Decoder0.IN0
WTR_operand[0] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[1] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[2] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[3] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[4] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[5] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[6] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[7] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[0] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[1] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[2] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[3] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[4] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[5] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[6] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[7] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[0] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[1] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[2] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[3] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[4] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[5] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[6] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[7] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[0] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[1] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[2] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[3] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[4] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[5] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[6] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[7] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|WTA_mux:mux1
WTA_sel[0] => Equal0.IN0
WTA_sel[0] => Equal1.IN7
WTA_sel[0] => Equal2.IN1
WTA_sel[0] => Equal3.IN7
WTA_sel[0] => Equal4.IN1
WTA_sel[0] => Equal5.IN7
WTA_sel[0] => Equal6.IN2
WTA_sel[0] => Equal7.IN7
WTA_sel[0] => Equal8.IN1
WTA_sel[0] => Equal9.IN7
WTA_sel[0] => Equal10.IN2
WTA_sel[0] => Equal11.IN7
WTA_sel[0] => Equal12.IN2
WTA_sel[0] => Equal13.IN7
WTA_sel[0] => Equal14.IN3
WTA_sel[1] => Equal0.IN7
WTA_sel[1] => Equal1.IN0
WTA_sel[1] => Equal2.IN0
WTA_sel[1] => Equal3.IN6
WTA_sel[1] => Equal4.IN7
WTA_sel[1] => Equal5.IN1
WTA_sel[1] => Equal6.IN1
WTA_sel[1] => Equal7.IN6
WTA_sel[1] => Equal8.IN7
WTA_sel[1] => Equal9.IN1
WTA_sel[1] => Equal10.IN1
WTA_sel[1] => Equal11.IN6
WTA_sel[1] => Equal12.IN7
WTA_sel[1] => Equal13.IN2
WTA_sel[1] => Equal14.IN2
WTA_sel[2] => Equal0.IN6
WTA_sel[2] => Equal1.IN6
WTA_sel[2] => Equal2.IN7
WTA_sel[2] => Equal3.IN0
WTA_sel[2] => Equal4.IN0
WTA_sel[2] => Equal5.IN0
WTA_sel[2] => Equal6.IN0
WTA_sel[2] => Equal7.IN5
WTA_sel[2] => Equal8.IN6
WTA_sel[2] => Equal9.IN6
WTA_sel[2] => Equal10.IN7
WTA_sel[2] => Equal11.IN1
WTA_sel[2] => Equal12.IN1
WTA_sel[2] => Equal13.IN1
WTA_sel[2] => Equal14.IN1
WTA_sel[3] => Equal0.IN5
WTA_sel[3] => Equal1.IN5
WTA_sel[3] => Equal2.IN6
WTA_sel[3] => Equal3.IN5
WTA_sel[3] => Equal4.IN6
WTA_sel[3] => Equal5.IN6
WTA_sel[3] => Equal6.IN7
WTA_sel[3] => Equal7.IN0
WTA_sel[3] => Equal8.IN0
WTA_sel[3] => Equal9.IN0
WTA_sel[3] => Equal10.IN0
WTA_sel[3] => Equal11.IN0
WTA_sel[3] => Equal12.IN0
WTA_sel[3] => Equal13.IN0
WTA_sel[3] => Equal14.IN0
WTA_sel[4] => Equal0.IN4
WTA_sel[4] => Equal1.IN4
WTA_sel[4] => Equal2.IN5
WTA_sel[4] => Equal3.IN4
WTA_sel[4] => Equal4.IN5
WTA_sel[4] => Equal5.IN5
WTA_sel[4] => Equal6.IN6
WTA_sel[4] => Equal7.IN4
WTA_sel[4] => Equal8.IN5
WTA_sel[4] => Equal9.IN5
WTA_sel[4] => Equal10.IN6
WTA_sel[4] => Equal11.IN5
WTA_sel[4] => Equal12.IN6
WTA_sel[4] => Equal13.IN6
WTA_sel[4] => Equal14.IN7
WTA_sel[5] => Equal0.IN3
WTA_sel[5] => Equal1.IN3
WTA_sel[5] => Equal2.IN4
WTA_sel[5] => Equal3.IN3
WTA_sel[5] => Equal4.IN4
WTA_sel[5] => Equal5.IN4
WTA_sel[5] => Equal6.IN5
WTA_sel[5] => Equal7.IN3
WTA_sel[5] => Equal8.IN4
WTA_sel[5] => Equal9.IN4
WTA_sel[5] => Equal10.IN5
WTA_sel[5] => Equal11.IN4
WTA_sel[5] => Equal12.IN5
WTA_sel[5] => Equal13.IN5
WTA_sel[5] => Equal14.IN6
WTA_sel[6] => Equal0.IN2
WTA_sel[6] => Equal1.IN2
WTA_sel[6] => Equal2.IN3
WTA_sel[6] => Equal3.IN2
WTA_sel[6] => Equal4.IN3
WTA_sel[6] => Equal5.IN3
WTA_sel[6] => Equal6.IN4
WTA_sel[6] => Equal7.IN2
WTA_sel[6] => Equal8.IN3
WTA_sel[6] => Equal9.IN3
WTA_sel[6] => Equal10.IN4
WTA_sel[6] => Equal11.IN3
WTA_sel[6] => Equal12.IN4
WTA_sel[6] => Equal13.IN4
WTA_sel[6] => Equal14.IN5
WTA_sel[7] => Equal0.IN1
WTA_sel[7] => Equal1.IN1
WTA_sel[7] => Equal2.IN2
WTA_sel[7] => Equal3.IN1
WTA_sel[7] => Equal4.IN2
WTA_sel[7] => Equal5.IN2
WTA_sel[7] => Equal6.IN3
WTA_sel[7] => Equal7.IN1
WTA_sel[7] => Equal8.IN2
WTA_sel[7] => Equal9.IN2
WTA_sel[7] => Equal10.IN3
WTA_sel[7] => Equal11.IN2
WTA_sel[7] => Equal12.IN3
WTA_sel[7] => Equal13.IN3
WTA_sel[7] => Equal14.IN4
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
wta_N[0] => dataout.DATAB
wta_N[1] => dataout.DATAB
wta_N[2] => dataout.DATAB
wta_N[3] => dataout.DATAB
wta_N[4] => dataout.DATAB
wta_N[5] => dataout.DATAB
wta_N[6] => dataout.DATAB
wta_N[7] => dataout.DATAB
wta_N[8] => dataout.DATAB
wta_N[9] => dataout.DATAB
wta_N[10] => dataout.DATAB
wta_N[11] => dataout.DATAB
wta_N[12] => dataout.DATAB
wta_N[13] => dataout.DATAB
wta_N[14] => dataout.DATAB
wta_N[15] => dataout.DATAB
wta_M[0] => dataout.DATAB
wta_M[1] => dataout.DATAB
wta_M[2] => dataout.DATAB
wta_M[3] => dataout.DATAB
wta_M[4] => dataout.DATAB
wta_M[5] => dataout.DATAB
wta_M[6] => dataout.DATAB
wta_M[7] => dataout.DATAB
wta_M[8] => dataout.DATAB
wta_M[9] => dataout.DATAB
wta_M[10] => dataout.DATAB
wta_M[11] => dataout.DATAB
wta_M[12] => dataout.DATAB
wta_M[13] => dataout.DATAB
wta_M[14] => dataout.DATAB
wta_M[15] => dataout.DATAB
wta_P[0] => dataout.DATAB
wta_P[1] => dataout.DATAB
wta_P[2] => dataout.DATAB
wta_P[3] => dataout.DATAB
wta_P[4] => dataout.DATAB
wta_P[5] => dataout.DATAB
wta_P[6] => dataout.DATAB
wta_P[7] => dataout.DATAB
wta_P[8] => dataout.DATAB
wta_P[9] => dataout.DATAB
wta_P[10] => dataout.DATAB
wta_P[11] => dataout.DATAB
wta_P[12] => dataout.DATAB
wta_P[13] => dataout.DATAB
wta_P[14] => dataout.DATAB
wta_P[15] => dataout.DATAB
wta_R1[0] => dataout.DATAB
wta_R1[1] => dataout.DATAB
wta_R1[2] => dataout.DATAB
wta_R1[3] => dataout.DATAB
wta_R1[4] => dataout.DATAB
wta_R1[5] => dataout.DATAB
wta_R1[6] => dataout.DATAB
wta_R1[7] => dataout.DATAB
wta_R1[8] => dataout.DATAB
wta_R1[9] => dataout.DATAB
wta_R1[10] => dataout.DATAB
wta_R1[11] => dataout.DATAB
wta_R1[12] => dataout.DATAB
wta_R1[13] => dataout.DATAB
wta_R1[14] => dataout.DATAB
wta_R1[15] => dataout.DATAB
wta_ROW[0] => dataout.DATAB
wta_ROW[1] => dataout.DATAB
wta_ROW[2] => dataout.DATAB
wta_ROW[3] => dataout.DATAB
wta_ROW[4] => dataout.DATAB
wta_ROW[5] => dataout.DATAB
wta_ROW[6] => dataout.DATAB
wta_ROW[7] => dataout.DATAB
wta_ROW[8] => dataout.DATAB
wta_ROW[9] => dataout.DATAB
wta_ROW[10] => dataout.DATAB
wta_ROW[11] => dataout.DATAB
wta_ROW[12] => dataout.DATAB
wta_ROW[13] => dataout.DATAB
wta_ROW[14] => dataout.DATAB
wta_ROW[15] => dataout.DATAB
wta_COL[0] => dataout.DATAB
wta_COL[1] => dataout.DATAB
wta_COL[2] => dataout.DATAB
wta_COL[3] => dataout.DATAB
wta_COL[4] => dataout.DATAB
wta_COL[5] => dataout.DATAB
wta_COL[6] => dataout.DATAB
wta_COL[7] => dataout.DATAB
wta_COL[8] => dataout.DATAB
wta_COL[9] => dataout.DATAB
wta_COL[10] => dataout.DATAB
wta_COL[11] => dataout.DATAB
wta_COL[12] => dataout.DATAB
wta_COL[13] => dataout.DATAB
wta_COL[14] => dataout.DATAB
wta_COL[15] => dataout.DATAB
wta_CURR[0] => dataout.DATAB
wta_CURR[1] => dataout.DATAB
wta_CURR[2] => dataout.DATAB
wta_CURR[3] => dataout.DATAB
wta_CURR[4] => dataout.DATAB
wta_CURR[5] => dataout.DATAB
wta_CURR[6] => dataout.DATAB
wta_CURR[7] => dataout.DATAB
wta_CURR[8] => dataout.DATAB
wta_CURR[9] => dataout.DATAB
wta_CURR[10] => dataout.DATAB
wta_CURR[11] => dataout.DATAB
wta_CURR[12] => dataout.DATAB
wta_CURR[13] => dataout.DATAB
wta_CURR[14] => dataout.DATAB
wta_CURR[15] => dataout.DATAB
wta_SUM[0] => dataout.DATAB
wta_SUM[1] => dataout.DATAB
wta_SUM[2] => dataout.DATAB
wta_SUM[3] => dataout.DATAB
wta_SUM[4] => dataout.DATAB
wta_SUM[5] => dataout.DATAB
wta_SUM[6] => dataout.DATAB
wta_SUM[7] => dataout.DATAB
wta_SUM[8] => dataout.DATAB
wta_SUM[9] => dataout.DATAB
wta_SUM[10] => dataout.DATAB
wta_SUM[11] => dataout.DATAB
wta_SUM[12] => dataout.DATAB
wta_SUM[13] => dataout.DATAB
wta_SUM[14] => dataout.DATAB
wta_SUM[15] => dataout.DATAB
wta_STA[0] => dataout.DATAB
wta_STA[1] => dataout.DATAB
wta_STA[2] => dataout.DATAB
wta_STA[3] => dataout.DATAB
wta_STA[4] => dataout.DATAB
wta_STA[5] => dataout.DATAB
wta_STA[6] => dataout.DATAB
wta_STA[7] => dataout.DATAB
wta_STA[8] => dataout.DATAB
wta_STA[9] => dataout.DATAB
wta_STA[10] => dataout.DATAB
wta_STA[11] => dataout.DATAB
wta_STA[12] => dataout.DATAB
wta_STA[13] => dataout.DATAB
wta_STA[14] => dataout.DATAB
wta_STA[15] => dataout.DATAB
wta_STB[0] => dataout.DATAB
wta_STB[1] => dataout.DATAB
wta_STB[2] => dataout.DATAB
wta_STB[3] => dataout.DATAB
wta_STB[4] => dataout.DATAB
wta_STB[5] => dataout.DATAB
wta_STB[6] => dataout.DATAB
wta_STB[7] => dataout.DATAB
wta_STB[8] => dataout.DATAB
wta_STB[9] => dataout.DATAB
wta_STB[10] => dataout.DATAB
wta_STB[11] => dataout.DATAB
wta_STB[12] => dataout.DATAB
wta_STB[13] => dataout.DATAB
wta_STB[14] => dataout.DATAB
wta_STB[15] => dataout.DATAB
wta_STC[0] => dataout.DATAB
wta_STC[1] => dataout.DATAB
wta_STC[2] => dataout.DATAB
wta_STC[3] => dataout.DATAB
wta_STC[4] => dataout.DATAB
wta_STC[5] => dataout.DATAB
wta_STC[6] => dataout.DATAB
wta_STC[7] => dataout.DATAB
wta_STC[8] => dataout.DATAB
wta_STC[9] => dataout.DATAB
wta_STC[10] => dataout.DATAB
wta_STC[11] => dataout.DATAB
wta_STC[12] => dataout.DATAB
wta_STC[13] => dataout.DATAB
wta_STC[14] => dataout.DATAB
wta_STC[15] => dataout.DATAB
wta_A[0] => dataout.DATAB
wta_A[1] => dataout.DATAB
wta_A[2] => dataout.DATAB
wta_A[3] => dataout.DATAB
wta_A[4] => dataout.DATAB
wta_A[5] => dataout.DATAB
wta_A[6] => dataout.DATAB
wta_A[7] => dataout.DATAB
wta_A[8] => dataout.DATAB
wta_A[9] => dataout.DATAB
wta_A[10] => dataout.DATAB
wta_A[11] => dataout.DATAB
wta_A[12] => dataout.DATAB
wta_A[13] => dataout.DATAB
wta_A[14] => dataout.DATAB
wta_A[15] => dataout.DATAB
wta_B[0] => dataout.DATAB
wta_B[1] => dataout.DATAB
wta_B[2] => dataout.DATAB
wta_B[3] => dataout.DATAB
wta_B[4] => dataout.DATAB
wta_B[5] => dataout.DATAB
wta_B[6] => dataout.DATAB
wta_B[7] => dataout.DATAB
wta_B[8] => dataout.DATAB
wta_B[9] => dataout.DATAB
wta_B[10] => dataout.DATAB
wta_B[11] => dataout.DATAB
wta_B[12] => dataout.DATAB
wta_B[13] => dataout.DATAB
wta_B[14] => dataout.DATAB
wta_B[15] => dataout.DATAB
wta_R[0] => dataout.DATAB
wta_R[1] => dataout.DATAB
wta_R[2] => dataout.DATAB
wta_R[3] => dataout.DATAB
wta_R[4] => dataout.DATAB
wta_R[5] => dataout.DATAB
wta_R[6] => dataout.DATAB
wta_R[7] => dataout.DATAB
wta_R[8] => dataout.DATAB
wta_R[9] => dataout.DATAB
wta_R[10] => dataout.DATAB
wta_R[11] => dataout.DATAB
wta_R[12] => dataout.DATAB
wta_R[13] => dataout.DATAB
wta_R[14] => dataout.DATAB
wta_R[15] => dataout.DATAB
wta_CoreID[0] => dataout.DATAB
wta_CoreID[1] => dataout.DATAB
wta_CoreID[2] => dataout.DATAB
wta_CoreID[3] => dataout.DATAB
wta_CoreID[4] => dataout.DATAB
wta_CoreID[5] => dataout.DATAB
wta_CoreID[6] => dataout.DATAB
wta_CoreID[7] => dataout.DATAB
wta_CoreID[8] => dataout.DATAB
wta_CoreID[9] => dataout.DATAB
wta_CoreID[10] => dataout.DATAB
wta_CoreID[11] => dataout.DATAB
wta_CoreID[12] => dataout.DATAB
wta_CoreID[13] => dataout.DATAB
wta_CoreID[14] => dataout.DATAB
wta_CoreID[15] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|BUS:A_bus
WTA[0] => BUS_OUT.IN0
WTA[1] => BUS_OUT.IN0
WTA[2] => BUS_OUT.IN0
WTA[3] => BUS_OUT.IN0
WTA[4] => BUS_OUT.IN0
WTA[5] => BUS_OUT.IN0
WTA[6] => BUS_OUT.IN0
WTA[7] => BUS_OUT.IN0
WTA[8] => BUS_OUT.IN0
WTA[9] => BUS_OUT.IN0
WTA[10] => BUS_OUT.IN0
WTA[11] => BUS_OUT.IN0
WTA[12] => BUS_OUT.IN0
WTA[13] => BUS_OUT.IN0
WTA[14] => BUS_OUT.IN0
WTA[15] => BUS_OUT.IN0
DR[0] => BUS_OUT.IN1
DR[1] => BUS_OUT.IN1
DR[2] => BUS_OUT.IN1
DR[3] => BUS_OUT.IN1
DR[4] => BUS_OUT.IN1
DR[5] => BUS_OUT.IN1
DR[6] => BUS_OUT.IN1
DR[7] => BUS_OUT.IN1
DR[8] => BUS_OUT.IN1
DR[9] => BUS_OUT.IN1
DR[10] => BUS_OUT.IN1
DR[11] => BUS_OUT.IN1
DR[12] => BUS_OUT.IN1
DR[13] => BUS_OUT.IN1
DR[14] => BUS_OUT.IN1
DR[15] => BUS_OUT.IN1
AC[0] => BUS_OUT.IN1
AC[1] => BUS_OUT.IN1
AC[2] => BUS_OUT.IN1
AC[3] => BUS_OUT.IN1
AC[4] => BUS_OUT.IN1
AC[5] => BUS_OUT.IN1
AC[6] => BUS_OUT.IN1
AC[7] => BUS_OUT.IN1
AC[8] => BUS_OUT.IN1
AC[9] => BUS_OUT.IN1
AC[10] => BUS_OUT.IN1
AC[11] => BUS_OUT.IN1
AC[12] => BUS_OUT.IN1
AC[13] => BUS_OUT.IN1
AC[14] => BUS_OUT.IN1
AC[15] => BUS_OUT.IN1
IRAM[0] => BUS_OUT.IN1
IRAM[1] => BUS_OUT.IN1
IRAM[2] => BUS_OUT.IN1
IRAM[3] => BUS_OUT.IN1
IRAM[4] => BUS_OUT.IN1
IRAM[5] => BUS_OUT.IN1
IRAM[6] => BUS_OUT.IN1
IRAM[7] => BUS_OUT.IN1
IRAM[8] => BUS_OUT.IN1
IRAM[9] => BUS_OUT.IN1
IRAM[10] => BUS_OUT.IN1
IRAM[11] => BUS_OUT.IN1
IRAM[12] => BUS_OUT.IN1
IRAM[13] => BUS_OUT.IN1
IRAM[14] => BUS_OUT.IN1
IRAM[15] => BUS_OUT.IN1
IRAM[16] => BUS_OUT[16].DATAIN
IRAM[17] => BUS_OUT[17].DATAIN
IRAM[18] => BUS_OUT[18].DATAIN
IRAM[19] => BUS_OUT[19].DATAIN
IRAM[20] => BUS_OUT[20].DATAIN
IRAM[21] => BUS_OUT[21].DATAIN
IRAM[22] => BUS_OUT[22].DATAIN
IRAM[23] => BUS_OUT[23].DATAIN
DRAM[0] => BUS_OUT.IN1
DRAM[1] => BUS_OUT.IN1
DRAM[2] => BUS_OUT.IN1
DRAM[3] => BUS_OUT.IN1
DRAM[4] => BUS_OUT.IN1
DRAM[5] => BUS_OUT.IN1
DRAM[6] => BUS_OUT.IN1
DRAM[7] => BUS_OUT.IN1
DRAM[8] => BUS_OUT.IN1
DRAM[9] => BUS_OUT.IN1
DRAM[10] => BUS_OUT.IN1
DRAM[11] => BUS_OUT.IN1
DRAM[12] => BUS_OUT.IN1
DRAM[13] => BUS_OUT.IN1
DRAM[14] => BUS_OUT.IN1
DRAM[15] => BUS_OUT.IN1
BUS_OUT[0] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[1] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[2] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[3] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[4] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[5] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[6] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[7] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[8] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[9] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[10] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[11] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[12] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[13] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[14] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[15] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[16] <= IRAM[16].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[17] <= IRAM[17].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[18] <= IRAM[18].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[19] <= IRAM[19].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[20] <= IRAM[20].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[21] <= IRAM[21].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[22] <= IRAM[22].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[23] <= IRAM[23].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_CoreID
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_IR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_AR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type3_16bit:reg_PC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_DR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_ac:reg_AC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
alu_write_en => always0.IN1
alu_write_en => always0.IN1
alu_write_en => always0.IN1
alu_out[0] => dataout.DATAB
alu_out[1] => dataout.DATAB
alu_out[2] => dataout.DATAB
alu_out[3] => dataout.DATAB
alu_out[4] => dataout.DATAB
alu_out[5] => dataout.DATAB
alu_out[6] => dataout.DATAB
alu_out[7] => dataout.DATAB
alu_out[8] => dataout.DATAB
alu_out[9] => dataout.DATAB
alu_out[10] => dataout.DATAB
alu_out[11] => dataout.DATAB
alu_out[12] => dataout.DATAB
alu_out[13] => dataout.DATAB
alu_out[14] => dataout.DATAB
alu_out[15] => dataout.DATAB
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_z:flag_z
clk => dataout~reg0.CLK
datain => dataout~reg0.DATAIN
dataout <= dataout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_N
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_M
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_P
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type2_16bit:reg_R1
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type3_16bit:reg_ROW
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type3_16bit:reg_COL
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type3_16bit:reg_CURR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_SUM:SUM
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type2_16bit:reg_STA
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type2_16bit:reg_STB
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type2_16bit:reg_STC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_A
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_B
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|reg_type1_16bit:reg_R
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|read_buffer_16bit:readmem
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|read_buffer_16bit:readDmem
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|read_buffer_16bit:readAC
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core3|read_buffer_16bit:readDR
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4
coreID[0] => coreID[0].IN1
coreID[1] => coreID[1].IN1
coreID[2] => coreID[2].IN1
coreID[3] => coreID[3].IN1
coreID[4] => coreID[4].IN1
coreID[5] => coreID[5].IN1
coreID[6] => coreID[6].IN1
coreID[7] => coreID[7].IN1
coreID[8] => coreID[8].IN1
coreID[9] => coreID[9].IN1
coreID[10] => coreID[10].IN1
coreID[11] => coreID[11].IN1
coreID[12] => coreID[12].IN1
coreID[13] => coreID[13].IN1
coreID[14] => coreID[14].IN1
coreID[15] => coreID[15].IN1
clock_en => clock_en.IN1
clk2 => clk2.IN2
controlRST => controlRST.IN1
bus_out[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[0] <= ctrlsig[0].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[1] <= ctrlsig[1].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[2] <= ctrlsig[2].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[3] <= ctrlsig[3].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[4] <= ctrlsig[4].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[5] <= ctrlsig[5].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[6] <= ctrlsig[6].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[7] <= ctrlsig[7].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[8] <= ctrlsig[8].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[9] <= ctrlsig[9].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[10] <= ctrlsig[10].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[11] <= ctrlsig[11].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[12] <= ctrlsig[12].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[13] <= ctrlsig[13].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[14] <= ctrlsig[14].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[15] <= control:CU.ctrlsig
ctrlsig_out[16] <= ctrlsig[16].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[17] <= ctrlsig[17].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[18] <= ctrlsig[18].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[19] <= ctrlsig[19].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[20] <= ctrlsig[20].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[21] <= ctrlsig[21].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[22] <= ctrlsig[22].DB_MAX_OUTPUT_PORT_TYPE
ctrlsig_out[23] <= control:CU.ctrlsig
ctrlsig_out[24] <= control:CU.ctrlsig
endp <= control:CU.end_process
Zout <= z_out.DB_MAX_OUTPUT_PORT_TYPE
PCout1[0] <= reg_type3_16bit:reg_PC.dataout
PCout1[1] <= reg_type3_16bit:reg_PC.dataout
PCout1[2] <= reg_type3_16bit:reg_PC.dataout
PCout1[3] <= reg_type3_16bit:reg_PC.dataout
PCout1[4] <= reg_type3_16bit:reg_PC.dataout
PCout1[5] <= reg_type3_16bit:reg_PC.dataout
PCout1[6] <= reg_type3_16bit:reg_PC.dataout
PCout1[7] <= reg_type3_16bit:reg_PC.dataout
PCout1[8] <= reg_type3_16bit:reg_PC.dataout
PCout1[9] <= reg_type3_16bit:reg_PC.dataout
PCout1[10] <= reg_type3_16bit:reg_PC.dataout
PCout1[11] <= reg_type3_16bit:reg_PC.dataout
PCout1[12] <= reg_type3_16bit:reg_PC.dataout
PCout1[13] <= reg_type3_16bit:reg_PC.dataout
PCout1[14] <= reg_type3_16bit:reg_PC.dataout
PCout1[15] <= reg_type3_16bit:reg_PC.dataout
memout1[0] => memout[0].IN1
memout1[1] => memout[1].IN1
memout1[2] => memout[2].IN1
memout1[3] => memout[3].IN1
memout1[4] => memout[4].IN1
memout1[5] => memout[5].IN1
memout1[6] => memout[6].IN1
memout1[7] => memout[7].IN1
memout1[8] => memout[8].IN1
memout1[9] => memout[9].IN1
memout1[10] => memout[10].IN1
memout1[11] => memout[11].IN1
memout1[12] => memout[12].IN1
memout1[13] => memout[13].IN1
memout1[14] => memout[14].IN1
memout1[15] => memout[15].IN1
memout1[16] => memout[16].IN1
memout1[17] => memout[17].IN1
memout1[18] => memout[18].IN1
memout1[19] => memout[19].IN1
memout1[20] => memout[20].IN1
memout1[21] => memout[21].IN1
memout1[22] => memout[22].IN1
memout1[23] => memout[23].IN1
memout1[24] => ~NO_FANOUT~
ARout1[0] <= reg_type1_16bit:reg_AR.dataout
ARout1[1] <= reg_type1_16bit:reg_AR.dataout
ARout1[2] <= reg_type1_16bit:reg_AR.dataout
ARout1[3] <= reg_type1_16bit:reg_AR.dataout
ARout1[4] <= reg_type1_16bit:reg_AR.dataout
ARout1[5] <= reg_type1_16bit:reg_AR.dataout
ARout1[6] <= reg_type1_16bit:reg_AR.dataout
ARout1[7] <= reg_type1_16bit:reg_AR.dataout
ARout1[8] <= reg_type1_16bit:reg_AR.dataout
ARout1[9] <= reg_type1_16bit:reg_AR.dataout
ARout1[10] <= reg_type1_16bit:reg_AR.dataout
ARout1[11] <= reg_type1_16bit:reg_AR.dataout
ARout1[12] <= reg_type1_16bit:reg_AR.dataout
ARout1[13] <= reg_type1_16bit:reg_AR.dataout
ARout1[14] <= reg_type1_16bit:reg_AR.dataout
ARout1[15] <= reg_type1_16bit:reg_AR.dataout
Dmemout1[0] => Dmemout[0].IN1
Dmemout1[1] => Dmemout[1].IN1
Dmemout1[2] => Dmemout[2].IN1
Dmemout1[3] => Dmemout[3].IN1
Dmemout1[4] => Dmemout[4].IN1
Dmemout1[5] => Dmemout[5].IN1
Dmemout1[6] => Dmemout[6].IN1
Dmemout1[7] => Dmemout[7].IN1
Dmemout1[8] => Dmemout[8].IN1
Dmemout1[9] => Dmemout[9].IN1
Dmemout1[10] => Dmemout[10].IN1
Dmemout1[11] => Dmemout[11].IN1
Dmemout1[12] => Dmemout[12].IN1
Dmemout1[13] => Dmemout[13].IN1
Dmemout1[14] => Dmemout[14].IN1
Dmemout1[15] => Dmemout[15].IN1
DRout1[0] <= DRout[0].DB_MAX_OUTPUT_PORT_TYPE
DRout1[1] <= DRout[1].DB_MAX_OUTPUT_PORT_TYPE
DRout1[2] <= DRout[2].DB_MAX_OUTPUT_PORT_TYPE
DRout1[3] <= DRout[3].DB_MAX_OUTPUT_PORT_TYPE
DRout1[4] <= DRout[4].DB_MAX_OUTPUT_PORT_TYPE
DRout1[5] <= DRout[5].DB_MAX_OUTPUT_PORT_TYPE
DRout1[6] <= DRout[6].DB_MAX_OUTPUT_PORT_TYPE
DRout1[7] <= DRout[7].DB_MAX_OUTPUT_PORT_TYPE
DRout1[8] <= DRout[8].DB_MAX_OUTPUT_PORT_TYPE
DRout1[9] <= DRout[9].DB_MAX_OUTPUT_PORT_TYPE
DRout1[10] <= DRout[10].DB_MAX_OUTPUT_PORT_TYPE
DRout1[11] <= DRout[11].DB_MAX_OUTPUT_PORT_TYPE
DRout1[12] <= DRout[12].DB_MAX_OUTPUT_PORT_TYPE
DRout1[13] <= DRout[13].DB_MAX_OUTPUT_PORT_TYPE
DRout1[14] <= DRout[14].DB_MAX_OUTPUT_PORT_TYPE
DRout1[15] <= DRout[15].DB_MAX_OUTPUT_PORT_TYPE
Rout1[0] <= Rout[0].DB_MAX_OUTPUT_PORT_TYPE
Rout1[1] <= Rout[1].DB_MAX_OUTPUT_PORT_TYPE
Rout1[2] <= Rout[2].DB_MAX_OUTPUT_PORT_TYPE
Rout1[3] <= Rout[3].DB_MAX_OUTPUT_PORT_TYPE
Rout1[4] <= Rout[4].DB_MAX_OUTPUT_PORT_TYPE
Rout1[5] <= Rout[5].DB_MAX_OUTPUT_PORT_TYPE
Rout1[6] <= Rout[6].DB_MAX_OUTPUT_PORT_TYPE
Rout1[7] <= Rout[7].DB_MAX_OUTPUT_PORT_TYPE
Rout1[8] <= Rout[8].DB_MAX_OUTPUT_PORT_TYPE
Rout1[9] <= Rout[9].DB_MAX_OUTPUT_PORT_TYPE
Rout1[10] <= Rout[10].DB_MAX_OUTPUT_PORT_TYPE
Rout1[11] <= Rout[11].DB_MAX_OUTPUT_PORT_TYPE
Rout1[12] <= Rout[12].DB_MAX_OUTPUT_PORT_TYPE
Rout1[13] <= Rout[13].DB_MAX_OUTPUT_PORT_TYPE
Rout1[14] <= Rout[14].DB_MAX_OUTPUT_PORT_TYPE
Rout1[15] <= Rout[15].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|scaledclock:clock
inclk => count[0].CLK
inclk => count[1].CLK
inclk => count[2].CLK
inclk => count[3].CLK
inclk => count[4].CLK
inclk => count[5].CLK
inclk => count[6].CLK
inclk => count[7].CLK
inclk => count[8].CLK
inclk => count[9].CLK
inclk => count[10].CLK
inclk => count[11].CLK
inclk => count[12].CLK
inclk => count[13].CLK
inclk => count[14].CLK
inclk => count[15].CLK
inclk => count[16].CLK
inclk => count[17].CLK
inclk => count[18].CLK
inclk => count[19].CLK
inclk => count[20].CLK
inclk => count[21].CLK
inclk => count[22].CLK
inclk => count[23].CLK
inclk => count[24].CLK
inclk => count[25].CLK
inclk => count[26].CLK
inclk => count[27].CLK
inclk => clk~reg0.CLK
ena => clk.OUTPUTSELECT
ena => count[1].ENA
ena => count[0].ENA
ena => count[2].ENA
ena => count[3].ENA
ena => count[4].ENA
ena => count[5].ENA
ena => count[6].ENA
ena => count[7].ENA
ena => count[8].ENA
ena => count[9].ENA
ena => count[10].ENA
ena => count[11].ENA
ena => count[12].ENA
ena => count[13].ENA
ena => count[14].ENA
ena => count[15].ENA
ena => count[16].ENA
ena => count[17].ENA
ena => count[18].ENA
ena => count[19].ENA
ena => count[20].ENA
ena => count[21].ENA
ena => count[22].ENA
ena => count[23].ENA
ena => count[24].ENA
ena => count[25].ENA
ena => count[26].ENA
ena => count[27].ENA
clk <= clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|control:CU
clk => end_process~reg0.CLK
clk => present~1.DATAIN
z => always2.IN1
z => always2.IN1
instruction_opcode[0] => Equal0.IN0
instruction_opcode[0] => Equal1.IN5
instruction_opcode[0] => Equal2.IN1
instruction_opcode[0] => Equal3.IN5
instruction_opcode[0] => Equal4.IN1
instruction_opcode[0] => Equal5.IN5
instruction_opcode[0] => Equal6.IN2
instruction_opcode[0] => Equal7.IN5
instruction_opcode[0] => Equal8.IN1
instruction_opcode[0] => Equal9.IN5
instruction_opcode[0] => Equal10.IN2
instruction_opcode[0] => Equal11.IN2
instruction_opcode[0] => Equal12.IN5
instruction_opcode[0] => Equal13.IN3
instruction_opcode[0] => Equal14.IN5
instruction_opcode[0] => Equal15.IN1
instruction_opcode[0] => Equal16.IN5
instruction_opcode[0] => Equal17.IN2
instruction_opcode[0] => Equal18.IN5
instruction_opcode[1] => Equal0.IN5
instruction_opcode[1] => Equal1.IN0
instruction_opcode[1] => Equal2.IN0
instruction_opcode[1] => Equal3.IN4
instruction_opcode[1] => Equal4.IN5
instruction_opcode[1] => Equal5.IN1
instruction_opcode[1] => Equal6.IN1
instruction_opcode[1] => Equal7.IN4
instruction_opcode[1] => Equal8.IN5
instruction_opcode[1] => Equal9.IN1
instruction_opcode[1] => Equal10.IN1
instruction_opcode[1] => Equal11.IN5
instruction_opcode[1] => Equal12.IN2
instruction_opcode[1] => Equal13.IN2
instruction_opcode[1] => Equal14.IN4
instruction_opcode[1] => Equal15.IN5
instruction_opcode[1] => Equal16.IN1
instruction_opcode[1] => Equal17.IN1
instruction_opcode[1] => Equal18.IN4
instruction_opcode[2] => Equal0.IN4
instruction_opcode[2] => Equal1.IN4
instruction_opcode[2] => Equal2.IN5
instruction_opcode[2] => Equal3.IN0
instruction_opcode[2] => Equal4.IN0
instruction_opcode[2] => Equal5.IN0
instruction_opcode[2] => Equal6.IN0
instruction_opcode[2] => Equal7.IN3
instruction_opcode[2] => Equal8.IN4
instruction_opcode[2] => Equal9.IN4
instruction_opcode[2] => Equal10.IN5
instruction_opcode[2] => Equal11.IN1
instruction_opcode[2] => Equal12.IN1
instruction_opcode[2] => Equal13.IN1
instruction_opcode[2] => Equal14.IN3
instruction_opcode[2] => Equal15.IN4
instruction_opcode[2] => Equal16.IN4
instruction_opcode[2] => Equal17.IN5
instruction_opcode[2] => Equal18.IN1
instruction_opcode[3] => Equal0.IN3
instruction_opcode[3] => Equal1.IN3
instruction_opcode[3] => Equal2.IN4
instruction_opcode[3] => Equal3.IN3
instruction_opcode[3] => Equal4.IN4
instruction_opcode[3] => Equal5.IN4
instruction_opcode[3] => Equal6.IN5
instruction_opcode[3] => Equal7.IN0
instruction_opcode[3] => Equal8.IN0
instruction_opcode[3] => Equal9.IN0
instruction_opcode[3] => Equal10.IN0
instruction_opcode[3] => Equal11.IN0
instruction_opcode[3] => Equal12.IN0
instruction_opcode[3] => Equal13.IN0
instruction_opcode[3] => Equal14.IN2
instruction_opcode[3] => Equal15.IN3
instruction_opcode[3] => Equal16.IN3
instruction_opcode[3] => Equal17.IN4
instruction_opcode[3] => Equal18.IN3
instruction_opcode[4] => Equal0.IN2
instruction_opcode[4] => Equal1.IN2
instruction_opcode[4] => Equal2.IN3
instruction_opcode[4] => Equal3.IN2
instruction_opcode[4] => Equal4.IN3
instruction_opcode[4] => Equal5.IN3
instruction_opcode[4] => Equal6.IN4
instruction_opcode[4] => Equal7.IN2
instruction_opcode[4] => Equal8.IN3
instruction_opcode[4] => Equal9.IN3
instruction_opcode[4] => Equal10.IN4
instruction_opcode[4] => Equal11.IN4
instruction_opcode[4] => Equal12.IN4
instruction_opcode[4] => Equal13.IN5
instruction_opcode[4] => Equal14.IN0
instruction_opcode[4] => Equal15.IN0
instruction_opcode[4] => Equal16.IN0
instruction_opcode[4] => Equal17.IN0
instruction_opcode[4] => Equal18.IN0
instruction_opcode[5] => Equal0.IN1
instruction_opcode[5] => Equal1.IN1
instruction_opcode[5] => Equal2.IN2
instruction_opcode[5] => Equal3.IN1
instruction_opcode[5] => Equal4.IN2
instruction_opcode[5] => Equal5.IN2
instruction_opcode[5] => Equal6.IN3
instruction_opcode[5] => Equal7.IN1
instruction_opcode[5] => Equal8.IN2
instruction_opcode[5] => Equal9.IN2
instruction_opcode[5] => Equal10.IN3
instruction_opcode[5] => Equal11.IN3
instruction_opcode[5] => Equal12.IN3
instruction_opcode[5] => Equal13.IN4
instruction_opcode[5] => Equal14.IN1
instruction_opcode[5] => Equal15.IN2
instruction_opcode[5] => Equal16.IN2
instruction_opcode[5] => Equal17.IN3
instruction_opcode[5] => Equal18.IN2
rst => present~3.DATAIN
NoC[0] => Equal19.IN0
NoC[0] => Equal20.IN15
NoC[0] => Equal21.IN1
NoC[1] => Equal19.IN15
NoC[1] => Equal20.IN0
NoC[1] => Equal21.IN0
NoC[2] => Equal19.IN14
NoC[2] => Equal20.IN14
NoC[2] => Equal21.IN15
NoC[3] => Equal19.IN13
NoC[3] => Equal20.IN13
NoC[3] => Equal21.IN14
NoC[4] => Equal19.IN12
NoC[4] => Equal20.IN12
NoC[4] => Equal21.IN13
NoC[5] => Equal19.IN11
NoC[5] => Equal20.IN11
NoC[5] => Equal21.IN12
NoC[6] => Equal19.IN10
NoC[6] => Equal20.IN10
NoC[6] => Equal21.IN11
NoC[7] => Equal19.IN9
NoC[7] => Equal20.IN9
NoC[7] => Equal21.IN10
NoC[8] => Equal19.IN8
NoC[8] => Equal20.IN8
NoC[8] => Equal21.IN9
NoC[9] => Equal19.IN7
NoC[9] => Equal20.IN7
NoC[9] => Equal21.IN8
NoC[10] => Equal19.IN6
NoC[10] => Equal20.IN6
NoC[10] => Equal21.IN7
NoC[11] => Equal19.IN5
NoC[11] => Equal20.IN5
NoC[11] => Equal21.IN6
NoC[12] => Equal19.IN4
NoC[12] => Equal20.IN4
NoC[12] => Equal21.IN5
NoC[13] => Equal19.IN3
NoC[13] => Equal20.IN3
NoC[13] => Equal21.IN4
NoC[14] => Equal19.IN2
NoC[14] => Equal20.IN2
NoC[14] => Equal21.IN3
NoC[15] => Equal19.IN1
NoC[15] => Equal20.IN1
NoC[15] => Equal21.IN2
ctrlsig[0] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[1] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[2] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[3] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[4] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[5] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[6] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[7] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[8] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[12] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[13] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[14] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[15] <= ctrlsig.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[16] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[17] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[18] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[19] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[22] <= always2.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ctrlsig[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|alu:ALU
clk => z~reg0.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
in1[0] => Add0.IN16
in1[0] => alu_out.IN0
in1[0] => Mult0.IN15
in1[0] => Div0.IN15
in1[0] => Mod0.IN15
in1[0] => Add1.IN32
in1[0] => Mux14.IN6
in1[1] => Add0.IN15
in1[1] => alu_out.IN0
in1[1] => Mult0.IN14
in1[1] => Div0.IN14
in1[1] => Mod0.IN14
in1[1] => Add1.IN31
in1[1] => Mux13.IN6
in1[2] => Add0.IN14
in1[2] => alu_out.IN0
in1[2] => Mult0.IN13
in1[2] => Div0.IN13
in1[2] => Mod0.IN13
in1[2] => Add1.IN30
in1[2] => Mux12.IN6
in1[3] => Add0.IN13
in1[3] => alu_out.IN0
in1[3] => Mult0.IN12
in1[3] => Div0.IN12
in1[3] => Mod0.IN12
in1[3] => Add1.IN29
in1[3] => Mux11.IN6
in1[4] => Add0.IN12
in1[4] => alu_out.IN0
in1[4] => Mult0.IN11
in1[4] => Div0.IN11
in1[4] => Mod0.IN11
in1[4] => Add1.IN28
in1[4] => Mux10.IN6
in1[5] => Add0.IN11
in1[5] => alu_out.IN0
in1[5] => Mult0.IN10
in1[5] => Div0.IN10
in1[5] => Mod0.IN10
in1[5] => Add1.IN27
in1[5] => Mux9.IN6
in1[6] => Add0.IN10
in1[6] => alu_out.IN0
in1[6] => Mult0.IN9
in1[6] => Div0.IN9
in1[6] => Mod0.IN9
in1[6] => Add1.IN26
in1[6] => Mux8.IN6
in1[7] => Add0.IN9
in1[7] => alu_out.IN0
in1[7] => Mult0.IN8
in1[7] => Div0.IN8
in1[7] => Mod0.IN8
in1[7] => Add1.IN25
in1[7] => Mux7.IN6
in1[8] => Add0.IN8
in1[8] => alu_out.IN0
in1[8] => Mult0.IN7
in1[8] => Div0.IN7
in1[8] => Mod0.IN7
in1[8] => Add1.IN24
in1[8] => Mux6.IN6
in1[9] => Add0.IN7
in1[9] => alu_out.IN0
in1[9] => Mult0.IN6
in1[9] => Div0.IN6
in1[9] => Mod0.IN6
in1[9] => Add1.IN23
in1[9] => Mux5.IN6
in1[10] => Add0.IN6
in1[10] => alu_out.IN0
in1[10] => Mult0.IN5
in1[10] => Div0.IN5
in1[10] => Mod0.IN5
in1[10] => Add1.IN22
in1[10] => Mux4.IN6
in1[11] => Add0.IN5
in1[11] => alu_out.IN0
in1[11] => Mult0.IN4
in1[11] => Div0.IN4
in1[11] => Mod0.IN4
in1[11] => Add1.IN21
in1[11] => Mux3.IN6
in1[12] => Add0.IN4
in1[12] => alu_out.IN0
in1[12] => Mult0.IN3
in1[12] => Div0.IN3
in1[12] => Mod0.IN3
in1[12] => Add1.IN20
in1[12] => Mux2.IN6
in1[13] => Add0.IN3
in1[13] => alu_out.IN0
in1[13] => Mult0.IN2
in1[13] => Div0.IN2
in1[13] => Mod0.IN2
in1[13] => Add1.IN19
in1[13] => Mux1.IN6
in1[14] => Add0.IN2
in1[14] => alu_out.IN0
in1[14] => Mult0.IN1
in1[14] => Div0.IN1
in1[14] => Mod0.IN1
in1[14] => Add1.IN18
in1[14] => Mux0.IN6
in1[15] => Add0.IN1
in1[15] => alu_out.IN0
in1[15] => Mult0.IN0
in1[15] => Div0.IN0
in1[15] => Mod0.IN0
in1[15] => Add1.IN17
in2[0] => Add0.IN32
in2[0] => alu_out.IN1
in2[0] => Mult0.IN31
in2[0] => Div0.IN31
in2[0] => Mod0.IN31
in2[0] => Add1.IN16
in2[1] => Add0.IN31
in2[1] => alu_out.IN1
in2[1] => Mult0.IN30
in2[1] => Div0.IN30
in2[1] => Mod0.IN30
in2[1] => Add1.IN15
in2[2] => Add0.IN30
in2[2] => alu_out.IN1
in2[2] => Mult0.IN29
in2[2] => Div0.IN29
in2[2] => Mod0.IN29
in2[2] => Add1.IN14
in2[3] => Add0.IN29
in2[3] => alu_out.IN1
in2[3] => Mult0.IN28
in2[3] => Div0.IN28
in2[3] => Mod0.IN28
in2[3] => Add1.IN13
in2[4] => Add0.IN28
in2[4] => alu_out.IN1
in2[4] => Mult0.IN27
in2[4] => Div0.IN27
in2[4] => Mod0.IN27
in2[4] => Add1.IN12
in2[5] => Add0.IN27
in2[5] => alu_out.IN1
in2[5] => Mult0.IN26
in2[5] => Div0.IN26
in2[5] => Mod0.IN26
in2[5] => Add1.IN11
in2[6] => Add0.IN26
in2[6] => alu_out.IN1
in2[6] => Mult0.IN25
in2[6] => Div0.IN25
in2[6] => Mod0.IN25
in2[6] => Add1.IN10
in2[7] => Add0.IN25
in2[7] => alu_out.IN1
in2[7] => Mult0.IN24
in2[7] => Div0.IN24
in2[7] => Mod0.IN24
in2[7] => Add1.IN9
in2[8] => Add0.IN24
in2[8] => alu_out.IN1
in2[8] => Mult0.IN23
in2[8] => Div0.IN23
in2[8] => Mod0.IN23
in2[8] => Add1.IN8
in2[9] => Add0.IN23
in2[9] => alu_out.IN1
in2[9] => Mult0.IN22
in2[9] => Div0.IN22
in2[9] => Mod0.IN22
in2[9] => Add1.IN7
in2[10] => Add0.IN22
in2[10] => alu_out.IN1
in2[10] => Mult0.IN21
in2[10] => Div0.IN21
in2[10] => Mod0.IN21
in2[10] => Add1.IN6
in2[11] => Add0.IN21
in2[11] => alu_out.IN1
in2[11] => Mult0.IN20
in2[11] => Div0.IN20
in2[11] => Mod0.IN20
in2[11] => Add1.IN5
in2[12] => Add0.IN20
in2[12] => alu_out.IN1
in2[12] => Mult0.IN19
in2[12] => Div0.IN19
in2[12] => Mod0.IN19
in2[12] => Add1.IN4
in2[13] => Add0.IN19
in2[13] => alu_out.IN1
in2[13] => Mult0.IN18
in2[13] => Div0.IN18
in2[13] => Mod0.IN18
in2[13] => Add1.IN3
in2[14] => Add0.IN18
in2[14] => alu_out.IN1
in2[14] => Mult0.IN17
in2[14] => Div0.IN17
in2[14] => Mod0.IN17
in2[14] => Add1.IN2
in2[15] => Add0.IN17
in2[15] => alu_out.IN1
in2[15] => Mult0.IN16
in2[15] => Div0.IN16
in2[15] => Mod0.IN16
in2[15] => Add1.IN1
alu_op[0] => Mux0.IN9
alu_op[0] => Mux1.IN9
alu_op[0] => Mux2.IN9
alu_op[0] => Mux3.IN9
alu_op[0] => Mux4.IN9
alu_op[0] => Mux5.IN9
alu_op[0] => Mux6.IN9
alu_op[0] => Mux7.IN9
alu_op[0] => Mux8.IN9
alu_op[0] => Mux9.IN9
alu_op[0] => Mux10.IN9
alu_op[0] => Mux11.IN9
alu_op[0] => Mux12.IN9
alu_op[0] => Mux13.IN9
alu_op[0] => Mux14.IN9
alu_op[0] => Mux15.IN9
alu_op[1] => Mux0.IN8
alu_op[1] => Mux1.IN8
alu_op[1] => Mux2.IN8
alu_op[1] => Mux3.IN8
alu_op[1] => Mux4.IN8
alu_op[1] => Mux5.IN8
alu_op[1] => Mux6.IN8
alu_op[1] => Mux7.IN8
alu_op[1] => Mux8.IN8
alu_op[1] => Mux9.IN8
alu_op[1] => Mux10.IN8
alu_op[1] => Mux11.IN8
alu_op[1] => Mux12.IN8
alu_op[1] => Mux13.IN8
alu_op[1] => Mux14.IN8
alu_op[1] => Mux15.IN8
alu_op[2] => Mux0.IN7
alu_op[2] => Mux1.IN7
alu_op[2] => Mux2.IN7
alu_op[2] => Mux3.IN7
alu_op[2] => Mux4.IN7
alu_op[2] => Mux5.IN7
alu_op[2] => Mux6.IN7
alu_op[2] => Mux7.IN7
alu_op[2] => Mux8.IN7
alu_op[2] => Mux9.IN7
alu_op[2] => Mux10.IN7
alu_op[2] => Mux11.IN7
alu_op[2] => Mux12.IN7
alu_op[2] => Mux13.IN7
alu_op[2] => Mux14.IN7
alu_op[2] => Mux15.IN7
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z <= z~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|INC_Decoder:inc
INC_sel[0] => decoder_out.DATAB
INC_sel[1] => decoder_out.DATAB
INC_sel[2] => decoder_out.DATAB
INC_sel[3] => decoder_out.DATAB
INC_sel[4] => decoder_out.DATAB
INC_sel[5] => decoder_out.DATAB
INC_sel[6] => decoder_out.DATAB
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
INC_en => decoder_out.OUTPUTSELECT
inc_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STA <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STB <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_STC <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
inc_R1 <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|RST_Decoder:rst
RST_sel[0] => decoder_out.DATAB
RST_sel[1] => decoder_out.DATAB
RST_sel[2] => decoder_out.DATAB
RST_sel[3] => decoder_out.DATAB
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
RST_en => decoder_out.OUTPUTSELECT
rst_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
rst_SUM <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|WTR_Decoder:wrt
WTR_sel[0] => Equal0.IN0
WTR_sel[0] => Equal1.IN7
WTR_sel[0] => Equal2.IN1
WTR_sel[0] => Equal3.IN7
WTR_sel[0] => Equal4.IN1
WTR_sel[0] => Equal5.IN7
WTR_sel[0] => Equal6.IN2
WTR_sel[0] => Equal7.IN7
WTR_sel[0] => Equal8.IN1
WTR_sel[0] => Equal9.IN7
WTR_sel[0] => Equal10.IN2
WTR_sel[0] => Equal11.IN7
WTR_sel[0] => Equal12.IN2
WTR_sel[0] => Equal13.IN7
WTR_sel[0] => Equal14.IN3
WTR_sel[1] => Equal0.IN7
WTR_sel[1] => Equal1.IN0
WTR_sel[1] => Equal2.IN0
WTR_sel[1] => Equal3.IN6
WTR_sel[1] => Equal4.IN7
WTR_sel[1] => Equal5.IN1
WTR_sel[1] => Equal6.IN1
WTR_sel[1] => Equal7.IN6
WTR_sel[1] => Equal8.IN7
WTR_sel[1] => Equal9.IN1
WTR_sel[1] => Equal10.IN1
WTR_sel[1] => Equal11.IN6
WTR_sel[1] => Equal12.IN7
WTR_sel[1] => Equal13.IN2
WTR_sel[1] => Equal14.IN2
WTR_sel[2] => Equal0.IN6
WTR_sel[2] => Equal1.IN6
WTR_sel[2] => Equal2.IN7
WTR_sel[2] => Equal3.IN0
WTR_sel[2] => Equal4.IN0
WTR_sel[2] => Equal5.IN0
WTR_sel[2] => Equal6.IN0
WTR_sel[2] => Equal7.IN5
WTR_sel[2] => Equal8.IN6
WTR_sel[2] => Equal9.IN6
WTR_sel[2] => Equal10.IN7
WTR_sel[2] => Equal11.IN1
WTR_sel[2] => Equal12.IN1
WTR_sel[2] => Equal13.IN1
WTR_sel[2] => Equal14.IN1
WTR_sel[3] => Equal0.IN5
WTR_sel[3] => Equal1.IN5
WTR_sel[3] => Equal2.IN6
WTR_sel[3] => Equal3.IN5
WTR_sel[3] => Equal4.IN6
WTR_sel[3] => Equal5.IN6
WTR_sel[3] => Equal6.IN7
WTR_sel[3] => Equal7.IN0
WTR_sel[3] => Equal8.IN0
WTR_sel[3] => Equal9.IN0
WTR_sel[3] => Equal10.IN0
WTR_sel[3] => Equal11.IN0
WTR_sel[3] => Equal12.IN0
WTR_sel[3] => Equal13.IN0
WTR_sel[3] => Equal14.IN0
WTR_sel[4] => Equal0.IN4
WTR_sel[4] => Equal1.IN4
WTR_sel[4] => Equal2.IN5
WTR_sel[4] => Equal3.IN4
WTR_sel[4] => Equal4.IN5
WTR_sel[4] => Equal5.IN5
WTR_sel[4] => Equal6.IN6
WTR_sel[4] => Equal7.IN4
WTR_sel[4] => Equal8.IN5
WTR_sel[4] => Equal9.IN5
WTR_sel[4] => Equal10.IN6
WTR_sel[4] => Equal11.IN5
WTR_sel[4] => Equal12.IN6
WTR_sel[4] => Equal13.IN6
WTR_sel[4] => Equal14.IN7
WTR_sel[5] => Equal0.IN3
WTR_sel[5] => Equal1.IN3
WTR_sel[5] => Equal2.IN4
WTR_sel[5] => Equal3.IN3
WTR_sel[5] => Equal4.IN4
WTR_sel[5] => Equal5.IN4
WTR_sel[5] => Equal6.IN5
WTR_sel[5] => Equal7.IN3
WTR_sel[5] => Equal8.IN4
WTR_sel[5] => Equal9.IN4
WTR_sel[5] => Equal10.IN5
WTR_sel[5] => Equal11.IN4
WTR_sel[5] => Equal12.IN5
WTR_sel[5] => Equal13.IN5
WTR_sel[5] => Equal14.IN6
WTR_sel[6] => Equal0.IN2
WTR_sel[6] => Equal1.IN2
WTR_sel[6] => Equal2.IN3
WTR_sel[6] => Equal3.IN2
WTR_sel[6] => Equal4.IN3
WTR_sel[6] => Equal5.IN3
WTR_sel[6] => Equal6.IN4
WTR_sel[6] => Equal7.IN2
WTR_sel[6] => Equal8.IN3
WTR_sel[6] => Equal9.IN3
WTR_sel[6] => Equal10.IN4
WTR_sel[6] => Equal11.IN3
WTR_sel[6] => Equal12.IN4
WTR_sel[6] => Equal13.IN4
WTR_sel[6] => Equal14.IN5
WTR_sel[7] => Equal0.IN1
WTR_sel[7] => Equal1.IN1
WTR_sel[7] => Equal2.IN2
WTR_sel[7] => Equal3.IN1
WTR_sel[7] => Equal4.IN2
WTR_sel[7] => Equal5.IN2
WTR_sel[7] => Equal6.IN3
WTR_sel[7] => Equal7.IN1
WTR_sel[7] => Equal8.IN2
WTR_sel[7] => Equal9.IN2
WTR_sel[7] => Equal10.IN3
WTR_sel[7] => Equal11.IN2
WTR_sel[7] => Equal12.IN3
WTR_sel[7] => Equal13.IN3
WTR_sel[7] => Equal14.IN4
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
WTR_en => decoder_out.IN1
wtr_N <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_M <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_P <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_ROW <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_COL <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_CURR <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_SUM <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_R <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STA <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STB <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_STC <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_A <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_B <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_R1 <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE
wtr_CoreID <= decoder_out.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|OPR_demux:demux1
operand[0] => WTR_operand.DATAB
operand[0] => INC_operand.DATAB
operand[0] => RESET_operand.DATAB
operand[0] => WTA_operand.DATAB
operand[1] => WTR_operand.DATAB
operand[1] => INC_operand.DATAB
operand[1] => RESET_operand.DATAB
operand[1] => WTA_operand.DATAB
operand[2] => WTR_operand.DATAB
operand[2] => INC_operand.DATAB
operand[2] => RESET_operand.DATAB
operand[2] => WTA_operand.DATAB
operand[3] => WTR_operand.DATAB
operand[3] => INC_operand.DATAB
operand[3] => RESET_operand.DATAB
operand[3] => WTA_operand.DATAB
operand[4] => WTR_operand.DATAB
operand[4] => INC_operand.DATAB
operand[4] => RESET_operand.DATAB
operand[4] => WTA_operand.DATAB
operand[5] => WTR_operand.DATAB
operand[5] => INC_operand.DATAB
operand[5] => RESET_operand.DATAB
operand[5] => WTA_operand.DATAB
operand[6] => WTR_operand.DATAB
operand[6] => INC_operand.DATAB
operand[6] => RESET_operand.DATAB
operand[6] => WTA_operand.DATAB
operand[7] => WTR_operand.DATAB
operand[7] => INC_operand.DATAB
operand[7] => RESET_operand.DATAB
operand[7] => WTA_operand.DATAB
OPR_sel[0] => Decoder0.IN2
OPR_sel[1] => Decoder0.IN1
OPR_sel[2] => Decoder0.IN0
WTR_operand[0] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[1] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[2] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[3] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[4] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[5] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[6] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
WTR_operand[7] <= WTR_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[0] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[1] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[2] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[3] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[4] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[5] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[6] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
INC_operand[7] <= INC_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[0] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[1] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[2] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[3] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[4] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[5] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[6] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
RESET_operand[7] <= RESET_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[0] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[1] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[2] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[3] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[4] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[5] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[6] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE
WTA_operand[7] <= WTA_operand.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|WTA_mux:mux1
WTA_sel[0] => Equal0.IN0
WTA_sel[0] => Equal1.IN7
WTA_sel[0] => Equal2.IN1
WTA_sel[0] => Equal3.IN7
WTA_sel[0] => Equal4.IN1
WTA_sel[0] => Equal5.IN7
WTA_sel[0] => Equal6.IN2
WTA_sel[0] => Equal7.IN7
WTA_sel[0] => Equal8.IN1
WTA_sel[0] => Equal9.IN7
WTA_sel[0] => Equal10.IN2
WTA_sel[0] => Equal11.IN7
WTA_sel[0] => Equal12.IN2
WTA_sel[0] => Equal13.IN7
WTA_sel[0] => Equal14.IN3
WTA_sel[1] => Equal0.IN7
WTA_sel[1] => Equal1.IN0
WTA_sel[1] => Equal2.IN0
WTA_sel[1] => Equal3.IN6
WTA_sel[1] => Equal4.IN7
WTA_sel[1] => Equal5.IN1
WTA_sel[1] => Equal6.IN1
WTA_sel[1] => Equal7.IN6
WTA_sel[1] => Equal8.IN7
WTA_sel[1] => Equal9.IN1
WTA_sel[1] => Equal10.IN1
WTA_sel[1] => Equal11.IN6
WTA_sel[1] => Equal12.IN7
WTA_sel[1] => Equal13.IN2
WTA_sel[1] => Equal14.IN2
WTA_sel[2] => Equal0.IN6
WTA_sel[2] => Equal1.IN6
WTA_sel[2] => Equal2.IN7
WTA_sel[2] => Equal3.IN0
WTA_sel[2] => Equal4.IN0
WTA_sel[2] => Equal5.IN0
WTA_sel[2] => Equal6.IN0
WTA_sel[2] => Equal7.IN5
WTA_sel[2] => Equal8.IN6
WTA_sel[2] => Equal9.IN6
WTA_sel[2] => Equal10.IN7
WTA_sel[2] => Equal11.IN1
WTA_sel[2] => Equal12.IN1
WTA_sel[2] => Equal13.IN1
WTA_sel[2] => Equal14.IN1
WTA_sel[3] => Equal0.IN5
WTA_sel[3] => Equal1.IN5
WTA_sel[3] => Equal2.IN6
WTA_sel[3] => Equal3.IN5
WTA_sel[3] => Equal4.IN6
WTA_sel[3] => Equal5.IN6
WTA_sel[3] => Equal6.IN7
WTA_sel[3] => Equal7.IN0
WTA_sel[3] => Equal8.IN0
WTA_sel[3] => Equal9.IN0
WTA_sel[3] => Equal10.IN0
WTA_sel[3] => Equal11.IN0
WTA_sel[3] => Equal12.IN0
WTA_sel[3] => Equal13.IN0
WTA_sel[3] => Equal14.IN0
WTA_sel[4] => Equal0.IN4
WTA_sel[4] => Equal1.IN4
WTA_sel[4] => Equal2.IN5
WTA_sel[4] => Equal3.IN4
WTA_sel[4] => Equal4.IN5
WTA_sel[4] => Equal5.IN5
WTA_sel[4] => Equal6.IN6
WTA_sel[4] => Equal7.IN4
WTA_sel[4] => Equal8.IN5
WTA_sel[4] => Equal9.IN5
WTA_sel[4] => Equal10.IN6
WTA_sel[4] => Equal11.IN5
WTA_sel[4] => Equal12.IN6
WTA_sel[4] => Equal13.IN6
WTA_sel[4] => Equal14.IN7
WTA_sel[5] => Equal0.IN3
WTA_sel[5] => Equal1.IN3
WTA_sel[5] => Equal2.IN4
WTA_sel[5] => Equal3.IN3
WTA_sel[5] => Equal4.IN4
WTA_sel[5] => Equal5.IN4
WTA_sel[5] => Equal6.IN5
WTA_sel[5] => Equal7.IN3
WTA_sel[5] => Equal8.IN4
WTA_sel[5] => Equal9.IN4
WTA_sel[5] => Equal10.IN5
WTA_sel[5] => Equal11.IN4
WTA_sel[5] => Equal12.IN5
WTA_sel[5] => Equal13.IN5
WTA_sel[5] => Equal14.IN6
WTA_sel[6] => Equal0.IN2
WTA_sel[6] => Equal1.IN2
WTA_sel[6] => Equal2.IN3
WTA_sel[6] => Equal3.IN2
WTA_sel[6] => Equal4.IN3
WTA_sel[6] => Equal5.IN3
WTA_sel[6] => Equal6.IN4
WTA_sel[6] => Equal7.IN2
WTA_sel[6] => Equal8.IN3
WTA_sel[6] => Equal9.IN3
WTA_sel[6] => Equal10.IN4
WTA_sel[6] => Equal11.IN3
WTA_sel[6] => Equal12.IN4
WTA_sel[6] => Equal13.IN4
WTA_sel[6] => Equal14.IN5
WTA_sel[7] => Equal0.IN1
WTA_sel[7] => Equal1.IN1
WTA_sel[7] => Equal2.IN2
WTA_sel[7] => Equal3.IN1
WTA_sel[7] => Equal4.IN2
WTA_sel[7] => Equal5.IN2
WTA_sel[7] => Equal6.IN3
WTA_sel[7] => Equal7.IN1
WTA_sel[7] => Equal8.IN2
WTA_sel[7] => Equal9.IN2
WTA_sel[7] => Equal10.IN3
WTA_sel[7] => Equal11.IN2
WTA_sel[7] => Equal12.IN3
WTA_sel[7] => Equal13.IN3
WTA_sel[7] => Equal14.IN4
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
WTA_en => dataout.IN1
wta_N[0] => dataout.DATAB
wta_N[1] => dataout.DATAB
wta_N[2] => dataout.DATAB
wta_N[3] => dataout.DATAB
wta_N[4] => dataout.DATAB
wta_N[5] => dataout.DATAB
wta_N[6] => dataout.DATAB
wta_N[7] => dataout.DATAB
wta_N[8] => dataout.DATAB
wta_N[9] => dataout.DATAB
wta_N[10] => dataout.DATAB
wta_N[11] => dataout.DATAB
wta_N[12] => dataout.DATAB
wta_N[13] => dataout.DATAB
wta_N[14] => dataout.DATAB
wta_N[15] => dataout.DATAB
wta_M[0] => dataout.DATAB
wta_M[1] => dataout.DATAB
wta_M[2] => dataout.DATAB
wta_M[3] => dataout.DATAB
wta_M[4] => dataout.DATAB
wta_M[5] => dataout.DATAB
wta_M[6] => dataout.DATAB
wta_M[7] => dataout.DATAB
wta_M[8] => dataout.DATAB
wta_M[9] => dataout.DATAB
wta_M[10] => dataout.DATAB
wta_M[11] => dataout.DATAB
wta_M[12] => dataout.DATAB
wta_M[13] => dataout.DATAB
wta_M[14] => dataout.DATAB
wta_M[15] => dataout.DATAB
wta_P[0] => dataout.DATAB
wta_P[1] => dataout.DATAB
wta_P[2] => dataout.DATAB
wta_P[3] => dataout.DATAB
wta_P[4] => dataout.DATAB
wta_P[5] => dataout.DATAB
wta_P[6] => dataout.DATAB
wta_P[7] => dataout.DATAB
wta_P[8] => dataout.DATAB
wta_P[9] => dataout.DATAB
wta_P[10] => dataout.DATAB
wta_P[11] => dataout.DATAB
wta_P[12] => dataout.DATAB
wta_P[13] => dataout.DATAB
wta_P[14] => dataout.DATAB
wta_P[15] => dataout.DATAB
wta_R1[0] => dataout.DATAB
wta_R1[1] => dataout.DATAB
wta_R1[2] => dataout.DATAB
wta_R1[3] => dataout.DATAB
wta_R1[4] => dataout.DATAB
wta_R1[5] => dataout.DATAB
wta_R1[6] => dataout.DATAB
wta_R1[7] => dataout.DATAB
wta_R1[8] => dataout.DATAB
wta_R1[9] => dataout.DATAB
wta_R1[10] => dataout.DATAB
wta_R1[11] => dataout.DATAB
wta_R1[12] => dataout.DATAB
wta_R1[13] => dataout.DATAB
wta_R1[14] => dataout.DATAB
wta_R1[15] => dataout.DATAB
wta_ROW[0] => dataout.DATAB
wta_ROW[1] => dataout.DATAB
wta_ROW[2] => dataout.DATAB
wta_ROW[3] => dataout.DATAB
wta_ROW[4] => dataout.DATAB
wta_ROW[5] => dataout.DATAB
wta_ROW[6] => dataout.DATAB
wta_ROW[7] => dataout.DATAB
wta_ROW[8] => dataout.DATAB
wta_ROW[9] => dataout.DATAB
wta_ROW[10] => dataout.DATAB
wta_ROW[11] => dataout.DATAB
wta_ROW[12] => dataout.DATAB
wta_ROW[13] => dataout.DATAB
wta_ROW[14] => dataout.DATAB
wta_ROW[15] => dataout.DATAB
wta_COL[0] => dataout.DATAB
wta_COL[1] => dataout.DATAB
wta_COL[2] => dataout.DATAB
wta_COL[3] => dataout.DATAB
wta_COL[4] => dataout.DATAB
wta_COL[5] => dataout.DATAB
wta_COL[6] => dataout.DATAB
wta_COL[7] => dataout.DATAB
wta_COL[8] => dataout.DATAB
wta_COL[9] => dataout.DATAB
wta_COL[10] => dataout.DATAB
wta_COL[11] => dataout.DATAB
wta_COL[12] => dataout.DATAB
wta_COL[13] => dataout.DATAB
wta_COL[14] => dataout.DATAB
wta_COL[15] => dataout.DATAB
wta_CURR[0] => dataout.DATAB
wta_CURR[1] => dataout.DATAB
wta_CURR[2] => dataout.DATAB
wta_CURR[3] => dataout.DATAB
wta_CURR[4] => dataout.DATAB
wta_CURR[5] => dataout.DATAB
wta_CURR[6] => dataout.DATAB
wta_CURR[7] => dataout.DATAB
wta_CURR[8] => dataout.DATAB
wta_CURR[9] => dataout.DATAB
wta_CURR[10] => dataout.DATAB
wta_CURR[11] => dataout.DATAB
wta_CURR[12] => dataout.DATAB
wta_CURR[13] => dataout.DATAB
wta_CURR[14] => dataout.DATAB
wta_CURR[15] => dataout.DATAB
wta_SUM[0] => dataout.DATAB
wta_SUM[1] => dataout.DATAB
wta_SUM[2] => dataout.DATAB
wta_SUM[3] => dataout.DATAB
wta_SUM[4] => dataout.DATAB
wta_SUM[5] => dataout.DATAB
wta_SUM[6] => dataout.DATAB
wta_SUM[7] => dataout.DATAB
wta_SUM[8] => dataout.DATAB
wta_SUM[9] => dataout.DATAB
wta_SUM[10] => dataout.DATAB
wta_SUM[11] => dataout.DATAB
wta_SUM[12] => dataout.DATAB
wta_SUM[13] => dataout.DATAB
wta_SUM[14] => dataout.DATAB
wta_SUM[15] => dataout.DATAB
wta_STA[0] => dataout.DATAB
wta_STA[1] => dataout.DATAB
wta_STA[2] => dataout.DATAB
wta_STA[3] => dataout.DATAB
wta_STA[4] => dataout.DATAB
wta_STA[5] => dataout.DATAB
wta_STA[6] => dataout.DATAB
wta_STA[7] => dataout.DATAB
wta_STA[8] => dataout.DATAB
wta_STA[9] => dataout.DATAB
wta_STA[10] => dataout.DATAB
wta_STA[11] => dataout.DATAB
wta_STA[12] => dataout.DATAB
wta_STA[13] => dataout.DATAB
wta_STA[14] => dataout.DATAB
wta_STA[15] => dataout.DATAB
wta_STB[0] => dataout.DATAB
wta_STB[1] => dataout.DATAB
wta_STB[2] => dataout.DATAB
wta_STB[3] => dataout.DATAB
wta_STB[4] => dataout.DATAB
wta_STB[5] => dataout.DATAB
wta_STB[6] => dataout.DATAB
wta_STB[7] => dataout.DATAB
wta_STB[8] => dataout.DATAB
wta_STB[9] => dataout.DATAB
wta_STB[10] => dataout.DATAB
wta_STB[11] => dataout.DATAB
wta_STB[12] => dataout.DATAB
wta_STB[13] => dataout.DATAB
wta_STB[14] => dataout.DATAB
wta_STB[15] => dataout.DATAB
wta_STC[0] => dataout.DATAB
wta_STC[1] => dataout.DATAB
wta_STC[2] => dataout.DATAB
wta_STC[3] => dataout.DATAB
wta_STC[4] => dataout.DATAB
wta_STC[5] => dataout.DATAB
wta_STC[6] => dataout.DATAB
wta_STC[7] => dataout.DATAB
wta_STC[8] => dataout.DATAB
wta_STC[9] => dataout.DATAB
wta_STC[10] => dataout.DATAB
wta_STC[11] => dataout.DATAB
wta_STC[12] => dataout.DATAB
wta_STC[13] => dataout.DATAB
wta_STC[14] => dataout.DATAB
wta_STC[15] => dataout.DATAB
wta_A[0] => dataout.DATAB
wta_A[1] => dataout.DATAB
wta_A[2] => dataout.DATAB
wta_A[3] => dataout.DATAB
wta_A[4] => dataout.DATAB
wta_A[5] => dataout.DATAB
wta_A[6] => dataout.DATAB
wta_A[7] => dataout.DATAB
wta_A[8] => dataout.DATAB
wta_A[9] => dataout.DATAB
wta_A[10] => dataout.DATAB
wta_A[11] => dataout.DATAB
wta_A[12] => dataout.DATAB
wta_A[13] => dataout.DATAB
wta_A[14] => dataout.DATAB
wta_A[15] => dataout.DATAB
wta_B[0] => dataout.DATAB
wta_B[1] => dataout.DATAB
wta_B[2] => dataout.DATAB
wta_B[3] => dataout.DATAB
wta_B[4] => dataout.DATAB
wta_B[5] => dataout.DATAB
wta_B[6] => dataout.DATAB
wta_B[7] => dataout.DATAB
wta_B[8] => dataout.DATAB
wta_B[9] => dataout.DATAB
wta_B[10] => dataout.DATAB
wta_B[11] => dataout.DATAB
wta_B[12] => dataout.DATAB
wta_B[13] => dataout.DATAB
wta_B[14] => dataout.DATAB
wta_B[15] => dataout.DATAB
wta_R[0] => dataout.DATAB
wta_R[1] => dataout.DATAB
wta_R[2] => dataout.DATAB
wta_R[3] => dataout.DATAB
wta_R[4] => dataout.DATAB
wta_R[5] => dataout.DATAB
wta_R[6] => dataout.DATAB
wta_R[7] => dataout.DATAB
wta_R[8] => dataout.DATAB
wta_R[9] => dataout.DATAB
wta_R[10] => dataout.DATAB
wta_R[11] => dataout.DATAB
wta_R[12] => dataout.DATAB
wta_R[13] => dataout.DATAB
wta_R[14] => dataout.DATAB
wta_R[15] => dataout.DATAB
wta_CoreID[0] => dataout.DATAB
wta_CoreID[1] => dataout.DATAB
wta_CoreID[2] => dataout.DATAB
wta_CoreID[3] => dataout.DATAB
wta_CoreID[4] => dataout.DATAB
wta_CoreID[5] => dataout.DATAB
wta_CoreID[6] => dataout.DATAB
wta_CoreID[7] => dataout.DATAB
wta_CoreID[8] => dataout.DATAB
wta_CoreID[9] => dataout.DATAB
wta_CoreID[10] => dataout.DATAB
wta_CoreID[11] => dataout.DATAB
wta_CoreID[12] => dataout.DATAB
wta_CoreID[13] => dataout.DATAB
wta_CoreID[14] => dataout.DATAB
wta_CoreID[15] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|BUS:A_bus
WTA[0] => BUS_OUT.IN0
WTA[1] => BUS_OUT.IN0
WTA[2] => BUS_OUT.IN0
WTA[3] => BUS_OUT.IN0
WTA[4] => BUS_OUT.IN0
WTA[5] => BUS_OUT.IN0
WTA[6] => BUS_OUT.IN0
WTA[7] => BUS_OUT.IN0
WTA[8] => BUS_OUT.IN0
WTA[9] => BUS_OUT.IN0
WTA[10] => BUS_OUT.IN0
WTA[11] => BUS_OUT.IN0
WTA[12] => BUS_OUT.IN0
WTA[13] => BUS_OUT.IN0
WTA[14] => BUS_OUT.IN0
WTA[15] => BUS_OUT.IN0
DR[0] => BUS_OUT.IN1
DR[1] => BUS_OUT.IN1
DR[2] => BUS_OUT.IN1
DR[3] => BUS_OUT.IN1
DR[4] => BUS_OUT.IN1
DR[5] => BUS_OUT.IN1
DR[6] => BUS_OUT.IN1
DR[7] => BUS_OUT.IN1
DR[8] => BUS_OUT.IN1
DR[9] => BUS_OUT.IN1
DR[10] => BUS_OUT.IN1
DR[11] => BUS_OUT.IN1
DR[12] => BUS_OUT.IN1
DR[13] => BUS_OUT.IN1
DR[14] => BUS_OUT.IN1
DR[15] => BUS_OUT.IN1
AC[0] => BUS_OUT.IN1
AC[1] => BUS_OUT.IN1
AC[2] => BUS_OUT.IN1
AC[3] => BUS_OUT.IN1
AC[4] => BUS_OUT.IN1
AC[5] => BUS_OUT.IN1
AC[6] => BUS_OUT.IN1
AC[7] => BUS_OUT.IN1
AC[8] => BUS_OUT.IN1
AC[9] => BUS_OUT.IN1
AC[10] => BUS_OUT.IN1
AC[11] => BUS_OUT.IN1
AC[12] => BUS_OUT.IN1
AC[13] => BUS_OUT.IN1
AC[14] => BUS_OUT.IN1
AC[15] => BUS_OUT.IN1
IRAM[0] => BUS_OUT.IN1
IRAM[1] => BUS_OUT.IN1
IRAM[2] => BUS_OUT.IN1
IRAM[3] => BUS_OUT.IN1
IRAM[4] => BUS_OUT.IN1
IRAM[5] => BUS_OUT.IN1
IRAM[6] => BUS_OUT.IN1
IRAM[7] => BUS_OUT.IN1
IRAM[8] => BUS_OUT.IN1
IRAM[9] => BUS_OUT.IN1
IRAM[10] => BUS_OUT.IN1
IRAM[11] => BUS_OUT.IN1
IRAM[12] => BUS_OUT.IN1
IRAM[13] => BUS_OUT.IN1
IRAM[14] => BUS_OUT.IN1
IRAM[15] => BUS_OUT.IN1
IRAM[16] => BUS_OUT[16].DATAIN
IRAM[17] => BUS_OUT[17].DATAIN
IRAM[18] => BUS_OUT[18].DATAIN
IRAM[19] => BUS_OUT[19].DATAIN
IRAM[20] => BUS_OUT[20].DATAIN
IRAM[21] => BUS_OUT[21].DATAIN
IRAM[22] => BUS_OUT[22].DATAIN
IRAM[23] => BUS_OUT[23].DATAIN
DRAM[0] => BUS_OUT.IN1
DRAM[1] => BUS_OUT.IN1
DRAM[2] => BUS_OUT.IN1
DRAM[3] => BUS_OUT.IN1
DRAM[4] => BUS_OUT.IN1
DRAM[5] => BUS_OUT.IN1
DRAM[6] => BUS_OUT.IN1
DRAM[7] => BUS_OUT.IN1
DRAM[8] => BUS_OUT.IN1
DRAM[9] => BUS_OUT.IN1
DRAM[10] => BUS_OUT.IN1
DRAM[11] => BUS_OUT.IN1
DRAM[12] => BUS_OUT.IN1
DRAM[13] => BUS_OUT.IN1
DRAM[14] => BUS_OUT.IN1
DRAM[15] => BUS_OUT.IN1
BUS_OUT[0] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[1] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[2] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[3] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[4] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[5] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[6] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[7] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[8] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[9] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[10] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[11] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[12] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[13] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[14] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[15] <= BUS_OUT.DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[16] <= IRAM[16].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[17] <= IRAM[17].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[18] <= IRAM[18].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[19] <= IRAM[19].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[20] <= IRAM[20].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[21] <= IRAM[21].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[22] <= IRAM[22].DB_MAX_OUTPUT_PORT_TYPE
BUS_OUT[23] <= IRAM[23].DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_CoreID
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_IR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_AR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type3_16bit:reg_PC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_DR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_ac:reg_AC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
alu_write_en => always0.IN1
alu_write_en => always0.IN1
alu_write_en => always0.IN1
alu_out[0] => dataout.DATAB
alu_out[1] => dataout.DATAB
alu_out[2] => dataout.DATAB
alu_out[3] => dataout.DATAB
alu_out[4] => dataout.DATAB
alu_out[5] => dataout.DATAB
alu_out[6] => dataout.DATAB
alu_out[7] => dataout.DATAB
alu_out[8] => dataout.DATAB
alu_out[9] => dataout.DATAB
alu_out[10] => dataout.DATAB
alu_out[11] => dataout.DATAB
alu_out[12] => dataout.DATAB
alu_out[13] => dataout.DATAB
alu_out[14] => dataout.DATAB
alu_out[15] => dataout.DATAB
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_z:flag_z
clk => dataout~reg0.CLK
datain => dataout~reg0.DATAIN
dataout <= dataout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_N
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_M
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_P
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type2_16bit:reg_R1
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type3_16bit:reg_ROW
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type3_16bit:reg_COL
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type3_16bit:reg_CURR
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
inc => always0.IN1
reset => always0.IN1
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_SUM:SUM
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
reset => always0.IN1
reset => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type2_16bit:reg_STA
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type2_16bit:reg_STB
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type2_16bit:reg_STC
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => always0.IN0
write_en => always0.IN0
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
inc => always0.IN1
inc => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_A
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_B
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|reg_type1_16bit:reg_R
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
write_en => dataout[0]~reg0.ENA
write_en => dataout[1]~reg0.ENA
write_en => dataout[2]~reg0.ENA
write_en => dataout[3]~reg0.ENA
write_en => dataout[4]~reg0.ENA
write_en => dataout[5]~reg0.ENA
write_en => dataout[6]~reg0.ENA
write_en => dataout[7]~reg0.ENA
write_en => dataout[8]~reg0.ENA
write_en => dataout[9]~reg0.ENA
write_en => dataout[10]~reg0.ENA
write_en => dataout[11]~reg0.ENA
write_en => dataout[12]~reg0.ENA
write_en => dataout[13]~reg0.ENA
write_en => dataout[14]~reg0.ENA
write_en => dataout[15]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|read_buffer_16bit:readmem
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|read_buffer_16bit:readDmem
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|read_buffer_16bit:readAC
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|multicore1|phase_6:core4|read_buffer_16bit:readDR
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
read_en => dataout.OUTPUTSELECT
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


