#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 28 10:15:49 2021
# Process ID: 22340
# Current directory: D:/GitHub/Filtro-FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13788 D:\GitHub\Filtro-FPGA\filter_10g_sfp.xpr
# Log file: D:/GitHub/Filtro-FPGA/vivado.log
# Journal file: D:/GitHub/Filtro-FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/Filtro-FPGA/filter_10g_sfp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_10g_ethernet_0' is locked:
* IP definition '10G Ethernet Subsystem (3.1)' for IP 'axi_10g_ethernet_0' (customized with software release 2016.4) has a different revision in the IP Catalog. * IP 'axi_10g_ethernet_0' contains one or more locked subcores.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1139.906 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_COMPENSATION {ZHOLD}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_ips clk_wiz_1]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
[Mon Jun 28 10:25:44 2021] Launched synth_2_420...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/synth_2_420/runme.log
open_run synth_2_420 -name synth_2_420
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k420tiffg901-2L
INFO: [Device 21-403] Loading part xc7k420tiffg901-2L
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.854 . Memory (MB): peak = 1634.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 992 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'ethernet_core_0_A/inst/xmac/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'ethernet_core_0_A/inst/xmac/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'ethernet_core_0_B/inst/xmac/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'ethernet_core_0_B/inst/xmac/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'ethernet_core_0_A/inst/xpcs/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc:70]
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'ethernet_core_0_A/inst/xpcs/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'ethernet_core_0_B/inst/xpcs/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'ethernet_core_0_B/inst/xpcs/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc]
WARNING: [Vivado 12-508] No pins matched 'clk_wiz_0/inst/clk_out1_clk_wiz_0'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:70]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_wiz_0/inst/clk_out1_clk_wiz_0]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:70]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:70]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks [get_clocks -of_objects [get_pins clk_wiz_0/inst/clk_out1_clk_wiz_0]]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:70]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:70]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks [get_clocks -of_objects [get_pins clk_wiz_0/inst/clk_out1_clk_wiz_0]]]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:70]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:70]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:70]
WARNING: [Vivado 12-508] No pins matched 'clk_wiz_1/inst/clk_out1_clk_wiz_1'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:98]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_wiz_1/inst/clk_out1_clk_wiz_1]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:98]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:98]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks [get_clocks -of_objects [get_pins clk_wiz_1/inst/clk_out1_clk_wiz_1]]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:98]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:98]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks [get_clocks -of_objects [get_pins clk_wiz_1/inst/clk_out1_clk_wiz_1]]]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:98]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:98]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:98]
Finished Parsing XDC File [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc]
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'ethernet_core_0_A/inst/xmac/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'ethernet_core_0_A/inst/xmac/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'ethernet_core_0_B/inst/xmac/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'ethernet_core_0_B/inst/xmac/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'ethernet_core_0_A/inst/xpcs/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'ethernet_core_0_A/inst/xpcs/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'ethernet_core_0_B/inst/xpcs/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'ethernet_core_0_B/inst/xpcs/inst'
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 8 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2399.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 302 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 198 instances
  RAM64M => RAM64M (RAMD64E(x4)): 96 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2422.531 ; gain = 1028.746
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in0}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
[Mon Jun 28 10:53:39 2021] Launched synth_2_420...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/synth_2_420/runme.log
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out0} CONFIG.OVERRIDE_MMCM {true}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_USED {true} CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIMARY_PORT {clk_in1} CONFIG.CLK_OUT1_PORT {clk_out1} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.OVERRIDE_MMCM {false} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9}] [get_ips clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '10.000' to '9' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT0_DIVIDE_F' from '10.000' to '9' has been ignored for IP 'clk_wiz_0'
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.PRIM_SOURCE {No_buffer} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ERROR: [IP_Flow 19-3449] Failed to set configurable element 'BUSIF_ENABLEMENT.CLOCK_CLK_IN2' to value 'false' for 'IP 'clk_wiz_1''.
reset_property  ALL_PROPS  [get_ips clk_wiz_1]
ERROR: [IP_Flow 19-3449] Failed to set configurable element 'BUSIF_ENABLEMENT.CLOCK_CLK_IN2' to value 'false' for 'IP 'clk_wiz_1''.
ERROR: [Common 17-39] 'reset_property' failed due to earlier errors.
set_property -dict [list CONFIG.USE_SAFE_CLOCK_STARTUP {false} CONFIG.OVERRIDE_MMCM {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO}] [get_ips clk_wiz_0]
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.203 ; gain = 16.609
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_ips clk_wiz_1]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_ips clk_wiz_1]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
[Mon Jun 28 11:40:30 2021] Launched synth_2_420...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/synth_2_420/runme.log
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_ips clk_wiz_1]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
[Mon Jun 28 12:12:24 2021] Launched synth_2_420...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/synth_2_420/runme.log
open_run synth_2_420 -name synth_2_420
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k420tiffg901-2L
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 992 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'ethernet_core_0_A/inst/xmac/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'ethernet_core_0_A/inst/xmac/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'ethernet_core_0_B/inst/xmac/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0.xdc] for cell 'ethernet_core_0_B/inst/xmac/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'ethernet_core_0_A/inst/xpcs/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc:70]
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'ethernet_core_0_A/inst/xpcs/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'ethernet_core_0_B/inst/xpcs/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0.xdc] for cell 'ethernet_core_0_B/inst/xpcs/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:69]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:69]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks [get_clocks -of_objects [get_pins clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:69]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:69]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks [get_clocks -of_objects [get_pins clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]]]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:69]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:69]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:69]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:97]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:97]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks [get_clocks -of_objects [get_pins clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0]]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:97]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:97]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks [get_clocks -of_objects [get_pins clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0]]]'. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:97]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:97]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc:97]
Finished Parsing XDC File [D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/constrs_1/new/udp_ip_10g.xdc]
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'ethernet_core_0_A/inst/xmac/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc:2]
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'ethernet_core_0_A/inst/xmac/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'ethernet_core_0_B/inst/xmac/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc:2]
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_xmac_0_clocks.xdc] for cell 'ethernet_core_0_B/inst/xmac/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'ethernet_core_0_A/inst/xpcs/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance dclk]'. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc:48]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc:48]
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'ethernet_core_0_A/inst/xpcs/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'ethernet_core_0_B/inst/xpcs/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance dclk]'. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc:48]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc:48]
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_xpcs_0_clocks.xdc] for cell 'ethernet_core_0_B/inst/xpcs/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_late.xdc] for cell 'clk_wiz_1/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_late.xdc] for cell 'clk_wiz_1/inst'
Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [d:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 10 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2929.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 302 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 198 instances
  RAM64M => RAM64M (RAMD64E(x4)): 96 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2954.426 ; gain = 98.223
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
report_clock_interaction: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.008 ; gain = 106.582
report_clock_networks -name {network_1}
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
[Mon Jul 19 11:27:18 2021] Launched synth_2_420...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/synth_2_420/runme.log
launch_runs impl_2 -jobs 2
WARNING: [Project 1-478] Design 'synth_2_420' is stale and will not be used when launching 'impl_2'
[Mon Jul 19 11:35:42 2021] Launched impl_2...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/impl_2/runme.log
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
[Mon Jul 19 12:02:11 2021] Launched synth_2_420...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/synth_2_420/runme.log
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
[Mon Jul 19 12:15:51 2021] Launched synth_2_420...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/synth_2_420/runme.log
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
[Mon Jul 19 12:23:18 2021] Launched synth_2_420...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/synth_2_420/runme.log
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
[Mon Jul 19 12:30:01 2021] Launched synth_2_420...
Run output will be captured here: D:/GitHub/Filtro-FPGA/filter_10g_sfp.runs/synth_2_420/runme.log
