<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>F:\ISE\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf

</twCmdLine><twDesign>mips_top.ncd</twDesign><twDesignPath>mips_top.ncd</twDesignPath><twPCF>mips_top.pcf</twPCF><twPcfPath>mips_top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.500</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="6.786" period="10.000" constraintValue="10.000" deviceLimit="3.214" freqLimit="311.139" physResource="CLK_GEN/DCM_SYS/CLK2X" logResource="CLK_GEN/DCM_SYS/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="CLK_GEN/clk_100m_unbuf"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.500" period="20.000" constraintValue="8.000" deviceLimit="3.000" physResource="CLK_GEN/DCM_SYS/CLKIN" logResource="CLK_GEN/DCM_SYS/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CCLK_IBUFG"/><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="12.000" deviceLimit="3.000" physResource="CLK_GEN/DCM_SYS/CLKIN" logResource="CLK_GEN/DCM_SYS/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CCLK_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_GEN/clk_50m_unbuf&quot; derived from  NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 10 nS  </twConstName><twItemCnt>9535352</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1970</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.901</twMinPer></twConstHead><twPathRptBanner iPaths="322668" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M0/lcdstate_6 (SLICE_X42Y23.SR), 322668 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.099</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_6</twDest><twTotPathDel>19.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_6</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X42Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X42Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y12.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y11.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N418</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000211_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N418</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y17.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N418</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y16.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y19.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N241</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y19.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N241</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y25.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N241</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.F2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N540</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;5&gt;1_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N540</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;34&gt;20</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;34&gt;20</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;34&gt;20</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_6</twBEL></twPathDel><twLogDel>11.021</twLogDel><twRouteDel>8.880</twRouteDel><twTotDel>19.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_6</twDest><twTotPathDel>19.845</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_6</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X42Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X42Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y13.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;10&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N377</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0004_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N377</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N449</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW8_G</twBEL><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y12.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N449</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N328</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;49</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y19.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N351</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;3_SW3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;3_SW3_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N351</twComp><twBEL>DISPLAY/DISPLCD/M0/_mux0013111</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y29.G3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N351</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y29.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N316</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;71</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N118</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;4&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.F4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;34&gt;20</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;34&gt;20</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;34&gt;20</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_6</twBEL></twPathDel><twLogDel>10.875</twLogDel><twRouteDel>8.970</twRouteDel><twTotDel>19.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_6</twDest><twTotPathDel>19.794</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_6</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X42Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X42Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y13.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;10&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;0&gt;9</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N631</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N443</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N443</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;5&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y20.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N88</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y25.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq00011_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y25.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq00011_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.F2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N540</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;5&gt;1_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N540</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;34&gt;20</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;34&gt;20</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;34&gt;20</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_6</twBEL></twPathDel><twLogDel>10.270</twLogDel><twRouteDel>9.524</twRouteDel><twTotDel>19.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="136729" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M0/lcdstate_8 (SLICE_X43Y30.F1), 136729 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.142</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_8</twDest><twTotPathDel>19.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_8</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X42Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X42Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y13.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;10&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;0&gt;9</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N631</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N78</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N78</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;6&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N78</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N534</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;51_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N534</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N294</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N108</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N294</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;4&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y29.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N294</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y29.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N681</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y32.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.F1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;7&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N388</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00031_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N197</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;166</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdstate_8</twBEL></twPathDel><twLogDel>11.121</twLogDel><twRouteDel>8.737</twRouteDel><twTotDel>19.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.297</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_8</twDest><twTotPathDel>19.703</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_8</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X42Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X42Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y12.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y11.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N418</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000211_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N418</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y17.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N418</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y16.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y19.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N241</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y19.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N241</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y25.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N241</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.F1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;7&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N388</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00031_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N197</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;166</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdstate_8</twBEL></twPathDel><twLogDel>10.948</twLogDel><twRouteDel>8.755</twRouteDel><twTotDel>19.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_8</twDest><twTotPathDel>19.609</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_8</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X42Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X42Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y13.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;10&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;0&gt;9</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y12.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N631</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;1&gt;14</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N97</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;1&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y20.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.108</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N97</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_elcd_2741</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y25.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N97</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N374</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;3_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y29.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N374</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y29.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N681</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y32.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.F1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;7&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N388</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00031_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N197</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;166</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdstate_8</twBEL></twPathDel><twLogDel>10.362</twLogDel><twRouteDel>9.247</twRouteDel><twTotDel>19.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="92621" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M0/lcdd_0 (SLICE_X48Y33.F4), 92621 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdd_0</twDest><twTotPathDel>19.839</twTotPathDel><twClkSkew dest = "0.011" src = "0.026">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdd_0</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X42Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X42Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;10&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;12&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;12&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;14&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;14&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;16&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;16&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N438</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;21</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;21</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N518</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;12_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N518</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N209</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011_SW0_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N209</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y26.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N469</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y32.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N1081</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>LCDDAT_2_OBUF</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdd_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>LCDDAT_0_OBUF</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdd_0_mux00001361</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdd_0</twBEL></twPathDel><twLogDel>11.420</twLogDel><twRouteDel>8.419</twRouteDel><twTotDel>19.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdd_0</twDest><twTotPathDel>19.611</twTotPathDel><twClkSkew dest = "0.011" src = "0.026">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdd_0</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X42Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X42Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y13.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;10&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N479</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N507</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;21</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;21</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N518</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;12_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N518</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N209</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011_SW0_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N209</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y26.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N469</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y32.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N1081</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>LCDDAT_2_OBUF</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdd_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>LCDDAT_0_OBUF</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdd_0_mux00001361</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdd_0</twBEL></twPathDel><twLogDel>11.011</twLogDel><twRouteDel>8.600</twRouteDel><twTotDel>19.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.403</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdd_0</twDest><twTotPathDel>19.582</twTotPathDel><twClkSkew dest = "0.011" src = "0.026">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdd_0</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X42Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X42Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;4&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;10&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;12&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;12&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;14&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;14&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;16&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;16&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N438</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y12.F4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N422</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N422</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N350</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N80</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N350</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;3_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y12.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N350</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N328</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;3_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y24.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N328</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N209</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y26.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N469</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y32.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N1081</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>LCDDAT_2_OBUF</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdd_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>LCDDAT_0_OBUF</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdd_0_mux00001361</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdd_0</twBEL></twPathDel><twLogDel>11.420</twLogDel><twRouteDel>8.162</twRouteDel><twTotDel>19.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_GEN/clk_50m_unbuf&quot; derived from
 NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M1/gstate_FSM_FFd12 (SLICE_X47Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd13</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd12</twDest><twTotPathDel>0.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd13</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X47Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd12</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd12</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd12</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M1/gstate_FSM_FFd2 (SLICE_X49Y38.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.028</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd2</twDest><twTotPathDel>1.028</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X49Y38.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y38.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd2</twBEL></twPathDel><twLogDel>0.608</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>1.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M1/resetlcd (SLICE_X48Y26.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.062</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd14</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M1/resetlcd</twDest><twTotPathDel>1.056</twTotPathDel><twClkSkew dest = "0.008" src = "0.014">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd14</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M1/resetlcd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X47Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd14</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd14</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y26.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.069</twDelInfo><twComp>DISPLAY/DISPLCD/resetlcd</twComp><twBEL>DISPLAY/DISPLCD/M1/resetlcd</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>0.514</twRouteDel><twTotDel>1.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_GEN/clk_50m_unbuf&quot; derived from
 NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 
</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Tdcmpco" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="CLK_GEN/DCM_SYS/CLK0" logResource="CLK_GEN/DCM_SYS/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="CLK_GEN/clk_50m_unbuf"/><twPinLimit anchorID="39" type="MINLOWPULSE" name="Tcl" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="AJ_ROTA/clk_count&lt;0&gt;/CLK" logResource="AJ_ROTA/clk_count_0/CK" locationPin="SLICE_X54Y60.CLK" clockNet="clk_disp"/><twPinLimit anchorID="40" type="MINHIGHPULSE" name="Tch" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="AJ_ROTA/clk_count&lt;0&gt;/CLK" logResource="AJ_ROTA/clk_count_0/CK" locationPin="SLICE_X54Y60.CLK" clockNet="clk_disp"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_GEN/clk_10m_unbuf&quot; derived from  NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS  </twConstName><twItemCnt>100477</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4225</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>82.925</twMinPer></twConstHead><twPathRptBanner iPaths="1740" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25 (SLICE_X33Y64.CIN), 1740 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.415</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twTotPathDel>16.585</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X55Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>DISPLAY/addr_buf&lt;2&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>142</twFanCnt><twDelInfo twEdge="twRising">6.482</twDelInfo><twComp>disp_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.165</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;8&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twBEL></twPathDel><twLogDel>4.151</twLogDel><twRouteDel>12.434</twRouteDel><twTotDel>16.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.699</twSlack><twSrc BELType="FF">AJ_SW0/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twTotPathDel>16.301</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW0/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X49Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_0_OBUF</twComp><twBEL>AJ_SW0/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.G1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>LED_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>DISPLAY/addr_buf&lt;2&gt;</twComp><twBEL>Mmux_disp_addr_42</twBEL><twBEL>Mmux_disp_addr_2_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>142</twFanCnt><twDelInfo twEdge="twRising">6.482</twDelInfo><twComp>disp_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.165</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;8&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twBEL></twPathDel><twLogDel>4.437</twLogDel><twRouteDel>11.864</twRouteDel><twTotDel>16.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.740</twSlack><twSrc BELType="FF">AJ_SW0/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twTotPathDel>16.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW0/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X49Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_0_OBUF</twComp><twBEL>AJ_SW0/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.F1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>LED_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>DISPLAY/addr_buf&lt;2&gt;</twComp><twBEL>Mmux_disp_addr_32</twBEL><twBEL>Mmux_disp_addr_2_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>142</twFanCnt><twDelInfo twEdge="twRising">6.482</twDelInfo><twComp>disp_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.165</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;8&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twBEL></twPathDel><twLogDel>4.437</twLogDel><twRouteDel>11.823</twRouteDel><twTotDel>16.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="718" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (SLICE_X37Y68.CIN), 718 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.418</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30</twDest><twTotPathDel>16.582</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X55Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>DISPLAY/addr_buf&lt;2&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>142</twFanCnt><twDelInfo twEdge="twRising">6.482</twDelInfo><twComp>disp_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.162</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;30&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;8&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30</twBEL></twPathDel><twLogDel>4.151</twLogDel><twRouteDel>12.431</twRouteDel><twTotDel>16.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.702</twSlack><twSrc BELType="FF">AJ_SW0/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30</twDest><twTotPathDel>16.298</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW0/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X49Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_0_OBUF</twComp><twBEL>AJ_SW0/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.G1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>LED_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>DISPLAY/addr_buf&lt;2&gt;</twComp><twBEL>Mmux_disp_addr_42</twBEL><twBEL>Mmux_disp_addr_2_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>142</twFanCnt><twDelInfo twEdge="twRising">6.482</twDelInfo><twComp>disp_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.162</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;30&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;8&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30</twBEL></twPathDel><twLogDel>4.437</twLogDel><twRouteDel>11.861</twRouteDel><twTotDel>16.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.743</twSlack><twSrc BELType="FF">AJ_SW0/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30</twDest><twTotPathDel>16.257</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW0/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X49Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_0_OBUF</twComp><twBEL>AJ_SW0/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.F1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>LED_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>DISPLAY/addr_buf&lt;2&gt;</twComp><twBEL>Mmux_disp_addr_32</twBEL><twBEL>Mmux_disp_addr_2_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>142</twFanCnt><twDelInfo twEdge="twRising">6.482</twDelInfo><twComp>disp_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.162</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;30&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;30&gt;_wg_cy&lt;8&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30</twBEL></twPathDel><twLogDel>4.437</twLogDel><twRouteDel>11.820</twRouteDel><twTotDel>16.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="719" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31 (SLICE_X37Y63.CIN), 719 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.433</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twTotPathDel>16.567</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X55Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>DISPLAY/addr_buf&lt;2&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>142</twFanCnt><twDelInfo twEdge="twRising">6.482</twDelInfo><twComp>disp_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.147</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y61.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;8&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twBEL></twPathDel><twLogDel>4.151</twLogDel><twRouteDel>12.416</twRouteDel><twTotDel>16.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.717</twSlack><twSrc BELType="FF">AJ_SW0/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twTotPathDel>16.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW0/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X49Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_0_OBUF</twComp><twBEL>AJ_SW0/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.G1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>LED_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>DISPLAY/addr_buf&lt;2&gt;</twComp><twBEL>Mmux_disp_addr_42</twBEL><twBEL>Mmux_disp_addr_2_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>142</twFanCnt><twDelInfo twEdge="twRising">6.482</twDelInfo><twComp>disp_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.147</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y61.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;8&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twBEL></twPathDel><twLogDel>4.437</twLogDel><twRouteDel>11.846</twRouteDel><twTotDel>16.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.758</twSlack><twSrc BELType="FF">AJ_SW0/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twTotPathDel>16.242</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW0/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X49Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_0_OBUF</twComp><twBEL>AJ_SW0/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.F1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>LED_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>DISPLAY/addr_buf&lt;2&gt;</twComp><twBEL>Mmux_disp_addr_32</twBEL><twBEL>Mmux_disp_addr_2_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>142</twFanCnt><twDelInfo twEdge="twRising">6.482</twDelInfo><twComp>disp_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.147</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y61.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;8&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twBEL></twPathDel><twLogDel>4.437</twLogDel><twRouteDel>11.805</twRouteDel><twTotDel>16.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_GEN/clk_10m_unbuf&quot; derived from
 NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_7 (SLICE_X31Y33.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.969</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/DATAPATH/data_rt_exe_7</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/data_rt_mem_7</twDest><twTotPathDel>0.972</twTotPathDel><twClkSkew dest = "0.043" src = "0.040">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MIPS/MIPS_CORE/DATAPATH/data_rt_exe_7</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/data_rt_mem_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X28Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_rt_exe&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/data_rt_exe_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_rt_exe&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_rt_mem&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/data_rt_mem_7</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23 (SLICE_X27Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.972</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/DATAPATH/inst_addr_id_23</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23</twDest><twTotPathDel>0.972</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MIPS/MIPS_CORE/DATAPATH/inst_addr_id_23</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X26Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/inst_addr_id&lt;23&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/inst_addr_id_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/inst_addr_id&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/inst_addr_exe&lt;23&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_23</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_mem_15 (SLICE_X29Y39.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.973</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/DATAPATH/data_imm_exe_15</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/inst_data_mem_15</twDest><twTotPathDel>0.975</twTotPathDel><twClkSkew dest = "0.050" src = "0.048">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MIPS/MIPS_CORE/DATAPATH/data_imm_exe_15</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/inst_data_mem_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X26Y41.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_imm_exe&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/data_imm_exe_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y39.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_imm_exe&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/inst_data_mem&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/inst_data_mem_15</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_GEN/clk_10m_unbuf&quot; derived from
 NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS 
</twPinLimitBanner><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tbpwl" slack="96.824" period="100.000" constraintValue="50.000" deviceLimit="1.588" physResource="MIPS/DATA_RAM/Mram_data/CLKA" logResource="MIPS/DATA_RAM/Mram_data.A/CLKA" locationPin="RAMB16_X1Y5.CLKA" clockNet="clk_cpu"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tbpwh" slack="96.824" period="100.000" constraintValue="50.000" deviceLimit="1.588" physResource="MIPS/DATA_RAM/Mram_data/CLKA" logResource="MIPS/DATA_RAM/Mram_data.A/CLKA" locationPin="RAMB16_X1Y5.CLKA" clockNet="clk_cpu"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbp" slack="96.824" period="100.000" constraintValue="100.000" deviceLimit="3.176" freqLimit="314.861" physResource="MIPS/DATA_RAM/Mram_data/CLKA" logResource="MIPS/DATA_RAM/Mram_data.A/CLKA" locationPin="RAMB16_X1Y5.CLKA" clockNet="clk_cpu"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="70"><twConstRollup name="CCLK_IBUFG" fullName="NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="7.500" actualRollup="19.901" errors="0" errorRollup="0" items="0" itemsRollup="9635829"/><twConstRollup name="CLK_GEN/clk_50m_unbuf" fullName="PERIOD analysis for net &quot;CLK_GEN/clk_50m_unbuf&quot; derived from  NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 10 nS  " type="child" depth="1" requirement="20.000" prefType="period" actual="19.901" actualRollup="N/A" errors="0" errorRollup="0" items="9535352" itemsRollup="0"/><twConstRollup name="CLK_GEN/clk_10m_unbuf" fullName="PERIOD analysis for net &quot;CLK_GEN/clk_10m_unbuf&quot; derived from  NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS  " type="child" depth="1" requirement="100.000" prefType="period" actual="82.925" actualRollup="N/A" errors="0" errorRollup="0" items="100477" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="71">0</twUnmetConstCnt><twDataSheet anchorID="72" twNameLen="15"><twClk2SUList anchorID="73" twDestWidth="4"><twDest>CCLK</twDest><twClk2SU><twSrc>CCLK</twSrc><twRiseRise>19.901</twRiseRise><twFallRise>9.556</twFallRise><twRiseFall>11.432</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="74"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>9635829</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>12159</twConnCnt></twConstCov><twStats anchorID="75"><twMinPer>82.925</twMinPer><twFootnote number="1" /><twMaxFreq>12.059</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Nov 29 13:12:19 2016 </twTimestamp></twFoot><twClientInfo anchorID="76"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 229 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
