// Seed: 100398477
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2,
    output uwire id_3,
    input wand id_4,
    input supply1 id_5,
    input tri0 module_0
);
  assign id_2 = -1'b0 != -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    input  wand  id_2,
    output tri   id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_2 #(
    parameter id_22 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23
);
  inout wire id_23;
  inout wire _id_22;
  assign module_3._id_0 = 0;
  input wire id_21;
  inout wire id_20;
  output logic [7:0] id_19;
  input logic [7:0] id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_19[1] = id_18[id_22-:(-1)];
  parameter id_24 = 1;
  wire id_25;
  ;
endmodule
module module_3 #(
    parameter id_0 = 32'd59,
    parameter id_2 = 32'd86
) (
    output wor _id_0
    , _id_2
);
  assign id_2 = id_2;
  logic [7:0] id_3;
  static logic [id_0 : id_2] id_4;
  ;
  assign id_3[-1'b0] = 1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_2,
      id_4
  );
endmodule
