<?xml version="1.0" encoding="utf-8"?>
<package>

    <!--  Package description -->
    <name>Zakladni top-level entita</name>
    <author>Tomas Martinek</author>
    <revision>20080901</revision>

    <!--  VHDL files -->
    <fpga>
       <include>../../units/clkgen/package.xml</include>
       <file>../fpga_xc3s50.vhd</file>
    </fpga>
 
</package>

