--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml appsfpga.twx appsfpga.ncd -o appsfpga.twr appsfpga.pcf

Design file:              appsfpga.ncd
Physical constraint file: appsfpga.pcf
Device,package,speed:     xc5vlx50,ff1153,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 210 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs0_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs1_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs2_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs3_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs4_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs5_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs6_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs7_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3391 - Timing constraint COMP "bidir<0>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<10>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<11>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<12>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<13>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<14>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<15>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<1>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<2>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<3>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<4>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<5>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<6>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<7>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<8>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<9>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ctl0" OFFSET = IN 10.33 ns BEFORE 
   COMP "clk_usb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ctl1" OFFSET = IN 10.33 ns BEFORE 
   COMP "clk_usb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ctl2" OFFSET = IN 10.33 ns BEFORE 
   COMP "clk_usb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns en_dqs<0>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y111.AQ                   IODELAY_X0Y222.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns en_dqs<1>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y110.AQ                   IODELAY_X0Y220.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns en_dqs<2>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y109.AQ                   IODELAY_X0Y218.DATAIN                 0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.295ns.
--------------------------------------------------------------------------------
Slack:                  0.305ns en_dqs<3>
Report:    0.295ns delay meets   0.600ns timing constraint by 0.305ns
From                              To                                Delay(ns)
SLICE_X51Y111.DQ                  IODELAY_X2Y222.DATAIN                 0.295  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.300ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns en_dqs<4>
Report:    0.300ns delay meets   0.600ns timing constraint by 0.300ns
From                              To                                Delay(ns)
SLICE_X51Y110.DQ                  IODELAY_X2Y220.DATAIN                 0.300  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.292ns.
--------------------------------------------------------------------------------
Slack:                  0.308ns en_dqs<5>
Report:    0.292ns delay meets   0.600ns timing constraint by 0.308ns
From                              To                                Delay(ns)
SLICE_X51Y109.DQ                  IODELAY_X2Y218.DATAIN                 0.292  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.292ns.
--------------------------------------------------------------------------------
Slack:                  0.308ns en_dqs<6>
Report:    0.292ns delay meets   0.600ns timing constraint by 0.308ns
From                              To                                Delay(ns)
SLICE_X51Y91.DQ                   IODELAY_X2Y182.DATAIN                 0.292  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.300ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns en_dqs<7>
Report:    0.300ns delay meets   0.600ns timing constraint by 0.300ns
From                              To                                Delay(ns)
SLICE_X51Y90.DQ                   IODELAY_X2Y180.DATAIN                 0.300  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y180.DATAOUT            ILOGIC_X2Y180.SR                      0.803  
IODELAY_X2Y180.DATAOUT            ILOGIC_X2Y180.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y182.DATAOUT            ILOGIC_X2Y182.SR                      0.803  
IODELAY_X2Y182.DATAOUT            ILOGIC_X2Y182.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X2Y218.DATAOUT            ILOGIC_X2Y218.SR                      0.805  
IODELAY_X2Y218.DATAOUT            ILOGIC_X2Y218.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y220.DATAOUT            ILOGIC_X2Y220.SR                      0.803  
IODELAY_X2Y220.DATAOUT            ILOGIC_X2Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y222.DATAOUT            ILOGIC_X2Y222.SR                      0.803  
IODELAY_X2Y222.DATAOUT            ILOGIC_X2Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y218.DATAOUT            ILOGIC_X0Y218.SR                      0.805  
IODELAY_X0Y218.DATAOUT            ILOGIC_X0Y218.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.SR                      0.803  
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.SR                      0.803  
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.338ns.
--------------------------------------------------------------------------------
Slack:                  11.662ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
Report:    0.338ns delay meets  12.000ns timing constraint by 11.662ns
From                              To                                Delay(ns)
SLICE_X35Y22.AQ                   SLICE_X34Y22.AX                       0.338  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.328ns.
--------------------------------------------------------------------------------
Slack:                  11.672ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>
Report:    0.328ns delay meets  12.000ns timing constraint by 11.672ns
From                              To                                Delay(ns)
SLICE_X35Y22.BQ                   SLICE_X34Y22.BX                       0.328  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.314ns.
--------------------------------------------------------------------------------
Slack:                  11.686ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>
Report:    0.314ns delay meets  12.000ns timing constraint by 11.686ns
From                              To                                Delay(ns)
SLICE_X35Y22.CQ                   SLICE_X34Y22.CX                       0.314  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.326ns.
--------------------------------------------------------------------------------
Slack:                  11.674ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
Report:    0.326ns delay meets  12.000ns timing constraint by 11.674ns
From                              To                                Delay(ns)
SLICE_X35Y22.DQ                   SLICE_X34Y22.DX                       0.326  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.619ns.
--------------------------------------------------------------------------------
Slack:                  11.381ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
Report:    0.619ns delay meets  12.000ns timing constraint by 11.381ns
From                              To                                Delay(ns)
SLICE_X37Y23.AQ                   SLICE_X35Y23.AX                       0.619  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.308ns.
--------------------------------------------------------------------------------
Slack:                  11.692ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>
Report:    0.308ns delay meets  12.000ns timing constraint by 11.692ns
From                              To                                Delay(ns)
SLICE_X37Y23.BQ                   SLICE_X35Y23.BX                       0.308  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.314ns.
--------------------------------------------------------------------------------
Slack:                  11.686ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
Report:    0.314ns delay meets  12.000ns timing constraint by 11.686ns
From                              To                                Delay(ns)
SLICE_X37Y23.CQ                   SLICE_X35Y23.CX                       0.314  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.309ns.
--------------------------------------------------------------------------------
Slack:                  11.691ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>
Report:    0.309ns delay meets  12.000ns timing constraint by 11.691ns
From                              To                                Delay(ns)
SLICE_X37Y23.DQ                   SLICE_X35Y23.DX                       0.309  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.474ns.
--------------------------------------------------------------------------------
Slack:                  11.526ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>
Report:    0.474ns delay meets  12.000ns timing constraint by 11.526ns
From                              To                                Delay(ns)
SLICE_X44Y22.AQ                   SLICE_X44Y21.AX                       0.474  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.360ns.
--------------------------------------------------------------------------------
Slack:                  11.640ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>
Report:    0.360ns delay meets  12.000ns timing constraint by 11.640ns
From                              To                                Delay(ns)
SLICE_X44Y22.BQ                   SLICE_X44Y21.BX                       0.360  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.309ns.
--------------------------------------------------------------------------------
Slack:                  11.691ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
Report:    0.309ns delay meets  12.000ns timing constraint by 11.691ns
From                              To                                Delay(ns)
SLICE_X44Y22.CQ                   SLICE_X44Y21.CX                       0.309  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.296ns.
--------------------------------------------------------------------------------
Slack:                  11.704ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>
Report:    0.296ns delay meets  12.000ns timing constraint by 11.704ns
From                              To                                Delay(ns)
SLICE_X44Y22.DQ                   SLICE_X44Y21.DX                       0.296  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_i = PERIOD TIMEGRP "clk_i" 20 ns HIGH 50% 
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i = PERIOD TIMEGRP "clk_i" 20 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y5.CLKOUT1
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Logical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF" TS_clk_i / 3 PHASE 1.66666667 ns       
  HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF" TS_clk_i / 3 PHASE 1.66666667 ns
        HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y173.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y172.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y188.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 416 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.118ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4 (SLICE_X15Y87.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.623ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (3.142 - 3.342)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y107.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X6Y117.A2      net (fanout=16)       2.799   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X6Y117.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/rd_data_fall1
    SLICE_X15Y87.A1      net (fanout=3)        2.254   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<4>
    SLICE_X15Y87.CLK     Tas                   0.026   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<71>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_4_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (0.570ns logic, 5.053ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9 (SLICE_X21Y85.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.208ns (3.134 - 3.342)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y107.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X5Y114.B4      net (fanout=16)       1.909   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X5Y114.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<9>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/rd_data_rise1
    SLICE_X21Y85.B2      net (fanout=4)        2.992   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<9>
    SLICE_X21Y85.CLK     Tas                   0.027   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_9_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9
    -------------------------------------------------  ---------------------------
    Total                                      5.472ns (0.571ns logic, 4.901ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_8 (SLICE_X20Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_8 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.373ns (Levels of Logic = 1)
  Clock Path Skew:      -0.208ns (3.134 - 3.342)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y107.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X2Y112.B1      net (fanout=16)       2.281   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X2Y112.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<8>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_rise1
    SLICE_X20Y85.AX      net (fanout=4)        2.560   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<8>
    SLICE_X20Y85.CLK     Tdick                -0.012   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_8
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (0.532ns logic, 4.841ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42 (SLICE_X41Y98.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.051ns (0.487 - 0.436)
  Source Clock:         mem_clk0 rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X42Y99.A6      net (fanout=16)       0.530   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X42Y99.A       Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<42>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_rise1
    SLICE_X41Y98.CX      net (fanout=3)        0.302   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<42>
    SLICE_X41Y98.CLK     Tckdi       (-Th)     0.218   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.283ns logic, 0.832ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 (SLICE_X36Y96.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.793ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.228ns (3.312 - 3.084)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X45Y99.A4      net (fanout=16)       0.943   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X45Y99.A       Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_fall1
    SLICE_X36Y96.CX      net (fanout=4)        0.579   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
    SLICE_X36Y96.CLK     Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (0.271ns logic, 1.522ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7 (SLICE_X36Y95.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.226ns (3.310 - 3.084)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X40Y92.A3      net (fanout=16)       1.050   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X40Y92.A       Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X36Y95.DX      net (fanout=4)        0.586   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X36Y95.CLK     Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.271ns logic, 1.636ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.953ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_31 (SLICE_X39Y88.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    23.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_31 (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (1.151 - 1.302)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y80.DQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X39Y88.D1      net (fanout=16)       2.135   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X39Y88.CLK     Tas                   0.028   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_31_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_31
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (0.499ns logic, 2.135ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30 (SLICE_X39Y88.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    23.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30 (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (1.151 - 1.302)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y80.DQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X39Y88.C2      net (fanout=16)       1.895   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X39Y88.CLK     Tas                   0.029   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_30_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.500ns logic, 1.895ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_29 (SLICE_X39Y88.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_29 (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (1.151 - 1.302)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y80.DQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X39Y88.B4      net (fanout=16)       1.651   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X39Y88.CLK     Tas                   0.027   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_29_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_29
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.498ns logic, 1.651ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_55 (SLICE_X37Y75.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.467 - 0.430)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X37Y75.D6      net (fanout=16)       0.451   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X37Y75.CLK     Tah         (-Th)     0.195   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<119>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_55_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_55
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.219ns logic, 0.451ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_54 (SLICE_X37Y75.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.467 - 0.430)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X37Y75.C6      net (fanout=16)       0.455   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X37Y75.CLK     Tah         (-Th)     0.195   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<119>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_54_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_54
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.219ns logic, 0.455ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58 (SLICE_X34Y70.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.705ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.036ns (0.466 - 0.430)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X34Y70.C6      net (fanout=16)       0.486   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X34Y70.CLK     Tah         (-Th)     0.195   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<123>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_58_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.219ns logic, 0.486ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" 
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 300 paths analyzed, 300 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.076ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102 (SLICE_X47Y98.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.611ns (Levels of Logic = 1)
  Clock Path Skew:      -0.170ns (3.137 - 3.307)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X33Y106.C3     net (fanout=158)      1.769   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X33Y106.C      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<101>11
    SLICE_X47Y98.SR      net (fanout=16)       2.751   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X47Y98.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<39>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102
    -------------------------------------------------  ---------------------------
    Total                                      5.611ns (1.091ns logic, 4.520ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103 (SLICE_X47Y98.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.611ns (Levels of Logic = 1)
  Clock Path Skew:      -0.170ns (3.137 - 3.307)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X33Y106.C3     net (fanout=158)      1.769   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X33Y106.C      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<101>11
    SLICE_X47Y98.SR      net (fanout=16)       2.751   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X47Y98.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<39>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103
    -------------------------------------------------  ---------------------------
    Total                                      5.611ns (1.091ns logic, 4.520ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101 (SLICE_X47Y98.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.609ns (Levels of Logic = 1)
  Clock Path Skew:      -0.170ns (3.137 - 3.307)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X33Y106.C3     net (fanout=158)      1.769   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X33Y106.C      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<101>11
    SLICE_X47Y98.SR      net (fanout=16)       2.751   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X47Y98.CLK     Tsrck                 0.545   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<39>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101
    -------------------------------------------------  ---------------------------
    Total                                      5.609ns (1.089ns logic, 4.520ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123 (SLICE_X45Y90.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.041ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.263ns (3.339 - 3.076)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X45Y90.C5      net (fanout=158)      0.822   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X45Y90.CLK     Tah         (-Th)     0.195   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<59>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<123>11
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.219ns logic, 0.822ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56 (SLICE_X47Y88.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.215ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.267ns (3.343 - 3.076)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X47Y88.A3      net (fanout=158)      0.998   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X47Y88.CLK     Tah         (-Th)     0.197   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_rise<56>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<56>11
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.217ns logic, 0.998ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 (SLICE_X45Y90.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.263ns (3.339 - 3.076)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X45Y90.A3      net (fanout=158)      1.018   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X45Y90.CLK     Tah         (-Th)     0.197   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<59>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<121>11
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.217ns logic, 1.018ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" 
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.581ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y20.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    22.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      4.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (3.355 - 3.307)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X39Y87.AQ             Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5            net (fanout=158)      1.564   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A             Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y20.ENARDENL       net (fanout=2)        1.748   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y20.REGCLKARDRCLKU Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             4.334ns (1.022ns logic, 3.312ns route)
                                                              (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      4.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (3.363 - 3.307)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X39Y87.AQ             Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5            net (fanout=158)      1.564   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A             Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y20.ENARDENL       net (fanout=2)        1.748   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y20.REGCLKARDRCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             4.334ns (1.022ns logic, 3.312ns route)
                                                              (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      4.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (3.374 - 3.307)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y87.AQ         Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5        net (fanout=158)      1.564   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A         Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y20.ENARDENL   net (fanout=2)        1.748   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y20.CLKARDCLKU Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         4.334ns (1.022ns logic, 3.312ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    22.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (3.188 - 3.307)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X39Y87.AQ             Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5            net (fanout=158)      1.564   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A             Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL       net (fanout=2)        1.133   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.REGCLKARDRCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             3.719ns (1.022ns logic, 2.697ns route)
                                                              (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (3.206 - 3.307)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X39Y87.AQ             Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5            net (fanout=158)      1.564   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A             Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL       net (fanout=2)        1.133   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.REGCLKARDRCLKU Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             3.719ns (1.022ns logic, 2.697ns route)
                                                              (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (3.210 - 3.307)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y87.AQ         Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5        net (fanout=158)      1.564   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A         Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL   net (fanout=2)        1.133   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.CLKARDCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         3.719ns (1.022ns logic, 2.697ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.384ns (3.460 - 3.076)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y87.AQ         Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5        net (fanout=158)      1.439   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A         Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL   net (fanout=2)        1.042   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         2.587ns (0.106ns logic, 2.481ns route)
                                                          (4.1% logic, 95.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.375ns (3.451 - 3.076)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y87.AQ         Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5        net (fanout=158)      1.439   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A         Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL   net (fanout=2)        1.042   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         2.587ns (0.106ns logic, 2.481ns route)
                                                          (4.1% logic, 95.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.370ns (3.446 - 3.076)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X39Y87.AQ             Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5            net (fanout=158)      1.439   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A             Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y18.ENARDENL       net (fanout=2)        1.042   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y18.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             2.587ns (0.106ns logic, 2.481ns route)
                                                              (4.1% logic, 95.9% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y20.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.555ns (3.631 - 3.076)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y87.AQ         Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5        net (fanout=158)      1.439   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A         Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y20.ENARDENL   net (fanout=2)        1.608   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y20.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         3.153ns (0.106ns logic, 3.047ns route)
                                                          (3.4% logic, 96.6% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y20.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.551ns (3.627 - 3.076)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y87.AQ         Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5        net (fanout=158)      1.439   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A         Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y20.ENARDENL   net (fanout=2)        1.608   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y20.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         3.153ns (0.106ns logic, 3.047ns route)
                                                          (3.4% logic, 96.6% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y20.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.539ns (3.615 - 3.076)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X39Y87.AQ             Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X34Y101.A5            net (fanout=158)      1.439   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X34Y101.A             Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y20.ENARDENL       net (fanout=2)        1.608   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y20.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             3.153ns (0.106ns logic, 3.047ns route)
                                                              (3.4% logic, 96.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.344ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (SLICE_X51Y111.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    22.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.778ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.183 - 3.454)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y110.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly
    SLICE_X24Y114.A2     net (fanout=1)        1.281   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
    SLICE_X24Y114.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N66
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    SLICE_X51Y111.DX     net (fanout=1)        1.951   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
    SLICE_X51Y111.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (0.546ns logic, 3.232ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.273ns (Levels of Logic = 1)
  Clock Path Skew:      -0.243ns (3.183 - 3.426)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y114.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly
    SLICE_X24Y114.A3     net (fanout=1)        0.776   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<16>
    SLICE_X24Y114.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N66
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    SLICE_X51Y111.DX     net (fanout=1)        1.951   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
    SLICE_X51Y111.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.546ns logic, 2.727ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.948ns (Levels of Logic = 1)
  Clock Path Skew:      -0.243ns (3.183 - 3.426)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y114.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly
    SLICE_X24Y114.A6     net (fanout=1)        0.451   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
    SLICE_X24Y114.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N66
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    SLICE_X51Y111.DX     net (fanout=1)        1.951   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
    SLICE_X51Y111.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.546ns logic, 2.402ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (SLICE_X51Y90.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    23.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (3.119 - 3.364)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y109.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly
    SLICE_X32Y106.A2     net (fanout=1)        0.930   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
    SLICE_X32Y106.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_pos_not0001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
    SLICE_X51Y90.DX      net (fanout=1)        1.555   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<7>
    SLICE_X51Y90.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.546ns logic, 2.485ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.119 - 3.378)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y107.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly
    SLICE_X32Y106.A6     net (fanout=1)        0.621   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
    SLICE_X32Y106.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_pos_not0001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
    SLICE_X51Y90.DX      net (fanout=1)        1.555   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<7>
    SLICE_X51Y90.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.546ns logic, 2.176ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.703ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.119 - 3.378)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y107.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly
    SLICE_X32Y106.A3     net (fanout=1)        0.602   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<36>
    SLICE_X32Y106.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_pos_not0001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
    SLICE_X51Y90.DX      net (fanout=1)        1.555   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<7>
    SLICE_X51Y90.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (0.546ns logic, 2.157ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (SLICE_X51Y91.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    23.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.989ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (3.128 - 3.344)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.CQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly
    SLICE_X32Y109.A2     net (fanout=1)        0.929   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<30>
    SLICE_X32Y109.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N1421
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    SLICE_X51Y91.DX      net (fanout=1)        1.514   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<6>
    SLICE_X51Y91.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.546ns logic, 2.443ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.819ns (Levels of Logic = 1)
  Clock Path Skew:      -0.216ns (3.128 - 3.344)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly
    SLICE_X32Y109.A3     net (fanout=1)        0.759   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
    SLICE_X32Y109.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N1421
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    SLICE_X51Y91.DX      net (fanout=1)        1.514   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<6>
    SLICE_X51Y91.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.546ns logic, 2.273ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.236ns (3.128 - 3.364)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y109.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly
    SLICE_X32Y109.A5     net (fanout=1)        0.571   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<33>
    SLICE_X32Y109.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N1421
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    SLICE_X51Y91.DX      net (fanout=1)        1.514   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<6>
    SLICE_X51Y91.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (0.546ns logic, 2.085ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X0Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.736ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.283ns (3.490 - 3.207)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly
    SLICE_X0Y110.A6      net (fanout=1)        0.541   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<9>
    SLICE_X0Y110.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.736ns (0.195ns logic, 0.541ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X0Y110.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.283ns (3.490 - 3.207)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly
    SLICE_X0Y110.A5      net (fanout=1)        0.631   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<8>
    SLICE_X0Y110.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.195ns logic, 0.631ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (SLICE_X0Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.286ns (3.500 - 3.214)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y111.DQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly
    SLICE_X0Y111.A5      net (fanout=1)        0.630   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
    SLICE_X0Y111.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.214ns logic, 0.630ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.985ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y91.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.266ns (3.121 - 3.387)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y91.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X20Y91.A2      net (fanout=1)        0.967   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X20Y91.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.457ns logic, 0.967ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y91.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.266ns (3.121 - 3.387)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y91.CQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X20Y91.A4      net (fanout=1)        0.688   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X20Y91.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.457ns logic, 0.688ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y91.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    25.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.074ns (Levels of Logic = 1)
  Clock Path Skew:      -0.266ns (3.121 - 3.387)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y91.BQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X20Y91.A3      net (fanout=1)        0.617   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X20Y91.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.457ns logic, 0.617ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y91.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.205ns (3.355 - 3.150)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y91.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X20Y91.A5      net (fanout=1)        0.367   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X20Y91.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.195ns logic, 0.367ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.237ns (3.355 - 3.118)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y91.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X20Y91.A6      net (fanout=1)        0.415   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X20Y91.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.195ns logic, 0.415ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y91.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.205ns (3.355 - 3.150)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y91.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X20Y91.A3      net (fanout=1)        0.568   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X20Y91.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.195ns logic, 0.568ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.006ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X16Y115.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (3.192 - 3.483)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y115.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X16Y115.A2     net (fanout=1)        0.963   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X16Y115.CLK    Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.457ns logic, 0.963ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X16Y115.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (3.192 - 3.483)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y115.CQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X16Y115.A4     net (fanout=1)        0.690   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X16Y115.CLK    Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.457ns logic, 0.690ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X16Y115.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    25.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.070ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (3.192 - 3.483)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y115.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X16Y115.A3     net (fanout=1)        0.613   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X16Y115.CLK    Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.457ns logic, 0.613ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X16Y115.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.192ns (3.432 - 3.240)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y115.DQ     Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X16Y115.A5     net (fanout=1)        0.362   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X16Y115.CLK    Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.195ns logic, 0.362ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X16Y115.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.234ns (3.432 - 3.198)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y116.DQ     Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X16Y115.A6     net (fanout=1)        0.406   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X16Y115.CLK    Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.214ns logic, 0.406ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X16Y115.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.192ns (3.432 - 3.240)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y115.BQ     Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X16Y115.A3     net (fanout=1)        0.564   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X16Y115.CLK    Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.195ns logic, 0.564ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         3.067 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.210ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y238.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 5.625ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y238.CE1    net (fanout=8)        0.971   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y238.CLK    Tice1ck               0.581   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (1.098ns logic, 0.971ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.045ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y238.CE1    net (fanout=8)        0.971   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y238.CLKB   Tice1ck               0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (1.074ns logic, 0.971ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y239.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 5.625ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y239.CE1    net (fanout=8)        0.971   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y239.CLK    Tice1ck               0.581   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (1.098ns logic, 0.971ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.045ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y239.CE1    net (fanout=8)        0.971   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y239.CLKB   Tice1ck               0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (1.074ns logic, 0.971ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y202.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      1.977ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling at 5.625ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y218.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y202.CE1    net (fanout=8)        0.879   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X2Y202.CLK    Tice1ck               0.581   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (1.098ns logic, 0.879ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      1.953ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y218.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y202.CE1    net (fanout=8)        0.879   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X2Y202.CLKB   Tice1ck               0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.074ns logic, 0.879ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         3.067 ns;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y184.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.069ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y180.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y184.CE1    net (fanout=8)        0.332   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X2Y184.CLKB   Tickce1     (-Th)    -0.261   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.737ns logic, 0.332ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling at 5.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y180.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y184.CE1    net (fanout=8)        0.332   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X2Y184.CLK    Tickce1     (-Th)    -0.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.763ns logic, 0.332ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y224.CLKB   Tickce1     (-Th)    -0.261   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.737ns logic, 0.338ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling at 5.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y224.CLK    Tickce1     (-Th)    -0.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.763ns logic, 0.338ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X2Y224.CLKB   Tickce1     (-Th)    -0.261   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling at 5.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X2Y224.CLK    Tickce1     (-Th)    -0.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_i_flops = PERIOD TIMEGRP "clk_i_flops" 20 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5042 paths analyzed, 439 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.582ns.
--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/pll_delay_cnt_0 (SLICE_X24Y59.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_9 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.149 - 1.236)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_9 to i_appsfpga_io/pll_delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.BQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    SLICE_X25Y60.C3      net (fanout=5)        6.730   i_appsfpga_io/pll_delay_cnt<9>
    SLICE_X25Y60.C       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_locked_rstz_gq1_or00001
    SLICE_X25Y60.B3      net (fanout=2)        0.439   i_appsfpga_io/pll_locked_rstz_gq1_or0000
    SLICE_X25Y60.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CE      net (fanout=3)        0.300   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      8.354ns (0.885ns logic, 7.469ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_4 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (1.149 - 1.238)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_4 to i_appsfpga_io/pll_delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.AQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<7>
                                                       i_appsfpga_io/pll_delay_cnt_4
    SLICE_X27Y59.D1      net (fanout=2)        0.863   i_appsfpga_io/pll_delay_cnt<4>
    SLICE_X27Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y60.B6      net (fanout=1)        0.287   i_appsfpga_io/N0
    SLICE_X25Y60.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CE      net (fanout=3)        0.300   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.885ns logic, 1.450ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_1 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_1 to i_appsfpga_io/pll_delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.BQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_1
    SLICE_X27Y59.D2      net (fanout=2)        0.761   i_appsfpga_io/pll_delay_cnt<1>
    SLICE_X27Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y60.B6      net (fanout=1)        0.287   i_appsfpga_io/N0
    SLICE_X25Y60.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CE      net (fanout=3)        0.300   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.885ns logic, 1.348ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/pll_delay_cnt_1 (SLICE_X24Y59.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_9 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.149 - 1.236)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_9 to i_appsfpga_io/pll_delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.BQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    SLICE_X25Y60.C3      net (fanout=5)        6.730   i_appsfpga_io/pll_delay_cnt<9>
    SLICE_X25Y60.C       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_locked_rstz_gq1_or00001
    SLICE_X25Y60.B3      net (fanout=2)        0.439   i_appsfpga_io/pll_locked_rstz_gq1_or0000
    SLICE_X25Y60.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CE      net (fanout=3)        0.300   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      8.354ns (0.885ns logic, 7.469ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_4 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (1.149 - 1.238)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_4 to i_appsfpga_io/pll_delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.AQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<7>
                                                       i_appsfpga_io/pll_delay_cnt_4
    SLICE_X27Y59.D1      net (fanout=2)        0.863   i_appsfpga_io/pll_delay_cnt<4>
    SLICE_X27Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y60.B6      net (fanout=1)        0.287   i_appsfpga_io/N0
    SLICE_X25Y60.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CE      net (fanout=3)        0.300   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.885ns logic, 1.450ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_1 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_1 to i_appsfpga_io/pll_delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.BQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_1
    SLICE_X27Y59.D2      net (fanout=2)        0.761   i_appsfpga_io/pll_delay_cnt<1>
    SLICE_X27Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y60.B6      net (fanout=1)        0.287   i_appsfpga_io/N0
    SLICE_X25Y60.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CE      net (fanout=3)        0.300   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.885ns logic, 1.348ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/pll_delay_cnt_2 (SLICE_X24Y59.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_9 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.149 - 1.236)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_9 to i_appsfpga_io/pll_delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.BQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    SLICE_X25Y60.C3      net (fanout=5)        6.730   i_appsfpga_io/pll_delay_cnt<9>
    SLICE_X25Y60.C       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_locked_rstz_gq1_or00001
    SLICE_X25Y60.B3      net (fanout=2)        0.439   i_appsfpga_io/pll_locked_rstz_gq1_or0000
    SLICE_X25Y60.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CE      net (fanout=3)        0.300   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      8.354ns (0.885ns logic, 7.469ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_4 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (1.149 - 1.238)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_4 to i_appsfpga_io/pll_delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.AQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<7>
                                                       i_appsfpga_io/pll_delay_cnt_4
    SLICE_X27Y59.D1      net (fanout=2)        0.863   i_appsfpga_io/pll_delay_cnt<4>
    SLICE_X27Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y60.B6      net (fanout=1)        0.287   i_appsfpga_io/N0
    SLICE_X25Y60.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CE      net (fanout=3)        0.300   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.885ns logic, 1.450ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_1 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_1 to i_appsfpga_io/pll_delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.BQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_1
    SLICE_X27Y59.D2      net (fanout=2)        0.761   i_appsfpga_io/pll_delay_cnt<1>
    SLICE_X27Y59.D       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y60.B6      net (fanout=1)        0.287   i_appsfpga_io/N0
    SLICE_X25Y60.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CE      net (fanout=3)        0.300   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y59.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.885ns logic, 1.348ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_i_flops = PERIOD TIMEGRP "clk_i_flops" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pwr_float_capture2q (SLICE_X43Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwr_float_capture1q (FF)
  Destination:          pwr_float_capture2q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 20.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pwr_float_capture1q to pwr_float_capture2q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.AQ      Tcko                  0.414   pwr_float_capture3q
                                                       pwr_float_capture1q
    SLICE_X43Y70.BX      net (fanout=2)        0.292   pwr_float_capture1q
    SLICE_X43Y70.CLK     Tckdi       (-Th)     0.231   pwr_float_capture3q
                                                       pwr_float_capture2q
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point reset_pb_capture2q (SLICE_X14Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_pb_capture1q (FF)
  Destination:          reset_pb_capture2q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 20.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: reset_pb_capture1q to reset_pb_capture2q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y65.AQ      Tcko                  0.414   reset_pb_capture4q
                                                       reset_pb_capture1q
    SLICE_X14Y65.BX      net (fanout=2)        0.312   reset_pb_capture1q
    SLICE_X14Y65.CLK     Tckdi       (-Th)     0.231   reset_pb_capture4q
                                                       reset_pb_capture2q
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.183ns logic, 0.312ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point debounced_logic_rstz (SLICE_X15Y65.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_pb_capture4q (FF)
  Destination:          debounced_logic_rstz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.142 - 0.157)
  Source Clock:         clk_i_IBUFG rising at 20.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: reset_pb_capture4q to debounced_logic_rstz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y65.DQ      Tcko                  0.414   reset_pb_capture4q
                                                       reset_pb_capture4q
    SLICE_X15Y65.B6      net (fanout=1)        0.270   reset_pb_capture4q
    SLICE_X15Y65.CLK     Tah         (-Th)     0.196   debounced_logic_rstz
                                                       debounced_logic_rstz_mux00001
                                                       debounced_logic_rstz
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.218ns logic, 0.270ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i_flops = PERIOD TIMEGRP "clk_i_flops" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y5.CLKOUT1
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Logical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_usb = PERIOD TIMEGRP "clk_usb_flops" 20.83 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_usb = PERIOD TIMEGRP "clk_usb_flops" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Logical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: i_appscore/USB_IO_INST/ifclk_bufg
--------------------------------------------------------------------------------
Slack: 10.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Logical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: i_appscore/USB_IO_INST/ifclk_bufg
--------------------------------------------------------------------------------
Slack: 19.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appscore/USB_IO_INST/i_bufg_ifclk/I0
  Logical resource: i_appscore/USB_IO_INST/i_bufg_ifclk/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: apps_testpt_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs0_flops = PERIOD TIMEGRP "dqs0_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs0_flops = PERIOD TIMEGRP "dqs0_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X0Y222.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X0Y222.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X0Y236.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs1_flops = PERIOD TIMEGRP "dqs1_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs1_flops = PERIOD TIMEGRP "dqs1_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X0Y220.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X0Y220.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X0Y211.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs2_flops = PERIOD TIMEGRP "dqs2_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs2_flops = PERIOD TIMEGRP "dqs2_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X0Y218.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X0Y218.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X0Y206.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs3_flops = PERIOD TIMEGRP "dqs3_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs3_flops = PERIOD TIMEGRP "dqs3_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y222.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y222.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y239.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs4_flops = PERIOD TIMEGRP "dqs4_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs4_flops = PERIOD TIMEGRP "dqs4_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y220.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y220.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y227.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs5_flops = PERIOD TIMEGRP "dqs5_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs5_flops = PERIOD TIMEGRP "dqs5_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y218.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y218.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y201.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs6_flops = PERIOD TIMEGRP "dqs6_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs6_flops = PERIOD TIMEGRP "dqs6_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y182.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y182.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y193.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs7_flops = PERIOD TIMEGRP "dqs7_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs7_flops = PERIOD TIMEGRP "dqs7_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y180.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y180.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y173.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pad_to_pad = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP 
"PADS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 17 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.951ns.
--------------------------------------------------------------------------------

Paths for end point clk_r_o (AE18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.049ns (requirement - data path)
  Source:               clk_i (PAD)
  Destination:          clk_r_o (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 4)

  Maximum Data Path: clk_i to clk_r_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    AE18.O               net (fanout=3)        2.777   clk_r_o_OBUF
    AE18.PAD             Tioop                 2.658   clk_r_o
                                                       clk_r_o_OBUF
                                                       clk_r_o
    -------------------------------------------------  ---------------------------
    Total                                      8.951ns (4.035ns logic, 4.916ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point bidir<7> (F29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.303ns (requirement - data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<7> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      5.697ns (Levels of Logic = 2)

  Maximum Data Path: ctl1 to bidir<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    F29.T                net (fanout=35)       2.279   apps_testpt_6_OBUF
    F29.PAD              Tiotp                 2.538   bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/OBUFT
                                                       bidir<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.697ns (3.418ns logic, 2.279ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point bidir<3> (G30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.304ns (requirement - data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<3> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      5.696ns (Levels of Logic = 2)

  Maximum Data Path: ctl1 to bidir<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    G30.T                net (fanout=35)       2.271   apps_testpt_6_OBUF
    G30.PAD              Tiotp                 2.545   bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/OBUFT
                                                       bidir<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (3.425ns logic, 2.271ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_pad_to_pad = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point bidir<15> (M30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   4.874ns (data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<15> (PAD)
  Data Path Delay:      4.874ns (Levels of Logic = 2)

  Minimum Data Path: ctl1 to bidir<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    M30.T                net (fanout=35)       1.749   apps_testpt_6_OBUF
    M30.PAD              Tiotp                 2.278   bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/OBUFT
                                                       bidir<15>
    -------------------------------------------------  ---------------------------
    Total                                      4.874ns (3.125ns logic, 1.749ns route)
                                                       (64.1% logic, 35.9% route)
--------------------------------------------------------------------------------

Paths for end point bidir<10> (L30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   4.886ns (data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<10> (PAD)
  Data Path Delay:      4.886ns (Levels of Logic = 2)

  Minimum Data Path: ctl1 to bidir<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    L30.T                net (fanout=35)       1.749   apps_testpt_6_OBUF
    L30.PAD              Tiotp                 2.290   bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/OBUFT
                                                       bidir<10>
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (3.137ns logic, 1.749ns route)
                                                       (64.2% logic, 35.8% route)
--------------------------------------------------------------------------------

Paths for end point bidir<5> (G31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   5.111ns (data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<5> (PAD)
  Data Path Delay:      5.111ns (Levels of Logic = 2)

  Minimum Data Path: ctl1 to bidir<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    G31.T                net (fanout=35)       1.960   apps_testpt_6_OBUF
    G31.PAD              Tiotp                 2.304   bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/OBUFT
                                                       bidir<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.111ns (3.151ns logic, 1.960ns route)
                                                       (61.7% logic, 38.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs0_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs1_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs2_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs3_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs4_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs5_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs6_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs7_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs0_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.824ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y111.AQ        Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y222.DATAIN  net (fanout=1)        0.522   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y222.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y222.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.683ns (2.161ns logic, 0.522ns route)
                                                         (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs0_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.615ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y111.AQ        Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y222.DATAIN  net (fanout=1)        0.480   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y222.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y222.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.756ns (2.276ns logic, 0.480ns route)
                                                         (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs1_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.824ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.AQ        Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.522   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.683ns (2.161ns logic, 0.522ns route)
                                                         (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs1_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.615ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.AQ        Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.480   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.756ns (2.276ns logic, 0.480ns route)
                                                         (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs2_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.823ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y109.AQ        Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y218.DATAIN  net (fanout=1)        0.521   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y218.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y218.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.682ns (2.161ns logic, 0.521ns route)
                                                         (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs2_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.615ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y109.AQ        Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y218.DATAIN  net (fanout=1)        0.480   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y218.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y218.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.756ns (2.276ns logic, 0.480ns route)
                                                         (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs3_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.576ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y111.DQ       Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X2Y222.DATAIN  net (fanout=1)        0.295   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X2Y222.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y222.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.435ns (2.140ns logic, 0.295ns route)
                                                         (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs3_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.388ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y111.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X2Y222.DATAIN  net (fanout=1)        0.272   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X2Y222.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y222.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.529ns (2.257ns logic, 0.272ns route)
                                                         (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs4_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.581ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y110.DQ       Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X2Y220.DATAIN  net (fanout=1)        0.300   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X2Y220.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y220.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.440ns (2.140ns logic, 0.300ns route)
                                                         (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs4_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.392ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y110.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X2Y220.DATAIN  net (fanout=1)        0.276   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X2Y220.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y220.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.533ns (2.257ns logic, 0.276ns route)
                                                         (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs5_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.573ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y109.DQ       Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X2Y218.DATAIN  net (fanout=1)        0.292   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X2Y218.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y218.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.432ns (2.140ns logic, 0.292ns route)
                                                         (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs5_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.385ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y109.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X2Y218.DATAIN  net (fanout=1)        0.269   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X2Y218.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y218.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.526ns (2.257ns logic, 0.269ns route)
                                                         (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs6_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y182.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.573ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y91.DQ        Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X2Y182.DATAIN  net (fanout=1)        0.292   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X2Y182.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y182.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y182.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.432ns (2.140ns logic, 0.292ns route)
                                                         (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs6_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y182.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.385ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y91.DQ        Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X2Y182.DATAIN  net (fanout=1)        0.269   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X2Y182.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y182.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y182.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.526ns (2.257ns logic, 0.269ns route)
                                                         (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs7_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y180.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.581ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y90.DQ        Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X2Y180.DATAIN  net (fanout=1)        0.300   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X2Y180.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y180.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y180.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.440ns (2.140ns logic, 0.300ns route)
                                                         (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs7_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y180.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.392ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y90.DQ        Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X2Y180.DATAIN  net (fanout=1)        0.276   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X2Y180.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y180.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y180.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.533ns (2.257ns logic, 0.276ns route)
                                                         (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk_usb_to_TPT_ifclk_bufg_path" TIG;

 287 paths analyzed, 287 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.CLKARDCLKL), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.464ns (data path)
  Source:               clk_usb (PAD)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Data Path Delay:      9.464ns (Levels of Logic = 4)

  Maximum Data Path: clk_usb to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y16.CLKARDCLKL net (fanout=95)       1.866   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.464ns (1.387ns logic, 8.077ns route)
                                                          (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.CLKARDCLKU), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.460ns (data path)
  Source:               clk_usb (PAD)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Data Path Delay:      9.460ns (Levels of Logic = 4)

  Maximum Data Path: clk_usb to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y16.CLKARDCLKU net (fanout=95)       1.862   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.460ns (1.387ns logic, 8.073ns route)
                                                          (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X0Y15.CLKARDCLKL), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.393ns (data path)
  Source:               clk_usb (PAD)
  Destination:          i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Data Path Delay:      9.393ns (Levels of Logic = 4)

  Maximum Data Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ffs_to_ddr2_ck_n_path" TIG;

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ddr2_ck_n<1> (K18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.405ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 (FF)
  Destination:          ddr2_ck_n<1> (PAD)
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x falling at 3.333ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 to ddr2_ck_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y156.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.PAD              Tioop                 1.798   ddr2_ck_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_obuf_ck_i/N
                                                       ddr2_ck_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (2.405ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.405ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 (FF)
  Destination:          ddr2_ck_n<1> (PAD)
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x rising at 0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 to ddr2_ck_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y156.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.PAD              Tioop                 1.798   ddr2_ck_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_obuf_ck_i/N
                                                       ddr2_ck_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (2.405ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_ck_n<0> (L19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.400ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 (FF)
  Destination:          ddr2_ck_n<0> (PAD)
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x falling at 3.333ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 to ddr2_ck_n<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y158.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.PAD              Tioop                 1.793   ddr2_ck_n<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_obuf_ck_i/N
                                                       ddr2_ck_n<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (2.400ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.400ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 (FF)
  Destination:          ddr2_ck_n<0> (PAD)
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x rising at 0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 to ddr2_ck_n<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y158.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.PAD              Tioop                 1.793   ddr2_ck_n<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_obuf_ck_i/N
                                                       ddr2_ck_n<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (2.400ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1114 paths analyzed, 216 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.642ns.
--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X8Y27.AI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.501ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_SYNC/U_SYNC to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.450   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X23Y39.D2      net (fanout=2)        0.896   i_icon/U0/U_ICON/iSYNC
    SLICE_X23Y39.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X12Y25.B1      net (fanout=8)        1.722   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X12Y25.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X9Y23.C2       net (fanout=31)       1.173   CONTROL1<5>
    SLICE_X9Y23.C        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<4>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/LUT_OUT
    SLICE_X8Y27.AI       net (fanout=1)        0.643   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<10>
    SLICE_X8Y27.CLK      Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      5.501ns (1.067ns logic, 4.434ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.450   i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X18Y29.D1      net (fanout=5)        0.920   i_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X18Y29.D       Tilo                  0.094   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X12Y25.B2      net (fanout=2)        1.010   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X12Y25.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X9Y23.C2       net (fanout=31)       1.173   CONTROL1<5>
    SLICE_X9Y23.C        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<4>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/LUT_OUT
    SLICE_X8Y27.AI       net (fanout=1)        0.643   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<10>
    SLICE_X8Y27.CLK      Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.067ns logic, 3.746ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.CQ      Tcko                  0.450   i_icon/U0/U_ICON/iCORE_ID<3>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X17Y31.D1      net (fanout=6)        1.026   i_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X17Y31.D       Tilo                  0.094   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X12Y25.B6      net (fanout=4)        0.682   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X12Y25.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X9Y23.C2       net (fanout=31)       1.173   CONTROL1<5>
    SLICE_X9Y23.C        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<4>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/LUT_OUT
    SLICE_X8Y27.AI       net (fanout=1)        0.643   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<10>
    SLICE_X8Y27.CLK      Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.067ns logic, 3.524ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X8Y24.AI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_SYNC/U_SYNC to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.450   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X23Y39.D2      net (fanout=2)        0.896   i_icon/U0/U_ICON/iSYNC
    SLICE_X23Y39.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X12Y25.B1      net (fanout=8)        1.722   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X12Y25.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X8Y23.C3       net (fanout=31)       0.980   CONTROL1<5>
    SLICE_X8Y23.C        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<5>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/LUT_OUT
    SLICE_X8Y24.AI       net (fanout=1)        0.593   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<5>
    SLICE_X8Y24.CLK      Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.067ns logic, 4.191ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.450   i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X18Y29.D1      net (fanout=5)        0.920   i_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X18Y29.D       Tilo                  0.094   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X12Y25.B2      net (fanout=2)        1.010   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X12Y25.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X8Y23.C3       net (fanout=31)       0.980   CONTROL1<5>
    SLICE_X8Y23.C        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<5>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/LUT_OUT
    SLICE_X8Y24.AI       net (fanout=1)        0.593   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<5>
    SLICE_X8Y24.CLK      Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.067ns logic, 3.503ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.CQ      Tcko                  0.450   i_icon/U0/U_ICON/iCORE_ID<3>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X17Y31.D1      net (fanout=6)        1.026   i_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X17Y31.D       Tilo                  0.094   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X12Y25.B6      net (fanout=4)        0.682   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X12Y25.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X8Y23.C3       net (fanout=31)       0.980   CONTROL1<5>
    SLICE_X8Y23.C        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<5>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/LUT_OUT
    SLICE_X8Y24.AI       net (fanout=1)        0.593   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<5>
    SLICE_X8Y24.CLK      Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.067ns logic, 3.281ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X10Y24.AI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.132ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_SYNC/U_SYNC to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.450   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X23Y39.D2      net (fanout=2)        0.896   i_icon/U0/U_ICON/iSYNC
    SLICE_X23Y39.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X12Y25.B1      net (fanout=8)        1.722   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X12Y25.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X8Y26.B4       net (fanout=31)       0.889   CONTROL1<5>
    SLICE_X8Y26.B        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT
    SLICE_X10Y24.AI      net (fanout=1)        0.558   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
    SLICE_X10Y24.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<14>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (1.067ns logic, 4.065ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.450   i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X18Y29.D1      net (fanout=5)        0.920   i_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X18Y29.D       Tilo                  0.094   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X12Y25.B2      net (fanout=2)        1.010   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X12Y25.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X8Y26.B4       net (fanout=31)       0.889   CONTROL1<5>
    SLICE_X8Y26.B        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT
    SLICE_X10Y24.AI      net (fanout=1)        0.558   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
    SLICE_X10Y24.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<14>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.067ns logic, 3.377ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.CQ      Tcko                  0.450   i_icon/U0/U_ICON/iCORE_ID<3>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X17Y31.D1      net (fanout=6)        1.026   i_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X17Y31.D       Tilo                  0.094   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X12Y25.B6      net (fanout=4)        0.682   i_icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X12Y25.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X8Y26.B4       net (fanout=31)       0.889   CONTROL1<5>
    SLICE_X8Y26.B        Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT
    SLICE_X10Y24.AI      net (fanout=1)        0.558   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
    SLICE_X10Y24.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<14>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.067ns logic, 3.155ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X19Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.414   i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X19Y32.BX      net (fanout=5)        0.284   i_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X19Y32.CLK     Tckdi       (-Th)     0.231   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.183ns logic, 0.284ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X25Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Destination:          i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR to i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y42.BQ      Tcko                  0.414   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    SLICE_X25Y42.AX      net (fanout=2)        0.289   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
    SLICE_X25Y42.CLK     Tckdi       (-Th)     0.229   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.185ns logic, 0.289ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG (SLICE_X18Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_F_REG to i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.414   i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd3_out
                                                       i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X18Y23.BX      net (fanout=1)        0.292   i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd5_out
    SLICE_X18Y23.CLK     Tckdi       (-Th)     0.231   i_vio_sys/U0/I_VIO/INPUT_SHIFT<1>
                                                       i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/out_temp/CLK
  Logical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK
  Location pin: SLICE_X10Y21.CLK
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/out_temp/CLK
  Logical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK
  Location pin: SLICE_X10Y21.CLK
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/out_temp/CLK
  Logical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK
  Location pin: SLICE_X8Y22.CLK
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.093ns.
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X19Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X25Y41.D1      net (fanout=3)        1.168   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X25Y41.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X19Y32.CE      net (fanout=3)        1.011   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X19Y32.CLK     Tceck                 0.229   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (0.773ns logic, 2.179ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X19Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X25Y41.D1      net (fanout=3)        1.168   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X25Y41.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X19Y32.CE      net (fanout=3)        1.011   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X19Y32.CLK     Tceck                 0.229   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (0.773ns logic, 2.179ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X18Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X25Y41.D1      net (fanout=3)        1.168   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X25Y41.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X18Y31.CE      net (fanout=3)        0.869   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X18Y31.CLK     Tceck                 0.229   i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (0.773ns logic, 2.037ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X24Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X25Y42.D1      net (fanout=3)        1.072   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X25Y42.D       Tilo                  0.087   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X24Y42.SR      net (fanout=3)        0.278   i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X24Y42.CLK     Tcksr       (-Th)    -0.200   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.701ns logic, 1.350ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X23Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.053ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X25Y42.D1      net (fanout=3)        1.072   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X25Y42.D       Tilo                  0.087   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X23Y42.SR      net (fanout=3)        0.272   i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X23Y42.CLK     Tcksr       (-Th)    -0.208   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (0.709ns logic, 1.344ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X24Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.913ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X25Y42.D1      net (fanout=3)        1.072   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X25Y42.D       Tilo                  0.087   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X24Y42.SR      net (fanout=3)        0.278   i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X24Y42.CLK     Tcksr       (-Th)    -0.203   i_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       i_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (0.704ns logic, 1.350ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.979ns.
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y46.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    i_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y46.A4      net (fanout=3)        0.362   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X27Y46.CLK     Tas                   0.026   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.476ns logic, 0.362ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y46.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    i_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y46.A4      net (fanout=3)        0.333   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X27Y46.CLK     Tah         (-Th)     0.197   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSfalse_path" TIG;

 85 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0 (SLICE_X27Y57.CE), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.202ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_1 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0 (FF)
  Data Path Delay:      4.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (4.726 - 4.898)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_1 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.BQ      Tcko                  0.450   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_1
    SLICE_X32Y57.C1      net (fanout=22)       2.061   i_appscore/mem_rd_pattern_id<1>
    SLICE_X32Y57.CMUX    Tilo                  0.246   i_appscore/DMD_TRIGGER_CONTROL_INST/N21
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_not0001_SW0
    SLICE_X32Y57.A6      net (fanout=1)        0.149   i_appscore/DMD_TRIGGER_CONTROL_INST/N4
    SLICE_X32Y57.A       Tilo                  0.094   i_appscore/DMD_TRIGGER_CONTROL_INST/N21
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_not0001
    SLICE_X27Y57.CE      net (fanout=6)        1.367   i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_not0001
    SLICE_X27Y57.CLK     Tceck                 0.229   i_appscore/mem_dmd_blkmd<0>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (1.019ns logic, 3.577ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.914ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_2 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0 (FF)
  Data Path Delay:      4.308ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (4.726 - 4.898)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_2 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.CQ      Tcko                  0.450   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_2
    SLICE_X32Y57.C3      net (fanout=22)       1.792   i_appscore/mem_rd_pattern_id<2>
    SLICE_X32Y57.CMUX    Tilo                  0.227   i_appscore/DMD_TRIGGER_CONTROL_INST/N21
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_not0001_SW0
    SLICE_X32Y57.A6      net (fanout=1)        0.149   i_appscore/DMD_TRIGGER_CONTROL_INST/N4
    SLICE_X32Y57.A       Tilo                  0.094   i_appscore/DMD_TRIGGER_CONTROL_INST/N21
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_not0001
    SLICE_X27Y57.CE      net (fanout=6)        1.367   i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_not0001
    SLICE_X27Y57.CLK     Tceck                 0.229   i_appscore/mem_dmd_blkmd<0>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (1.000ns logic, 3.308ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.545ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_3 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0 (FF)
  Data Path Delay:      3.939ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (4.726 - 4.898)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_3 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.DQ      Tcko                  0.450   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_3
    SLICE_X32Y57.C5      net (fanout=16)       1.405   i_appscore/mem_rd_pattern_id<3>
    SLICE_X32Y57.CMUX    Tilo                  0.245   i_appscore/DMD_TRIGGER_CONTROL_INST/N21
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_not0001_SW0
    SLICE_X32Y57.A6      net (fanout=1)        0.149   i_appscore/DMD_TRIGGER_CONTROL_INST/N4
    SLICE_X32Y57.A       Tilo                  0.094   i_appscore/DMD_TRIGGER_CONTROL_INST/N21
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_not0001
    SLICE_X27Y57.CE      net (fanout=6)        1.367   i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_not0001
    SLICE_X27Y57.CLK     Tceck                 0.229   i_appscore/mem_dmd_blkmd<0>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (1.018ns logic, 2.921ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0 (SLICE_X27Y50.A4), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.078ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_3 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0 (FF)
  Data Path Delay:      4.443ns (Levels of Logic = 2)
  Clock Path Skew:      -0.201ns (4.697 - 4.898)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_3 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.DQ      Tcko                  0.450   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_3
    SLICE_X33Y52.A1      net (fanout=16)       2.634   i_appscore/mem_rd_pattern_id<3>
    SLICE_X33Y52.A       Tilo                  0.094   i_appscore/DMD_TRIGGER_CONTROL_INST/N24
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_mux0002<5>21_SW0
    SLICE_X27Y50.A4      net (fanout=1)        1.239   i_appscore/DMD_TRIGGER_CONTROL_INST/N24
    SLICE_X27Y50.CLK     Tas                   0.026   i_appscore/mem_dmd_rowad<7>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_mux0002<10>1
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.570ns logic, 3.873ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.968ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_1 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0 (FF)
  Data Path Delay:      4.333ns (Levels of Logic = 2)
  Clock Path Skew:      -0.201ns (4.697 - 4.898)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_1 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.BQ      Tcko                  0.450   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_1
    SLICE_X33Y52.A4      net (fanout=22)       2.524   i_appscore/mem_rd_pattern_id<1>
    SLICE_X33Y52.A       Tilo                  0.094   i_appscore/DMD_TRIGGER_CONTROL_INST/N24
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_mux0002<5>21_SW0
    SLICE_X27Y50.A4      net (fanout=1)        1.239   i_appscore/DMD_TRIGGER_CONTROL_INST/N24
    SLICE_X27Y50.CLK     Tas                   0.026   i_appscore/mem_dmd_rowad<7>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_mux0002<10>1
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (0.570ns logic, 3.763ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.400ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_2 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0 (FF)
  Data Path Delay:      3.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.201ns (4.697 - 4.898)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_2 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.CQ      Tcko                  0.450   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_2
    SLICE_X33Y52.A2      net (fanout=22)       1.956   i_appscore/mem_rd_pattern_id<2>
    SLICE_X33Y52.A       Tilo                  0.094   i_appscore/DMD_TRIGGER_CONTROL_INST/N24
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_mux0002<5>21_SW0
    SLICE_X27Y50.A4      net (fanout=1)        1.239   i_appscore/DMD_TRIGGER_CONTROL_INST/N24
    SLICE_X27Y50.CLK     Tas                   0.026   i_appscore/mem_dmd_rowad<7>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_mux0002<10>1
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad_0
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (0.570ns logic, 3.195ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3 (SLICE_X32Y52.B6), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.837ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_1 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3 (FF)
  Data Path Delay:      4.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.236ns (4.662 - 4.898)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_1 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.BQ      Tcko                  0.450   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_1
    SLICE_X33Y53.C1      net (fanout=22)       2.496   i_appscore/mem_rd_pattern_id<1>
    SLICE_X33Y53.C       Tilo                  0.094   i_appscore/mem_dmd_blkad<1>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>84
    SLICE_X32Y52.A1      net (fanout=1)        0.876   i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>84
    SLICE_X32Y52.A       Tilo                  0.094   i_appscore/mem_dmd_blkad<3>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>138
    SLICE_X32Y52.B6      net (fanout=1)        0.154   i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>138
    SLICE_X32Y52.CLK     Tas                   0.003   i_appscore/mem_dmd_blkad<3>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>170
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (0.641ns logic, 3.526ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.396ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_3 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3 (FF)
  Data Path Delay:      3.726ns (Levels of Logic = 3)
  Clock Path Skew:      -0.236ns (4.662 - 4.898)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_3 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.DQ      Tcko                  0.450   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_3
    SLICE_X33Y53.C3      net (fanout=16)       2.055   i_appscore/mem_rd_pattern_id<3>
    SLICE_X33Y53.C       Tilo                  0.094   i_appscore/mem_dmd_blkad<1>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>84
    SLICE_X32Y52.A1      net (fanout=1)        0.876   i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>84
    SLICE_X32Y52.A       Tilo                  0.094   i_appscore/mem_dmd_blkad<3>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>138
    SLICE_X32Y52.B6      net (fanout=1)        0.154   i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>138
    SLICE_X32Y52.CLK     Tas                   0.003   i_appscore/mem_dmd_blkad<3>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>170
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (0.641ns logic, 3.085ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.855ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_2 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3 (FF)
  Data Path Delay:      3.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.236ns (4.662 - 4.898)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_2 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.CQ      Tcko                  0.450   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_2
    SLICE_X33Y53.C6      net (fanout=22)       1.514   i_appscore/mem_rd_pattern_id<2>
    SLICE_X33Y53.C       Tilo                  0.094   i_appscore/mem_dmd_blkad<1>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>84
    SLICE_X32Y52.A1      net (fanout=1)        0.876   i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>84
    SLICE_X32Y52.A       Tilo                  0.094   i_appscore/mem_dmd_blkad<3>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>138
    SLICE_X32Y52.B6      net (fanout=1)        0.154   i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>138
    SLICE_X32Y52.CLK     Tas                   0.003   i_appscore/mem_dmd_blkad<3>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_mux0003<3>170
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (0.641ns logic, 2.544ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TSfalse_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X37Y24.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.476ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (FF)
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.541ns (5.096 - 4.555)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 10.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 to i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.CQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    SLICE_X37Y24.CX      net (fanout=1)        0.284   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
    SLICE_X37Y24.CLK     Tckdi       (-Th)     0.218   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.215ns logic, 0.284ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0 (SLICE_X27Y57.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.098ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_0 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0 (FF)
  Data Path Delay:      0.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.528ns (5.083 - 4.555)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 10.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_0 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.AQ      Tcko                  0.414   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_0
    SLICE_X27Y57.A6      net (fanout=17)       0.647   i_appscore/mem_rd_pattern_id<0>
    SLICE_X27Y57.CLK     Tah         (-Th)     0.197   i_appscore/mem_dmd_blkmd<0>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_mux0003<1>63
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.217ns logic, 0.647ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0 (SLICE_X27Y57.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.108ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_pattern_id1_1 (FF)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0 (FF)
  Data Path Delay:      1.070ns (Levels of Logic = 1)
  Clock Path Skew:      0.528ns (5.083 - 4.555)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 10.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/rd_pattern_id1_1 to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.BQ      Tcko                  0.414   i_appscore/mem_rd_pattern_id<3>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id1_1
    SLICE_X27Y57.A4      net (fanout=22)       0.853   i_appscore/mem_rd_pattern_id<1>
    SLICE_X27Y57.CLK     Tah         (-Th)     0.197   i_appscore/mem_dmd_blkmd<0>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_mux0003<1>63
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_0
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.217ns logic, 0.853ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF" TS_clk_i / 4 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF" TS_clk_i / 4 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X1Y9.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X1Y9.REGCLKBWRRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X0Y6.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF" TS_clk_i / 8 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF" TS_clk_i / 8 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y18.I0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF" TS_clk_i / 1.5 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF" TS_clk_i / 1.5 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X2Y180.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y181.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y183.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF" TS_clk_i / 3 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.550ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF" TS_clk_i / 3 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y167.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_1_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y161.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X2Y181.SR
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF" TS_clk_i / 4 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF" TS_clk_i / 4 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12/SR
  Location pin: SLICE_X26Y53.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12/SR
  Location pin: SLICE_X26Y53.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14499 paths analyzed, 2259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.951ns.
--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d (OLOGIC_X0Y25.D4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/init_active_gq_int (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.374 - 1.277)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/init_active_gq_int to i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.AQ      Tcko                  0.450   init_active_gq
                                                       i_appsfpga_io/init_active_gq_int
    SLICE_X0Y24.D2       net (fanout=165)      3.055   init_active_gq
    SLICE_X0Y24.D        Tilo                  0.094   i_appsfpga_io/temp_dout_a<7>
                                                       i_appsfpga_io/temp_dout_a<7>1
    OLOGIC_X0Y25.D4      net (fanout=1)        0.991   i_appsfpga_io/temp_dout_a<7>
    OLOGIC_X0Y25.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      4.882ns (0.836ns logic, 4.046ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/muxed_out_dout_a_q_7 (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.985ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (1.374 - 1.382)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/muxed_out_dout_a_q_7 to i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y36.DQ       Tcko                  0.471   appcore_dout_a_q<7>
                                                       i_appscore/muxed_out_dout_a_q_7
    SLICE_X0Y24.D5       net (fanout=1)        1.137   appcore_dout_a_q<7>
    SLICE_X0Y24.D        Tilo                  0.094   i_appsfpga_io/temp_dout_a<7>
                                                       i_appsfpga_io/temp_dout_a<7>1
    OLOGIC_X0Y25.D4      net (fanout=1)        0.991   i_appsfpga_io/temp_dout_a<7>
    OLOGIC_X0Y25.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.857ns logic, 2.128ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d (OLOGIC_X0Y33.D3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/init_active_gq_int (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (1.382 - 1.277)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/init_active_gq_int to i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.AQ      Tcko                  0.450   init_active_gq
                                                       i_appsfpga_io/init_active_gq_int
    SLICE_X11Y23.B4      net (fanout=165)      2.851   init_active_gq
    SLICE_X11Y23.B       Tilo                  0.094   i_appsfpga_io/temp_dout_a<19>
                                                       i_appsfpga_io/temp_dout_a<19>1
    OLOGIC_X0Y33.D3      net (fanout=1)        1.194   i_appsfpga_io/temp_dout_a<19>
    OLOGIC_X0Y33.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (0.836ns logic, 4.045ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/muxed_out_dout_a_q_19 (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (1.382 - 1.281)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/muxed_out_dout_a_q_19 to i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.DQ      Tcko                  0.450   appcore_dout_a_q<19>
                                                       i_appscore/muxed_out_dout_a_q_19
    SLICE_X11Y23.B5      net (fanout=1)        0.963   appcore_dout_a_q<19>
    SLICE_X11Y23.B       Tilo                  0.094   i_appsfpga_io/temp_dout_a<19>
                                                       i_appsfpga_io/temp_dout_a<19>1
    OLOGIC_X0Y33.D3      net (fanout=1)        1.194   i_appsfpga_io/temp_dout_a<19>
    OLOGIC_X0Y33.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.836ns logic, 2.157ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d (OLOGIC_X0Y27.D4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/init_active_gq_int (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (1.377 - 1.277)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/init_active_gq_int to i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.AQ      Tcko                  0.450   init_active_gq
                                                       i_appsfpga_io/init_active_gq_int
    SLICE_X0Y25.A4       net (fanout=165)      2.991   init_active_gq
    SLICE_X0Y25.A        Tilo                  0.094   i_appsfpga_io/temp_dout_a<5>
                                                       i_appsfpga_io/temp_dout_a<6>1
    OLOGIC_X0Y27.D4      net (fanout=1)        1.046   i_appsfpga_io/temp_dout_a<6>
    OLOGIC_X0Y27.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (0.836ns logic, 4.037ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/muxed_out_dout_a_q_6 (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (1.377 - 1.382)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/muxed_out_dout_a_q_6 to i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y36.CQ       Tcko                  0.471   appcore_dout_a_q<7>
                                                       i_appscore/muxed_out_dout_a_q_6
    SLICE_X0Y25.A1       net (fanout=1)        1.516   appcore_dout_a_q<6>
    SLICE_X0Y25.A        Tilo                  0.094   i_appsfpga_io/temp_dout_a<5>
                                                       i_appsfpga_io/temp_dout_a<6>1
    OLOGIC_X0Y27.D4      net (fanout=1)        1.046   i_appsfpga_io/temp_dout_a<6>
    OLOGIC_X0Y27.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (0.857ns logic, 2.562ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/muxed_out_dout_b_q_52 (SLICE_X51Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_100 (FF)
  Destination:          i_appscore/muxed_out_dout_b_q_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.149 - 0.164)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_100 to i_appscore/muxed_out_dout_b_q_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y16.AQ      Tcko                  0.414   i_appscore/mem_dmd_dout_b<55>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_100
    SLICE_X51Y16.BX      net (fanout=1)        0.148   i_appscore/mem_dmd_dout_b<52>
    SLICE_X51Y16.CLK     Tckdi       (-Th)     0.231   appcore_dout_b_q<54>
                                                       i_appscore/muxed_out_dout_b_q_52
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.183ns logic, 0.148ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/muxed_out_dout_b_q_54 (SLICE_X51Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_102 (FF)
  Destination:          i_appscore/muxed_out_dout_b_q_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.149 - 0.164)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_102 to i_appscore/muxed_out_dout_b_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y16.CQ      Tcko                  0.414   i_appscore/mem_dmd_dout_b<55>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_102
    SLICE_X51Y16.DX      net (fanout=1)        0.147   i_appscore/mem_dmd_dout_b<54>
    SLICE_X51Y16.CLK     Tckdi       (-Th)     0.219   appcore_dout_b_q<54>
                                                       i_appscore/muxed_out_dout_b_q_54
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.195ns logic, 0.147ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/muxed_out_dout_a_q_62 (SLICE_X2Y7.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_126 (FF)
  Destination:          i_appscore/muxed_out_dout_a_q_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.605 - 0.530)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_126 to i_appscore/muxed_out_dout_a_q_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.CQ        Tcko                  0.414   i_appscore/mem_dmd_dout_a<63>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_126
    SLICE_X2Y7.CX        net (fanout=1)        0.294   i_appscore/mem_dmd_dout_a<62>
    SLICE_X2Y7.CLK       Tckdi       (-Th)     0.218   appcore_dout_a_q<63>
                                                       i_appscore/muxed_out_dout_a_q_62
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.196ns logic, 0.294ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X1Y9.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X1Y9.REGCLKBWRRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X0Y6.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0" TS_clk_i_flops / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0" TS_clk_i_flops / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y18.I0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0" TS_clk_i_flops / 1.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12391 paths analyzed, 4140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.907ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_24 (SLICE_X31Y103.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_24 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.839ns (Levels of Logic = 1)
  Clock Path Skew:      -0.320ns (3.132 - 3.452)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y118.BQ     Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X46Y113.A1     net (fanout=1)        1.165   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg2a_out_rise
    SLICE_X46Y113.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<24>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/rd_data_rise1
    SLICE_X31Y103.AX     net (fanout=4)        2.117   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<24>
    SLICE_X31Y103.CLK    Tdick                -0.008   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_24
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.557ns logic, 3.282ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_24 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.320ns (3.132 - 3.452)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y118.DQ     Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X46Y113.A6     net (fanout=1)        0.486   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg3b_out_rise
    SLICE_X46Y113.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<24>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/rd_data_rise1
    SLICE_X31Y103.AX     net (fanout=4)        2.117   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<24>
    SLICE_X31Y103.CLK    Tdick                -0.008   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_24
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (0.557ns logic, 2.603ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5 (SLICE_X12Y102.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (3.220 - 3.532)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y116.BQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X4Y116.B2      net (fanout=1)        1.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg2a_out_rise
    SLICE_X4Y116.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/rd_data_rise1
    SLICE_X12Y102.BX     net (fanout=3)        2.013   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<5>
    SLICE_X12Y102.CLK    Tdick                -0.018   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (0.547ns logic, 3.107ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.460ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (3.220 - 3.532)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y116.DQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X4Y116.B1      net (fanout=1)        0.900   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg3b_out_rise
    SLICE_X4Y116.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/rd_data_rise1
    SLICE_X12Y102.BX     net (fanout=3)        2.013   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<5>
    SLICE_X12Y102.CLK    Tdick                -0.018   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (0.547ns logic, 2.913ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2 (SLICE_X21Y102.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.366ns (3.189 - 3.555)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y118.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y108.A1      net (fanout=1)        1.494   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/stg3b_out_rise
    SLICE_X9Y108.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<2>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/rd_data_rise1
    SLICE_X21Y102.CX     net (fanout=3)        1.447   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<2>
    SLICE_X21Y102.CLK    Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (0.548ns logic, 2.941ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.150ns (Levels of Logic = 1)
  Clock Path Skew:      -0.366ns (3.189 - 3.555)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y118.BQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y108.A4      net (fanout=1)        1.155   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/stg2a_out_rise
    SLICE_X9Y108.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<2>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/rd_data_rise1
    SLICE_X21Y102.CX     net (fanout=3)        1.447   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<2>
    SLICE_X21Y102.CLK    Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.548ns logic, 2.602ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0" TS_clk_i_flops / 1.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5 (SLICE_X28Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 0)
  Clock Path Skew:      0.279ns (3.363 - 3.084)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5
    SLICE_X28Y100.BX     net (fanout=1)        0.405   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<5>
    SLICE_X28Y100.CLK    Tckdi       (-Th)     0.242   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.172ns logic, 0.405ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_4 (SLICE_X28Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.279ns (3.363 - 3.084)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4
    SLICE_X28Y100.AX     net (fanout=1)        0.416   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<4>
    SLICE_X28Y100.CLK    Tckdi       (-Th)     0.236   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.178ns logic, 0.416ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X50Y68.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.255ns (3.317 - 3.062)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y68.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X50Y68.A5      net (fanout=1)        0.354   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X50Y68.CLK     Tah         (-Th)     0.197   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r_rstpot
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.217ns logic, 0.354ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0" TS_clk_i_flops / 1.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X2Y180.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y181.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y183.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0" TS_clk_i_flops / 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26118 paths analyzed, 4821 endpoints analyzed, 424 failing endpoints
 424 timing errors detected. (424 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.682ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66 (SLICE_X28Y50.SR), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.710ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.525ns (4.466 - 4.991)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_1 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.CQ      Tcko                  0.450   i_appscore/usb_update_mode<1>
                                                       i_appscore/USB_REG_INST/update_mode_1_1
    SLICE_X28Y69.B3      net (fanout=43)       0.655   i_appscore/usb_update_mode<1>
    SLICE_X28Y69.BMUX    Tilo                  0.232   i_appscore/MEMORY_IO_INST/N16
                                                       i_appscore/MEMORY_IO_INST/data_count_or00021
    SLICE_X29Y66.B5      net (fanout=2)        0.526   i_appscore/MEMORY_IO_INST/data_count<7>
    SLICE_X29Y66.COUT    Topcyb                0.501   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<1>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X28Y56.B6      net (fanout=2)        0.813   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X28Y56.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<71>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X28Y50.SR      net (fanout=33)       0.589   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X28Y50.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<67>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (2.127ns logic, 2.583ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_2 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.686ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.531ns (4.466 - 4.997)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_2 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.CQ      Tcko                  0.471   i_appscore/usb_update_mode<2>
                                                       i_appscore/USB_REG_INST/update_mode_1_2
    SLICE_X28Y69.B4      net (fanout=43)       0.599   i_appscore/usb_update_mode<2>
    SLICE_X28Y69.BMUX    Tilo                  0.243   i_appscore/MEMORY_IO_INST/N16
                                                       i_appscore/MEMORY_IO_INST/data_count_or00021
    SLICE_X29Y66.B5      net (fanout=2)        0.526   i_appscore/MEMORY_IO_INST/data_count<7>
    SLICE_X29Y66.COUT    Topcyb                0.501   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<1>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X28Y56.B6      net (fanout=2)        0.813   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X28Y56.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<71>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X28Y50.SR      net (fanout=33)       0.589   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X28Y50.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<67>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (2.159ns logic, 2.527ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.676ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.525ns (4.466 - 4.991)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_1 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.CQ      Tcko                  0.450   i_appscore/usb_update_mode<1>
                                                       i_appscore/USB_REG_INST/update_mode_1_1
    SLICE_X28Y71.A3      net (fanout=43)       0.670   i_appscore/usb_update_mode<1>
    SLICE_X28Y71.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/data_count<9>
                                                       i_appscore/MEMORY_IO_INST/data_count<9>1
    SLICE_X29Y66.C4      net (fanout=2)        0.693   i_appscore/MEMORY_IO_INST/data_count<9>
    SLICE_X29Y66.COUT    Topcyc                0.423   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<2>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X28Y56.B6      net (fanout=2)        0.813   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X28Y56.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<71>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X28Y50.SR      net (fanout=33)       0.589   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X28Y50.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<67>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_66
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.911ns logic, 2.765ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67 (SLICE_X28Y50.SR), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.708ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.525ns (4.466 - 4.991)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_1 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.CQ      Tcko                  0.450   i_appscore/usb_update_mode<1>
                                                       i_appscore/USB_REG_INST/update_mode_1_1
    SLICE_X28Y69.B3      net (fanout=43)       0.655   i_appscore/usb_update_mode<1>
    SLICE_X28Y69.BMUX    Tilo                  0.232   i_appscore/MEMORY_IO_INST/N16
                                                       i_appscore/MEMORY_IO_INST/data_count_or00021
    SLICE_X29Y66.B5      net (fanout=2)        0.526   i_appscore/MEMORY_IO_INST/data_count<7>
    SLICE_X29Y66.COUT    Topcyb                0.501   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<1>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X28Y56.B6      net (fanout=2)        0.813   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X28Y56.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<71>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X28Y50.SR      net (fanout=33)       0.589   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X28Y50.CLK     Tsrck                 0.545   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<67>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (2.125ns logic, 2.583ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_2 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.684ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.531ns (4.466 - 4.997)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_2 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.CQ      Tcko                  0.471   i_appscore/usb_update_mode<2>
                                                       i_appscore/USB_REG_INST/update_mode_1_2
    SLICE_X28Y69.B4      net (fanout=43)       0.599   i_appscore/usb_update_mode<2>
    SLICE_X28Y69.BMUX    Tilo                  0.243   i_appscore/MEMORY_IO_INST/N16
                                                       i_appscore/MEMORY_IO_INST/data_count_or00021
    SLICE_X29Y66.B5      net (fanout=2)        0.526   i_appscore/MEMORY_IO_INST/data_count<7>
    SLICE_X29Y66.COUT    Topcyb                0.501   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<1>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X28Y56.B6      net (fanout=2)        0.813   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X28Y56.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<71>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X28Y50.SR      net (fanout=33)       0.589   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X28Y50.CLK     Tsrck                 0.545   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<67>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (2.157ns logic, 2.527ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.674ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.525ns (4.466 - 4.991)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_1 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.CQ      Tcko                  0.450   i_appscore/usb_update_mode<1>
                                                       i_appscore/USB_REG_INST/update_mode_1_1
    SLICE_X28Y71.A3      net (fanout=43)       0.670   i_appscore/usb_update_mode<1>
    SLICE_X28Y71.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/data_count<9>
                                                       i_appscore/MEMORY_IO_INST/data_count<9>1
    SLICE_X29Y66.C4      net (fanout=2)        0.693   i_appscore/MEMORY_IO_INST/data_count<9>
    SLICE_X29Y66.COUT    Topcyc                0.423   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<2>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X28Y56.B6      net (fanout=2)        0.813   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X28Y56.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<71>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X28Y50.SR      net (fanout=33)       0.589   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X28Y50.CLK     Tsrck                 0.545   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<67>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_67
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (1.909ns logic, 2.765ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65 (SLICE_X28Y50.SR), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.707ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.525ns (4.466 - 4.991)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_1 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.CQ      Tcko                  0.450   i_appscore/usb_update_mode<1>
                                                       i_appscore/USB_REG_INST/update_mode_1_1
    SLICE_X28Y69.B3      net (fanout=43)       0.655   i_appscore/usb_update_mode<1>
    SLICE_X28Y69.BMUX    Tilo                  0.232   i_appscore/MEMORY_IO_INST/N16
                                                       i_appscore/MEMORY_IO_INST/data_count_or00021
    SLICE_X29Y66.B5      net (fanout=2)        0.526   i_appscore/MEMORY_IO_INST/data_count<7>
    SLICE_X29Y66.COUT    Topcyb                0.501   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<1>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X28Y56.B6      net (fanout=2)        0.813   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X28Y56.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<71>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X28Y50.SR      net (fanout=33)       0.589   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X28Y50.CLK     Tsrck                 0.544   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<67>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (2.124ns logic, 2.583ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_2 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.683ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.531ns (4.466 - 4.997)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_2 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.CQ      Tcko                  0.471   i_appscore/usb_update_mode<2>
                                                       i_appscore/USB_REG_INST/update_mode_1_2
    SLICE_X28Y69.B4      net (fanout=43)       0.599   i_appscore/usb_update_mode<2>
    SLICE_X28Y69.BMUX    Tilo                  0.243   i_appscore/MEMORY_IO_INST/N16
                                                       i_appscore/MEMORY_IO_INST/data_count_or00021
    SLICE_X29Y66.B5      net (fanout=2)        0.526   i_appscore/MEMORY_IO_INST/data_count<7>
    SLICE_X29Y66.COUT    Topcyb                0.501   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<1>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X28Y56.B6      net (fanout=2)        0.813   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X28Y56.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<71>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X28Y50.SR      net (fanout=33)       0.589   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X28Y50.CLK     Tsrck                 0.544   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<67>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (2.156ns logic, 2.527ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/update_mode_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.673ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.525ns (4.466 - 4.991)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/update_mode_1_1 to i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.CQ      Tcko                  0.450   i_appscore/usb_update_mode<1>
                                                       i_appscore/USB_REG_INST/update_mode_1_1
    SLICE_X28Y71.A3      net (fanout=43)       0.670   i_appscore/usb_update_mode<1>
    SLICE_X28Y71.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/data_count<9>
                                                       i_appscore/MEMORY_IO_INST/data_count<9>1
    SLICE_X29Y66.C4      net (fanout=2)        0.693   i_appscore/MEMORY_IO_INST/data_count<9>
    SLICE_X29Y66.COUT    Topcyc                0.423   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut<2>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<3>
    SLICE_X29Y67.AMUX    Tcina                 0.303   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy<4>
    SLICE_X28Y56.B6      net (fanout=2)        0.813   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_cmp_ge0000
    SLICE_X28Y56.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<71>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000118
    SLICE_X28Y50.SR      net (fanout=33)       0.589   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_or0000
    SLICE_X28Y50.CLK     Tsrck                 0.544   i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q<67>
                                                       i_appscore/MEMORY_IO_INST/rd_data_fifo_out_1q_65
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.908ns logic, 2.765ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0" TS_clk_i_flops / 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (SLICE_X24Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (3.298 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y81.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0
    SLICE_X24Y79.DX      net (fanout=2)        0.290   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<0>
    SLICE_X24Y79.CLK     Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.184ns logic, 0.290ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (SLICE_X24Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (3.362 - 3.136)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y81.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1
    SLICE_X24Y80.BX      net (fanout=1)        0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<1>
    SLICE_X24Y80.CLK     Tckdi       (-Th)     0.242   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.172ns logic, 0.433ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0 (SLICE_X49Y72.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/chip_cnt_r_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.214ns (3.285 - 3.071)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/chip_cnt_r_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/chip_cnt_r<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/chip_cnt_r_1
    SLICE_X49Y72.A5      net (fanout=7)        0.379   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/chip_cnt_r<1>
    SLICE_X49Y72.CLK     Tah         (-Th)     0.189   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0_rstpot
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.225ns logic, 0.379ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0" TS_clk_i_flops / 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y167.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_1_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y161.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X2Y181.SR
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0" TS_clk_i_flops / 3 PHASE         
1.66666667 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 643 paths analyzed, 625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.997ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (SLICE_X32Y102.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (1.209 - 1.287)
  Source Clock:         mem_clk2x90 falling at 4.999ns
  Destination Clock:    mem_clk2x90 rising at 8.332ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y98.BQ      Tcko                  0.445   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1
    SLICE_X33Y102.D6     net (fanout=2)        0.650   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
    SLICE_X33Y102.D      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot1_INV_0
    SLICE_X32Y102.BI     net (fanout=1)        0.399   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
    SLICE_X32Y102.CLK    Tds                   0.335   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.874ns logic, 1.049ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (SLICE_X32Y102.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (1.209 - 1.287)
  Source Clock:         mem_clk2x90 falling at 4.999ns
  Destination Clock:    mem_clk2x90 rising at 8.332ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y98.AQ      Tcko                  0.445   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0
    SLICE_X34Y100.D6     net (fanout=1)        0.620   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<0>
    SLICE_X34Y100.D      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot1_INV_0
    SLICE_X32Y102.AI     net (fanout=1)        0.259   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot
    SLICE_X32Y102.CLK    Tds                   0.335   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.874ns logic, 0.879ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (SLICE_X36Y92.AI), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (FF)
  Requirement:          4.999ns
  Data Path Delay:      3.126ns (Levels of Logic = 1)
  Clock Path Skew:      -0.228ns (3.069 - 3.297)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x90 falling at 4.999ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y77.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/ctrl_wren
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X45Y88.A3      net (fanout=3)        1.353   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/ctrl_wren
    SLICE_X45Y88.AMUX    Tilo                  0.224   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    SLICE_X36Y92.AI      net (fanout=2)        0.759   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt<0>
    SLICE_X36Y92.CLK     Tds                   0.340   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (1.014ns logic, 2.112ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (FF)
  Requirement:          4.999ns
  Data Path Delay:      2.921ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.069 - 3.332)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x90 falling at 4.999ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<2>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2
    SLICE_X45Y88.A1      net (fanout=2)        1.129   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<2>
    SLICE_X45Y88.AMUX    Tilo                  0.243   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    SLICE_X36Y92.AI      net (fanout=2)        0.759   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt<0>
    SLICE_X36Y92.CLK     Tds                   0.340   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (1.033ns logic, 1.888ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (FF)
  Requirement:          4.999ns
  Data Path Delay:      2.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.328ns (3.069 - 3.397)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 falling at 4.999ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.BQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X45Y88.A4      net (fanout=2)        0.953   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren
    SLICE_X45Y88.AMUX    Tilo                  0.234   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    SLICE_X36Y92.AI      net (fanout=2)        0.759   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt<0>
    SLICE_X36Y92.CLK     Tds                   0.340   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (1.024ns logic, 1.712ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0" TS_clk_i_flops / 3 PHASE
        1.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_1 (SLICE_X37Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x90 rising at 1.666ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_0 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_0
    SLICE_X37Y62.BX      net (fanout=1)        0.282   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<0>
    SLICE_X37Y62.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_5 (SLICE_X36Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_4 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x90 rising at 1.666ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_4 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_4
    SLICE_X36Y63.BX      net (fanout=1)        0.285   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<4>
    SLICE_X36Y63.CLK     Tckdi       (-Th)     0.242   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_17 (SLICE_X36Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_16 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x90 rising at 1.666ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_16 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_16
    SLICE_X36Y77.BX      net (fanout=1)        0.285   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<16>
    SLICE_X36Y77.CLK     Tckdi       (-Th)     0.242   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0" TS_clk_i_flops / 3 PHASE
        1.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y173.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y172.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y188.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.045ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X28Y86.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.855ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (1.140 - 1.165)
  Source Clock:         mem_clk200 rising at 0.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_23 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y64.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X28Y86.DX      net (fanout=1)        1.410   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X28Y86.CLK     Tdick                -0.005   i_appscore/MEMORY_IO_INST/u_mig_top/rst200
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.445ns logic, 1.410ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X29Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.545ns (Levels of Logic = 0)
  Clock Path Skew:      -0.163ns (1.084 - 1.247)
  Source Clock:         mem_clk200 rising at 0.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_19 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y54.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X29Y64.AX      net (fanout=1)        1.103   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X29Y64.CLK     Tdick                -0.008   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.442ns logic, 1.103ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X26Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.683ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 0.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_11 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.DQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X26Y53.AX      net (fanout=1)        1.220   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X26Y53.CLK     Tdick                -0.008   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (0.463ns logic, 1.220ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X29Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 5.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_4 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X29Y45.BX      net (fanout=1)        0.282   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X29Y45.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X28Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.135 - 0.133)
  Source Clock:         mem_clk200 rising at 5.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_7 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_7
    SLICE_X28Y47.AX      net (fanout=1)        0.290   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<7>
    SLICE_X28Y47.CLK     Tckdi       (-Th)     0.236   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.178ns logic, 0.290ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X29Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 5.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y64.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X29Y64.BX      net (fanout=1)        0.283   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X29Y64.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.183ns logic, 0.283ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12/SR
  Location pin: SLICE_X26Y53.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12/SR
  Location pin: SLICE_X26Y53.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0 = PERIOD 
TIMEGRP         "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0" TS_clk_usb 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/arst_usb (SLICE_X25Y76.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/arst_usb_1q (FF)
  Destination:          i_appscore/USB_IO_INST/arst_usb (FF)
  Requirement:          20.830ns
  Data Path Delay:      0.960ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.137 - 0.148)
  Source Clock:         i_appscore/USB_IO_INST/clk_u rising at 0.000ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_u rising at 20.830ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/arst_usb_1q to i_appscore/USB_IO_INST/arst_usb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y76.AQ      Tcko                  0.471   i_appscore/USB_IO_INST/arst_usb_1q
                                                       i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X25Y76.CX      net (fanout=1)        0.485   i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X25Y76.CLK     Tdick                 0.004   i_appscore/USB_IO_INST/arst_usb
                                                       i_appscore/USB_IO_INST/arst_usb
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.475ns logic, 0.485ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0" TS_clk_usb HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/arst_usb (SLICE_X25Y76.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/arst_usb_1q (FF)
  Destination:          i_appscore/USB_IO_INST/arst_usb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.148 - 0.137)
  Source Clock:         i_appscore/USB_IO_INST/clk_u rising at 20.830ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_u rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/arst_usb_1q to i_appscore/USB_IO_INST/arst_usb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y76.AQ      Tcko                  0.433   i_appscore/USB_IO_INST/arst_usb_1q
                                                       i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X25Y76.CX      net (fanout=1)        0.446   i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X25Y76.CLK     Tckdi       (-Th)     0.218   i_appscore/USB_IO_INST/arst_usb
                                                       i_appscore/USB_IO_INST/arst_usb
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.215ns logic, 0.446ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0" TS_clk_usb HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUFG_INST/I0
  Logical resource: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y17.I0
  Clock network: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 19.776ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Logical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Location pin: SLICE_X25Y76.SR
  Clock network: apps_testpt_1_OBUF
--------------------------------------------------------------------------------
Slack: 19.776ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Logical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Location pin: SLICE_X25Y76.SR
  Clock network: apps_testpt_1_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0 = PERIOD 
TIMEGRP         "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0" TS_clk_usb 
PHASE         10.415 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5009 paths analyzed, 845 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.542ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/row_cnt_8 (SLICE_X8Y72.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/row_cnt_2 (FF)
  Destination:          i_appscore/USB_IO_INST/row_cnt_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.362ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.126 - 0.123)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/row_cnt_2 to i_appscore/USB_IO_INST/row_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.CQ       Tcko                  0.471   i_appscore/USB_IO_INST/row_cnt<3>
                                                       i_appscore/USB_IO_INST/row_cnt_2
    SLICE_X10Y71.B1      net (fanout=4)        0.923   i_appscore/USB_IO_INST/row_cnt<2>
    SLICE_X10Y71.B       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A5      net (fanout=1)        0.244   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A2       net (fanout=2)        1.185   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_inv
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003245
    SLICE_X6Y69.C3       net (fanout=2)        0.894   i_appscore/USB_IO_INST/N10
    SLICE_X6Y69.C        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_q1
                                                       i_appscore/USB_IO_INST/row_cnt_not00011
    SLICE_X8Y72.CE       net (fanout=3)        1.043   i_appscore/USB_IO_INST/row_cnt_not0001
    SLICE_X8Y72.CLK      Tceck                 0.226   i_appscore/USB_IO_INST/row_cnt<11>
                                                       i_appscore/USB_IO_INST/row_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (1.073ns logic, 4.289ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/row_cnt_4 (FF)
  Destination:          i_appscore/USB_IO_INST/row_cnt_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.126 - 0.130)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/row_cnt_4 to i_appscore/USB_IO_INST/row_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.AQ       Tcko                  0.471   i_appscore/USB_IO_INST/row_cnt<7>
                                                       i_appscore/USB_IO_INST/row_cnt_4
    SLICE_X10Y71.A2      net (fanout=4)        0.988   i_appscore/USB_IO_INST/row_cnt<4>
    SLICE_X10Y71.A       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A2       net (fanout=2)        1.185   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_inv
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003245
    SLICE_X6Y69.C3       net (fanout=2)        0.894   i_appscore/USB_IO_INST/N10
    SLICE_X6Y69.C        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_q1
                                                       i_appscore/USB_IO_INST/row_cnt_not00011
    SLICE_X8Y72.CE       net (fanout=3)        1.043   i_appscore/USB_IO_INST/row_cnt_not0001
    SLICE_X8Y72.CLK      Tceck                 0.226   i_appscore/USB_IO_INST/row_cnt<11>
                                                       i_appscore/USB_IO_INST/row_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.979ns logic, 4.110ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/row_cnt_3 (FF)
  Destination:          i_appscore/USB_IO_INST/row_cnt_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.074ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.126 - 0.123)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/row_cnt_3 to i_appscore/USB_IO_INST/row_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.471   i_appscore/USB_IO_INST/row_cnt<3>
                                                       i_appscore/USB_IO_INST/row_cnt_3
    SLICE_X10Y71.B3      net (fanout=4)        0.635   i_appscore/USB_IO_INST/row_cnt<3>
    SLICE_X10Y71.B       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A5      net (fanout=1)        0.244   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A2       net (fanout=2)        1.185   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_inv
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003245
    SLICE_X6Y69.C3       net (fanout=2)        0.894   i_appscore/USB_IO_INST/N10
    SLICE_X6Y69.C        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_q1
                                                       i_appscore/USB_IO_INST/row_cnt_not00011
    SLICE_X8Y72.CE       net (fanout=3)        1.043   i_appscore/USB_IO_INST/row_cnt_not0001
    SLICE_X8Y72.CLK      Tceck                 0.226   i_appscore/USB_IO_INST/row_cnt<11>
                                                       i_appscore/USB_IO_INST/row_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.073ns logic, 4.001ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/row_cnt_9 (SLICE_X8Y72.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/row_cnt_2 (FF)
  Destination:          i_appscore/USB_IO_INST/row_cnt_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.362ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.126 - 0.123)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/row_cnt_2 to i_appscore/USB_IO_INST/row_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.CQ       Tcko                  0.471   i_appscore/USB_IO_INST/row_cnt<3>
                                                       i_appscore/USB_IO_INST/row_cnt_2
    SLICE_X10Y71.B1      net (fanout=4)        0.923   i_appscore/USB_IO_INST/row_cnt<2>
    SLICE_X10Y71.B       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A5      net (fanout=1)        0.244   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A2       net (fanout=2)        1.185   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_inv
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003245
    SLICE_X6Y69.C3       net (fanout=2)        0.894   i_appscore/USB_IO_INST/N10
    SLICE_X6Y69.C        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_q1
                                                       i_appscore/USB_IO_INST/row_cnt_not00011
    SLICE_X8Y72.CE       net (fanout=3)        1.043   i_appscore/USB_IO_INST/row_cnt_not0001
    SLICE_X8Y72.CLK      Tceck                 0.226   i_appscore/USB_IO_INST/row_cnt<11>
                                                       i_appscore/USB_IO_INST/row_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (1.073ns logic, 4.289ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/row_cnt_4 (FF)
  Destination:          i_appscore/USB_IO_INST/row_cnt_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.126 - 0.130)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/row_cnt_4 to i_appscore/USB_IO_INST/row_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.AQ       Tcko                  0.471   i_appscore/USB_IO_INST/row_cnt<7>
                                                       i_appscore/USB_IO_INST/row_cnt_4
    SLICE_X10Y71.A2      net (fanout=4)        0.988   i_appscore/USB_IO_INST/row_cnt<4>
    SLICE_X10Y71.A       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A2       net (fanout=2)        1.185   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_inv
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003245
    SLICE_X6Y69.C3       net (fanout=2)        0.894   i_appscore/USB_IO_INST/N10
    SLICE_X6Y69.C        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_q1
                                                       i_appscore/USB_IO_INST/row_cnt_not00011
    SLICE_X8Y72.CE       net (fanout=3)        1.043   i_appscore/USB_IO_INST/row_cnt_not0001
    SLICE_X8Y72.CLK      Tceck                 0.226   i_appscore/USB_IO_INST/row_cnt<11>
                                                       i_appscore/USB_IO_INST/row_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.979ns logic, 4.110ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/row_cnt_3 (FF)
  Destination:          i_appscore/USB_IO_INST/row_cnt_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.074ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.126 - 0.123)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/row_cnt_3 to i_appscore/USB_IO_INST/row_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.471   i_appscore/USB_IO_INST/row_cnt<3>
                                                       i_appscore/USB_IO_INST/row_cnt_3
    SLICE_X10Y71.B3      net (fanout=4)        0.635   i_appscore/USB_IO_INST/row_cnt<3>
    SLICE_X10Y71.B       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A5      net (fanout=1)        0.244   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A2       net (fanout=2)        1.185   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_inv
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003245
    SLICE_X6Y69.C3       net (fanout=2)        0.894   i_appscore/USB_IO_INST/N10
    SLICE_X6Y69.C        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_q1
                                                       i_appscore/USB_IO_INST/row_cnt_not00011
    SLICE_X8Y72.CE       net (fanout=3)        1.043   i_appscore/USB_IO_INST/row_cnt_not0001
    SLICE_X8Y72.CLK      Tceck                 0.226   i_appscore/USB_IO_INST/row_cnt<11>
                                                       i_appscore/USB_IO_INST/row_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.073ns logic, 4.001ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/row_cnt_10 (SLICE_X8Y72.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/row_cnt_2 (FF)
  Destination:          i_appscore/USB_IO_INST/row_cnt_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.362ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.126 - 0.123)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/row_cnt_2 to i_appscore/USB_IO_INST/row_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.CQ       Tcko                  0.471   i_appscore/USB_IO_INST/row_cnt<3>
                                                       i_appscore/USB_IO_INST/row_cnt_2
    SLICE_X10Y71.B1      net (fanout=4)        0.923   i_appscore/USB_IO_INST/row_cnt<2>
    SLICE_X10Y71.B       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A5      net (fanout=1)        0.244   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A2       net (fanout=2)        1.185   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_inv
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003245
    SLICE_X6Y69.C3       net (fanout=2)        0.894   i_appscore/USB_IO_INST/N10
    SLICE_X6Y69.C        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_q1
                                                       i_appscore/USB_IO_INST/row_cnt_not00011
    SLICE_X8Y72.CE       net (fanout=3)        1.043   i_appscore/USB_IO_INST/row_cnt_not0001
    SLICE_X8Y72.CLK      Tceck                 0.226   i_appscore/USB_IO_INST/row_cnt<11>
                                                       i_appscore/USB_IO_INST/row_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (1.073ns logic, 4.289ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/row_cnt_4 (FF)
  Destination:          i_appscore/USB_IO_INST/row_cnt_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.126 - 0.130)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/row_cnt_4 to i_appscore/USB_IO_INST/row_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.AQ       Tcko                  0.471   i_appscore/USB_IO_INST/row_cnt<7>
                                                       i_appscore/USB_IO_INST/row_cnt_4
    SLICE_X10Y71.A2      net (fanout=4)        0.988   i_appscore/USB_IO_INST/row_cnt<4>
    SLICE_X10Y71.A       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A2       net (fanout=2)        1.185   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_inv
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003245
    SLICE_X6Y69.C3       net (fanout=2)        0.894   i_appscore/USB_IO_INST/N10
    SLICE_X6Y69.C        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_q1
                                                       i_appscore/USB_IO_INST/row_cnt_not00011
    SLICE_X8Y72.CE       net (fanout=3)        1.043   i_appscore/USB_IO_INST/row_cnt_not0001
    SLICE_X8Y72.CLK      Tceck                 0.226   i_appscore/USB_IO_INST/row_cnt<11>
                                                       i_appscore/USB_IO_INST/row_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.979ns logic, 4.110ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/row_cnt_3 (FF)
  Destination:          i_appscore/USB_IO_INST/row_cnt_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.074ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.126 - 0.123)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/row_cnt_3 to i_appscore/USB_IO_INST/row_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.471   i_appscore/USB_IO_INST/row_cnt<3>
                                                       i_appscore/USB_IO_INST/row_cnt_3
    SLICE_X10Y71.B3      net (fanout=4)        0.635   i_appscore/USB_IO_INST/row_cnt<3>
    SLICE_X10Y71.B       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A5      net (fanout=1)        0.244   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
    SLICE_X10Y71.A       Tilo                  0.094   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003215
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A2       net (fanout=2)        1.185   i_appscore/USB_IO_INST/mem_fifo_wren_mux0003219
    SLICE_X8Y73.A        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_inv
                                                       i_appscore/USB_IO_INST/mem_fifo_wren_mux0003245
    SLICE_X6Y69.C3       net (fanout=2)        0.894   i_appscore/USB_IO_INST/N10
    SLICE_X6Y69.C        Tilo                  0.094   i_appscore/USB_IO_INST/usb_recv_fifo_wr_en_q1
                                                       i_appscore/USB_IO_INST/row_cnt_not00011
    SLICE_X8Y72.CE       net (fanout=3)        1.043   i_appscore/USB_IO_INST/row_cnt_not0001
    SLICE_X8Y72.CLK      Tceck                 0.226   i_appscore/USB_IO_INST/row_cnt<11>
                                                       i_appscore/USB_IO_INST/row_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.073ns logic, 4.001ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0" TS_clk_usb PHASE
        10.415 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (SLICE_X1Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Destination:          i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (1.394 - 1.237)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y79.BQ       Tcko                  0.414   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    SLICE_X1Y81.BX       net (fanout=1)        0.289   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>
    SLICE_X1Y81.CLK      Tckdi       (-Th)     0.231   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<3>
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/dmd_single_data_2q_0 (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.629 - 0.432)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/dmd_single_data_2q_0 to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y81.AQ         Tcko                  0.414   i_appscore/USB_IO_INST/dmd_single_data_2q<3>
                                                          i_appscore/USB_IO_INST/dmd_single_data_2q_0
    RAMB36_X1Y16.DIADIL0    net (fanout=1)        0.485   i_appscore/USB_IO_INST/dmd_single_data_2q<0>
    RAMB36_X1Y16.CLKARDCLKL Trckd_DIA   (-Th)     0.286   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.613ns (0.128ns logic, 0.485ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (SLICE_X9Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.571 - 0.528)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y82.DQ      Tcko                  0.414   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
                                                       i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    SLICE_X9Y81.DX       net (fanout=1)        0.273   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
    SLICE_X9Y81.CLK      Tckdi       (-Th)     0.219   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.195ns logic, 0.273ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0" TS_clk_usb PHASE
        10.415 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.608ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X1Y17.CLKARDCLKL
  Clock network: i_appscore/USB_IO_INST/clk_180_u
--------------------------------------------------------------------------------
Slack: 18.608ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X1Y17.CLKARDCLKU
  Clock network: i_appscore/USB_IO_INST/clk_180_u
--------------------------------------------------------------------------------
Slack: 18.608ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X1Y19.CLKARDCLKL
  Clock network: i_appscore/USB_IO_INST/clk_180_u
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.117ns.
--------------------------------------------------------------------------------

Paths for end point dclk_dp_o (Y4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.883ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     8.716ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y61.CLK     net (fanout=91)       1.707   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.716ns (1.641ns logic, 7.075ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d to dclk_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y61.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Y4.O                 net (fanout=1)        0.000   i_appsfpga_io/clk_io_d/dout
    Y4.PAD               Tioop                 1.515   dclk_dp_o
                                                       i_appsfpga_io/clk_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dclk_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (2.122ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_dp_o (Y4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 1)
  Clock Path Delay:     4.516ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y61.CLK     net (fanout=91)       0.102   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (1.547ns logic, 2.969ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Data Path: i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d to dclk_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y61.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Y4.O                 net (fanout=1)        0.000   i_appsfpga_io/clk_io_d/dout
    Y4.PAD               Tioop                 1.388   dclk_dp_o
                                                       i_appsfpga_io/clk_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dclk_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.946ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.179ns.
--------------------------------------------------------------------------------

Paths for end point dclk_cp_o (AB31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.821ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     8.780ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y61.CLK     net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.641ns logic, 7.139ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d to dclk_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y61.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    AB31.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_c/dout
    AB31.PAD             Tioop                 1.513   dclk_cp_o
                                                       i_appsfpga_io/clk_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dclk_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (2.120ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_cp_o (AB31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.186ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y61.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d to dclk_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y61.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    AB31.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_c/dout
    AB31.PAD             Tioop                 1.387   dclk_cp_o
                                                       i_appsfpga_io/clk_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dclk_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.945ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.161ns.
--------------------------------------------------------------------------------

Paths for end point dclk_bp_o (AG8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.839ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 1)
  Clock Path Delay:     8.768ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y21.CLK     net (fanout=91)       1.759   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.768ns (1.641ns logic, 7.127ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d to dclk_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y21.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    AG8.O                net (fanout=1)        0.000   i_appsfpga_io/clk_io_b/dout
    AG8.PAD              Tioop                 1.507   dclk_bp_o
                                                       i_appsfpga_io/clk_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dclk_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (2.114ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_bp_o (AG8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y21.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d to dclk_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y21.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    AG8.O                net (fanout=1)        0.000   i_appsfpga_io/clk_io_b/dout
    AG8.PAD              Tioop                 1.382   dclk_bp_o
                                                       i_appsfpga_io/clk_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dclk_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (1.940ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.266ns.
--------------------------------------------------------------------------------

Paths for end point dclk_ap_o (AK29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.734ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Clock Path Delay:     8.832ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y21.CLK     net (fanout=91)       1.823   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.832ns (1.641ns logic, 7.191ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d to dclk_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y21.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    AK29.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_a/dout
    AK29.PAD             Tioop                 1.548   dclk_ap_o
                                                       i_appsfpga_io/clk_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dclk_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (2.155ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_ap_o (AK29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.219ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 1)
  Clock Path Delay:     4.523ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y21.CLK     net (fanout=91)       0.109   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.547ns logic, 2.976ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d to dclk_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y21.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    AK29.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_a/dout
    AK29.PAD             Tioop                 1.417   dclk_ap_o
                                                       i_appsfpga_io/clk_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dclk_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (1.975ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.116ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_dp_o (AA6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.884ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.118ns (Levels of Logic = 1)
  Clock Path Delay:     8.719ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y63.CLK     net (fanout=91)       1.710   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (1.641ns logic, 7.078ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d to dvalid_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y63.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    AA6.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_d/dout
    AA6.PAD              Tioop                 1.511   dvalid_dp_o
                                                       i_appsfpga_io/dvalid_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (2.118ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_dp_o (AA6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y63.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d to dvalid_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y63.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    AA6.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_d/dout
    AA6.PAD              Tioop                 1.385   dvalid_dp_o
                                                       i_appsfpga_io/dvalid_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (1.943ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.154ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_cp_o (Y28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.846ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.092ns (Levels of Logic = 1)
  Clock Path Delay:     8.783ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y63.CLK     net (fanout=91)       1.774   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.783ns (1.641ns logic, 7.142ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d to dvalid_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y63.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Y28.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_c/dout
    Y28.PAD              Tioop                 1.485   dvalid_cp_o
                                                       i_appsfpga_io/dvalid_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (2.092ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_cp_o (Y28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.162ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.921ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y63.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d to dvalid_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y63.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Y28.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_c/dout
    Y28.PAD              Tioop                 1.363   dvalid_cp_o
                                                       i_appsfpga_io/dvalid_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.921ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.141ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_bp_o (AD9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Delay:     8.771ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y23.CLK     net (fanout=91)       1.762   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.771ns (1.641ns logic, 7.130ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d to dvalid_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y23.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    AD9.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_b/dout
    AD9.PAD              Tioop                 1.484   dvalid_bp_o
                                                       i_appsfpga_io/dvalid_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (2.091ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_bp_o (AD9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.161ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y23.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d to dvalid_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y23.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    AD9.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_b/dout
    AD9.PAD              Tioop                 1.362   dvalid_bp_o
                                                       i_appsfpga_io/dvalid_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.920ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.235ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_ap_o (AK26.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.765ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Clock Path Delay:     8.835ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y23.CLK     net (fanout=91)       1.826   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.835ns (1.641ns logic, 7.194ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d to dvalid_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y23.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    AK26.O               net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_a/dout
    AK26.PAD             Tioop                 1.514   dvalid_ap_o
                                                       i_appsfpga_io/dvalid_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (2.121ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_ap_o (AK26.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.191ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y23.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d to dvalid_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y23.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    AK26.O               net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_a/dout
    AK26.PAD             Tioop                 1.388   dvalid_ap_o
                                                       i_appsfpga_io/dvalid_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.946ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.143ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<15> (AF6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Clock Path Delay:     8.732ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y45.CLK     net (fanout=91)       1.723   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (1.641ns logic, 7.091ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y45.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    AF6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_d_io/dout
    AF6.PAD              Tioop                 1.525   dout_dp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (2.132ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<15> (AF6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.193ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y45.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y45.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    AF6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_d_io/dout
    AF6.PAD              Tioop                 1.397   dout_dp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.955ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.213ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<15> (AF29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.787ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Clock Path Delay:     8.796ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y45.CLK     net (fanout=91)       1.787   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.796ns (1.641ns logic, 7.155ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y45.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    AF29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_c_io/dout
    AF29.PAD             Tioop                 1.531   dout_cp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (2.138ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<15> (AF29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.203ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y45.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y45.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    AF29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_c_io/dout
    AF29.PAD             Tioop                 1.403   dout_cp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (1.961ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.164ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<15> (AG11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.836ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Clock Path Delay:     8.784ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y5.CLK      net (fanout=91)       1.775   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.784ns (1.641ns logic, 7.143ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y5.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    AG11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_b_io/dout
    AG11.PAD             Tioop                 1.494   dout_bp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (2.101ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<15> (AG11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.171ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.929ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y5.CLK      net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y5.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    AG11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_b_io/dout
    AG11.PAD             Tioop                 1.371   dout_bp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (1.929ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.198ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<15> (AC25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.802ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Clock Path Delay:     8.848ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y5.CLK      net (fanout=91)       1.839   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.848ns (1.641ns logic, 7.207ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    AC25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_a_io/dout
    AC25.PAD             Tioop                 1.464   dout_ap_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (2.071ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<15> (AC25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.148ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y5.CLK      net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    AC25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_a_io/dout
    AC25.PAD             Tioop                 1.345   dout_ap_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (1.903ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.161ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<14> (AH4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.839ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Clock Path Delay:     8.730ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y47.CLK     net (fanout=91)       1.721   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.730ns (1.641ns logic, 7.089ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y47.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    AH4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_d_io/dout
    AH4.PAD              Tioop                 1.545   dout_dp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (2.152ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<14> (AH4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.210ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y47.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y47.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    AH4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_d_io/dout
    AH4.PAD              Tioop                 1.414   dout_dp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (1.972ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.212ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<14> (AJ31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.788ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 1)
  Clock Path Delay:     8.794ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y47.CLK     net (fanout=91)       1.785   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.794ns (1.641ns logic, 7.153ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y47.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    AJ31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_c_io/dout
    AJ31.PAD             Tioop                 1.532   dout_cp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (2.139ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<14> (AJ31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.203ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y47.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y47.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    AJ31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_c_io/dout
    AJ31.PAD             Tioop                 1.403   dout_cp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (1.961ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.178ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<14> (AK9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.822ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Delay:     8.782ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y7.CLK      net (fanout=91)       1.773   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.782ns (1.641ns logic, 7.141ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y7.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    AK9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_b_io/dout
    AK9.PAD              Tioop                 1.510   dout_bp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (2.117ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<14> (AK9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y7.CLK      net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y7.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    AK9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_b_io/dout
    AK9.PAD              Tioop                 1.384   dout_bp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (1.942ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.209ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<14> (AE27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.791ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 1)
  Clock Path Delay:     8.846ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y7.CLK      net (fanout=91)       1.837   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.846ns (1.641ns logic, 7.205ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    AE27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_a_io/dout
    AE27.PAD             Tioop                 1.477   dout_ap_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (2.084ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<14> (AE27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.159ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.914ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y7.CLK      net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    AE27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_a_io/dout
    AE27.PAD             Tioop                 1.356   dout_ap_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (1.914ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.155ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<13> (AF5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.845ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.148ns (Levels of Logic = 1)
  Clock Path Delay:     8.728ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y49.CLK     net (fanout=91)       1.719   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.728ns (1.641ns logic, 7.087ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y49.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    AF5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_d_io/dout
    AF5.PAD              Tioop                 1.541   dout_dp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (2.148ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<13> (AF5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.207ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.969ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y49.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y49.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    AF5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_d_io/dout
    AF5.PAD              Tioop                 1.411   dout_dp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (1.969ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.183ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<13> (AE29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.817ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Delay:     8.792ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y49.CLK     net (fanout=91)       1.783   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.792ns (1.641ns logic, 7.151ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y49.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    AE29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_c_io/dout
    AE29.PAD             Tioop                 1.505   dout_cp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (2.112ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<13> (AE29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.180ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.938ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y49.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y49.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    AE29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_c_io/dout
    AE29.PAD             Tioop                 1.380   dout_cp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (1.938ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.155ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<13> (AF10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.845ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 1)
  Clock Path Delay:     8.780ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y9.CLK      net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.641ns logic, 7.139ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y9.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    AF10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_b_io/dout
    AF10.PAD             Tioop                 1.489   dout_bp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (2.096ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<13> (AF10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.165ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y9.CLK      net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y9.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    AF10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_b_io/dout
    AF10.PAD             Tioop                 1.366   dout_bp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (1.924ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.203ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<13> (AF25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.797ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Delay:     8.844ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y9.CLK      net (fanout=91)       1.835   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (1.641ns logic, 7.203ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y9.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    AF25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_a_io/dout
    AF25.PAD             Tioop                 1.473   dout_ap_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (2.080ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<13> (AF25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.156ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y9.CLK      net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y9.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    AF25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_a_io/dout
    AF25.PAD             Tioop                 1.353   dout_ap_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (1.911ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.136ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<12> (AE4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.864ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Delay:     8.726ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y51.CLK     net (fanout=91)       1.717   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.726ns (1.641ns logic, 7.085ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y51.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    AE4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_d_io/dout
    AE4.PAD              Tioop                 1.524   dout_dp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (2.131ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<12> (AE4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.193ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y51.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y51.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    AE4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_d_io/dout
    AE4.PAD              Tioop                 1.397   dout_dp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.955ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.191ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<12> (AF31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.809ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     8.790ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y51.CLK     net (fanout=91)       1.781   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.790ns (1.641ns logic, 7.149ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y51.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    AF31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_c_io/dout
    AF31.PAD             Tioop                 1.515   dout_cp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (2.122ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<12> (AF31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.189ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.947ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y51.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y51.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    AF31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_c_io/dout
    AF31.PAD             Tioop                 1.389   dout_cp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (1.947ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.170ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<12> (AH9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.830ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     8.778ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y11.CLK     net (fanout=91)       1.769   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.778ns (1.641ns logic, 7.137ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y11.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    AH9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_b_io/dout
    AH9.PAD              Tioop                 1.506   dout_bp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (2.113ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<12> (AH9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.180ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y11.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y11.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    AH9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_b_io/dout
    AH9.PAD              Tioop                 1.381   dout_bp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.939ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.220ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<12> (AG27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.780ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 1)
  Clock Path Delay:     8.842ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y11.CLK     net (fanout=91)       1.833   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.842ns (1.641ns logic, 7.201ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y11.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    AG27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_a_io/dout
    AG27.PAD             Tioop                 1.492   dout_ap_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (2.099ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<12> (AG27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.172ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y11.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y11.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    AG27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_a_io/dout
    AG27.PAD             Tioop                 1.369   dout_ap_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.927ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.128ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<11> (AD5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.872ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.125ns (Levels of Logic = 1)
  Clock Path Delay:     8.724ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y53.CLK     net (fanout=91)       1.715   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.724ns (1.641ns logic, 7.083ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y53.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    AD5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_d_io/dout
    AD5.PAD              Tioop                 1.518   dout_dp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (2.125ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<11> (AD5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.187ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.949ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y53.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y53.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    AD5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_d_io/dout
    AD5.PAD              Tioop                 1.391   dout_dp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (1.949ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.176ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<11> (AD30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.824ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     8.788ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y53.CLK     net (fanout=91)       1.779   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.788ns (1.641ns logic, 7.147ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y53.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    AD30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_c_io/dout
    AD30.PAD             Tioop                 1.502   dout_cp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (2.109ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<11> (AD30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.178ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y53.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y53.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    AD30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_c_io/dout
    AD30.PAD             Tioop                 1.378   dout_cp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.148ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<11> (AE9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Clock Path Delay:     8.776ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y13.CLK     net (fanout=91)       1.767   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.776ns (1.641ns logic, 7.135ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y13.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    AE9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_b_io/dout
    AE9.PAD              Tioop                 1.486   dout_bp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (2.093ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<11> (AE9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.163ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y13.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y13.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    AE9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_b_io/dout
    AE9.PAD              Tioop                 1.364   dout_bp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.922ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.219ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<11> (AF24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.781ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 1)
  Clock Path Delay:     8.840ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y13.CLK     net (fanout=91)       1.831   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.840ns (1.641ns logic, 7.199ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y13.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    AF24.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_a_io/dout
    AF24.PAD             Tioop                 1.493   dout_ap_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (2.100ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<11> (AF24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.172ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y13.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y13.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    AF24.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_a_io/dout
    AF24.PAD             Tioop                 1.369   dout_ap_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.927ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.130ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<10> (AC4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.870ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 1)
  Clock Path Delay:     8.722ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y55.CLK     net (fanout=91)       1.713   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.722ns (1.641ns logic, 7.081ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y55.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    AC4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_d_io/dout
    AC4.PAD              Tioop                 1.522   dout_dp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (2.129ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<10> (AC4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.191ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y55.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y55.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    AC4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_d_io/dout
    AC4.PAD              Tioop                 1.395   dout_dp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.953ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.177ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<10> (AD31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.823ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     8.785ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y55.CLK     net (fanout=91)       1.776   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.785ns (1.641ns logic, 7.144ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y55.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    AD31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_c_io/dout
    AD31.PAD             Tioop                 1.506   dout_cp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (2.113ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<10> (AD31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y55.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y55.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    AD31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_c_io/dout
    AD31.PAD             Tioop                 1.381   dout_cp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.939ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.198ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<10> (AK6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.802ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 1)
  Clock Path Delay:     8.774ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y15.CLK     net (fanout=91)       1.765   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.774ns (1.641ns logic, 7.133ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y15.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    AK6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_b_io/dout
    AK6.PAD              Tioop                 1.538   dout_bp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (2.145ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<10> (AK6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.208ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.967ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y15.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y15.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    AK6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_b_io/dout
    AK6.PAD              Tioop                 1.409   dout_bp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (1.967ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.228ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<10> (AJ25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.772ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Delay:     8.837ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y15.CLK     net (fanout=91)       1.828   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.837ns (1.641ns logic, 7.196ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y15.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    AJ25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_a_io/dout
    AJ25.PAD             Tioop                 1.505   dout_ap_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (2.112ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<10> (AJ25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.938ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y15.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y15.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    AJ25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_a_io/dout
    AJ25.PAD             Tioop                 1.380   dout_ap_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (1.938ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.125ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<9> (AB6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.875ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Delay:     8.719ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y57.CLK     net (fanout=91)       1.710   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (1.641ns logic, 7.078ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y57.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    AB6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_d_io/dout
    AB6.PAD              Tioop                 1.520   dout_dp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (2.127ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<9> (AB6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.189ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y57.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y57.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    AB6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_d_io/dout
    AB6.PAD              Tioop                 1.393   dout_dp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (1.951ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.195ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<9> (AA29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.805ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Clock Path Delay:     8.783ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y57.CLK     net (fanout=91)       1.774   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.783ns (1.641ns logic, 7.142ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y57.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    AA29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_c_io/dout
    AA29.PAD             Tioop                 1.526   dout_cp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (2.133ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<9> (AA29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.197ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y57.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y57.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    AA29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_c_io/dout
    AA29.PAD             Tioop                 1.398   dout_cp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.956ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.133ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<9> (AC10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.867ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Clock Path Delay:     8.771ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y17.CLK     net (fanout=91)       1.762   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.771ns (1.641ns logic, 7.130ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y17.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    AC10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_b_io/dout
    AC10.PAD             Tioop                 1.476   dout_bp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (2.083ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<9> (AC10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y17.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y17.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    AC10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_b_io/dout
    AC10.PAD             Tioop                 1.355   dout_bp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (1.913ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.218ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<9> (AH27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.782ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 1)
  Clock Path Delay:     8.835ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y17.CLK     net (fanout=91)       1.826   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.835ns (1.641ns logic, 7.194ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y17.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    AH27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_a_io/dout
    AH27.PAD             Tioop                 1.497   dout_ap_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<9> (AH27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.176ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y17.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y17.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    AH27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_a_io/dout
    AH27.PAD             Tioop                 1.373   dout_ap_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (1.931ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.126ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<8> (AA4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.874ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Delay:     8.716ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y59.CLK     net (fanout=91)       1.707   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.716ns (1.641ns logic, 7.075ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y59.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    AA4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_d_io/dout
    AA4.PAD              Tioop                 1.524   dout_dp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (2.131ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<8> (AA4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.191ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Clock Path Delay:     4.516ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y59.CLK     net (fanout=91)       0.102   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (1.547ns logic, 2.969ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y59.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    AA4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_d_io/dout
    AA4.PAD              Tioop                 1.396   dout_dp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (1.954ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.176ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<8> (AC30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.824ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Delay:     8.780ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y59.CLK     net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.641ns logic, 7.139ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y59.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    AC30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_c_io/dout
    AC30.PAD             Tioop                 1.510   dout_cp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (2.117ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<8> (AC30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y59.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y59.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    AC30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_c_io/dout
    AC30.PAD             Tioop                 1.384   dout_cp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (1.942ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.146ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<8> (AE8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.854ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 1)
  Clock Path Delay:     8.768ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y19.CLK     net (fanout=91)       1.759   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.768ns (1.641ns logic, 7.127ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y19.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    AE8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_b_io/dout
    AE8.PAD              Tioop                 1.492   dout_bp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (2.099ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<8> (AE8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.168ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y19.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y19.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    AE8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_b_io/dout
    AE8.PAD              Tioop                 1.369   dout_bp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.927ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.233ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<8> (AK28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.767ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     8.832ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y19.CLK     net (fanout=91)       1.823   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.832ns (1.641ns logic, 7.191ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y19.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    AK28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_a_io/dout
    AK28.PAD             Tioop                 1.515   dout_ap_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (2.122ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<8> (AK28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.191ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.947ns (Levels of Logic = 1)
  Clock Path Delay:     4.523ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y19.CLK     net (fanout=91)       0.109   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.547ns logic, 2.976ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y19.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    AK28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_a_io/dout
    AK28.PAD             Tioop                 1.389   dout_ap_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (1.947ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.110ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<7> (Y6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.890ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     8.722ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y65.CLK     net (fanout=91)       1.713   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.722ns (1.641ns logic, 7.081ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y65.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Y6.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_d_io/dout
    Y6.PAD               Tioop                 1.502   dout_dp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (2.109ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<7> (Y6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.174ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y65.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y65.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Y6.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_d_io/dout
    Y6.PAD               Tioop                 1.378   dout_dp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.161ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<7> (W29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.839ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 1)
  Clock Path Delay:     8.785ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y65.CLK     net (fanout=91)       1.776   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.785ns (1.641ns logic, 7.144ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y65.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    W29.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_c_io/dout
    W29.PAD              Tioop                 1.490   dout_cp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (2.097ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<7> (W29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.168ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y65.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y65.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    W29.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_c_io/dout
    W29.PAD              Tioop                 1.368   dout_cp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (1.926ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.173ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<7> (AG7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.827ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     8.774ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y25.CLK     net (fanout=91)       1.765   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.774ns (1.641ns logic, 7.133ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y25.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    AG7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_b_io/dout
    AG7.PAD              Tioop                 1.513   dout_bp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (2.120ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<7> (AG7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.186ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y25.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y25.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    AG7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_b_io/dout
    AG7.PAD              Tioop                 1.387   dout_bp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.945ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.226ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<7> (AE28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.774ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Clock Path Delay:     8.837ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y25.CLK     net (fanout=91)       1.828   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.837ns (1.641ns logic, 7.196ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y25.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    AE28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_a_io/dout
    AE28.PAD             Tioop                 1.503   dout_ap_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (2.110ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<7> (AE28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y25.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y25.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    AE28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_a_io/dout
    AE28.PAD             Tioop                 1.378   dout_ap_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.113ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<6> (Y7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.887ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Clock Path Delay:     8.724ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y67.CLK     net (fanout=91)       1.715   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.724ns (1.641ns logic, 7.083ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y67.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Y7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_d_io/dout
    Y7.PAD               Tioop                 1.503   dout_dp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (2.110ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<6> (Y7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.174ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y67.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y67.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Y7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_d_io/dout
    Y7.PAD               Tioop                 1.378   dout_dp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.186ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<6> (W31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.814ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 1)
  Clock Path Delay:     8.788ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y67.CLK     net (fanout=91)       1.779   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.788ns (1.641ns logic, 7.147ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y67.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    W31.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_c_io/dout
    W31.PAD              Tioop                 1.512   dout_cp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (2.119ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<6> (W31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.186ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y67.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y67.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    W31.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_c_io/dout
    W31.PAD              Tioop                 1.386   dout_cp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.944ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.166ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<6> (AE7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.834ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Clock Path Delay:     8.776ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y27.CLK     net (fanout=91)       1.767   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.776ns (1.641ns logic, 7.135ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y27.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    AE7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_b_io/dout
    AE7.PAD              Tioop                 1.504   dout_bp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (2.111ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<6> (AE7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.178ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y27.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y27.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    AE7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_b_io/dout
    AE7.PAD              Tioop                 1.379   dout_bp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (1.937ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.228ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<6> (AG28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.772ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     8.840ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y27.CLK     net (fanout=91)       1.831   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.840ns (1.641ns logic, 7.199ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y27.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    AG28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_a_io/dout
    AG28.PAD             Tioop                 1.502   dout_ap_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (2.109ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<6> (AG28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.180ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y27.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y27.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    AG28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_a_io/dout
    AG28.PAD             Tioop                 1.377   dout_ap_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (1.935ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.125ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<5> (W5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.875ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     8.726ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y69.CLK     net (fanout=91)       1.717   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.726ns (1.641ns logic, 7.085ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y69.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    W5.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_d_io/dout
    W5.PAD               Tioop                 1.513   dout_dp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (2.120ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<5> (W5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.183ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y69.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y69.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    W5.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_d_io/dout
    W5.PAD               Tioop                 1.387   dout_dp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.945ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.158ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<5> (V28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.842ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.089ns (Levels of Logic = 1)
  Clock Path Delay:     8.790ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y69.CLK     net (fanout=91)       1.781   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.790ns (1.641ns logic, 7.149ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y69.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    V28.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_c_io/dout
    V28.PAD              Tioop                 1.482   dout_cp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (2.089ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<5> (V28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.161ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y69.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y69.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    V28.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_c_io/dout
    V28.PAD              Tioop                 1.361   dout_cp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.919ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.190ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<5> (AJ7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.810ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Clock Path Delay:     8.778ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y29.CLK     net (fanout=91)       1.769   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.778ns (1.641ns logic, 7.137ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y29.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    AJ7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_b_io/dout
    AJ7.PAD              Tioop                 1.526   dout_bp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (2.133ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<5> (AJ7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.197ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y29.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y29.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    AJ7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_b_io/dout
    AJ7.PAD              Tioop                 1.398   dout_bp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.956ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.204ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<5> (AB28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.796ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Clock Path Delay:     8.842ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y29.CLK     net (fanout=91)       1.833   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.842ns (1.641ns logic, 7.201ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y29.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    AB28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_a_io/dout
    AB28.PAD             Tioop                 1.476   dout_ap_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (2.083ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<5> (AB28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.158ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y29.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y29.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    AB28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_a_io/dout
    AB28.PAD             Tioop                 1.355   dout_ap_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (1.913ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.117ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<4> (W7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.883ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Clock Path Delay:     8.728ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y71.CLK     net (fanout=91)       1.719   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.728ns (1.641ns logic, 7.087ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y71.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    W7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_d_io/dout
    W7.PAD               Tioop                 1.503   dout_dp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (2.110ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<4> (W7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.174ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y71.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y71.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    W7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_d_io/dout
    W7.PAD               Tioop                 1.378   dout_dp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.184ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<4> (V30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.816ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     8.792ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y71.CLK     net (fanout=91)       1.783   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.792ns (1.641ns logic, 7.151ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y71.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    V30.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_c_io/dout
    V30.PAD              Tioop                 1.506   dout_cp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (2.113ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<4> (V30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y71.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y71.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    V30.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_c_io/dout
    V30.PAD              Tioop                 1.381   dout_cp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.939ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.156ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<4> (AC8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.844ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 1)
  Clock Path Delay:     8.780ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y31.CLK     net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.641ns logic, 7.139ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y31.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    AC8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_b_io/dout
    AC8.PAD              Tioop                 1.490   dout_bp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (2.097ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<4> (AC8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.166ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y31.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y31.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    AC8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_b_io/dout
    AC8.PAD              Tioop                 1.367   dout_bp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.925ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.214ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<4> (AC28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.786ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Delay:     8.844ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y31.CLK     net (fanout=91)       1.835   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (1.641ns logic, 7.203ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y31.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    AC28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_a_io/dout
    AC28.PAD             Tioop                 1.484   dout_ap_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (2.091ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<4> (AC28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.165ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y31.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y31.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    AC28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_a_io/dout
    AC28.PAD             Tioop                 1.362   dout_ap_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.920ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.116ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<3> (V9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.884ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 1)
  Clock Path Delay:     8.730ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y73.CLK     net (fanout=91)       1.721   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.730ns (1.641ns logic, 7.089ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y73.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    V9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_d_io/dout
    V9.PAD               Tioop                 1.500   dout_dp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (2.107ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<3> (V9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.172ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y73.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y73.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    V9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_d_io/dout
    V9.PAD               Tioop                 1.376   dout_dp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (1.934ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.149ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<3> (Y27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.851ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 1)
  Clock Path Delay:     8.794ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y73.CLK     net (fanout=91)       1.785   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.794ns (1.641ns logic, 7.153ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y73.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Y27.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_c_io/dout
    Y27.PAD              Tioop                 1.469   dout_cp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (2.076ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<3> (Y27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.149ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y73.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y73.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Y27.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_c_io/dout
    Y27.PAD              Tioop                 1.349   dout_cp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (1.907ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.157ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<3> (AB8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.843ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 1)
  Clock Path Delay:     8.782ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y33.CLK     net (fanout=91)       1.773   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.782ns (1.641ns logic, 7.141ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y33.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    AB8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_b_io/dout
    AB8.PAD              Tioop                 1.489   dout_bp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (2.096ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<3> (AB8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.166ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Delay:     4.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y33.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.547ns logic, 2.973ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y33.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    AB8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_b_io/dout
    AB8.PAD              Tioop                 1.367   dout_bp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.925ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.193ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<3> (AB25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.807ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 1)
  Clock Path Delay:     8.846ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y33.CLK     net (fanout=91)       1.837   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.846ns (1.641ns logic, 7.205ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y33.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    AB25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_a_io/dout
    AB25.PAD             Tioop                 1.461   dout_ap_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (2.068ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<3> (AB25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.145ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y33.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y33.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    AB25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_a_io/dout
    AB25.PAD             Tioop                 1.342   dout_ap_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (1.900ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.097ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<2> (W10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.903ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Clock Path Delay:     8.732ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y75.CLK     net (fanout=91)       1.723   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (1.641ns logic, 7.091ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y75.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    W10.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_d_io/dout
    W10.PAD              Tioop                 1.479   dout_dp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (2.086ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<2> (W10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.153ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.915ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y75.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y75.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    W10.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_d_io/dout
    W10.PAD              Tioop                 1.357   dout_dp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (1.915ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.149ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<2> (V25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.851ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Clock Path Delay:     8.796ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y75.CLK     net (fanout=91)       1.787   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.796ns (1.641ns logic, 7.155ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y75.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    V25.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_c_io/dout
    V25.PAD              Tioop                 1.467   dout_cp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (2.074ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<2> (V25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.148ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y75.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y75.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    V25.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_c_io/dout
    V25.PAD              Tioop                 1.348   dout_cp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.906ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.144ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<2> (AB11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.856ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 1)
  Clock Path Delay:     8.784ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y35.CLK     net (fanout=91)       1.775   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.784ns (1.641ns logic, 7.143ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y35.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    AB11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_b_io/dout
    AB11.PAD             Tioop                 1.474   dout_bp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (2.081ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<2> (AB11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y35.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y35.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    AB11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_b_io/dout
    AB11.PAD             Tioop                 1.354   dout_bp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (1.912ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.202ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<2> (Y24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.798ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Clock Path Delay:     8.848ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y35.CLK     net (fanout=91)       1.839   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.848ns (1.641ns logic, 7.207ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y35.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Y24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_a_io/dout
    Y24.PAD              Tioop                 1.468   dout_ap_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (2.075ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<2> (Y24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.151ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y35.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y35.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Y24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_a_io/dout
    Y24.PAD              Tioop                 1.348   dout_ap_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.906ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.103ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<1> (W9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.897ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Clock Path Delay:     8.734ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y77.CLK     net (fanout=91)       1.725   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.734ns (1.641ns logic, 7.093ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y77.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    W9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_d_io/dout
    W9.PAD               Tioop                 1.483   dout_dp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (2.090ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<1> (W9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.157ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Delay:     4.517ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y77.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.547ns logic, 2.970ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y77.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    W9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_d_io/dout
    W9.PAD               Tioop                 1.361   dout_dp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.919ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.148ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<1> (Y26.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Clock Path Delay:     8.797ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y77.CLK     net (fanout=91)       1.788   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.797ns (1.641ns logic, 7.156ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y77.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Y26.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_c_io/dout
    Y26.PAD              Tioop                 1.465   dout_cp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (2.072ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<1> (Y26.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.146ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y77.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y77.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Y26.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_c_io/dout
    Y26.PAD              Tioop                 1.346   dout_cp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (1.904ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.159ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<1> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.841ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Clock Path Delay:     8.786ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y37.CLK     net (fanout=91)       1.777   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.786ns (1.641ns logic, 7.145ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y37.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    AA8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_b_io/dout
    AA8.PAD              Tioop                 1.487   dout_bp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (2.094ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<1> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.165ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y37.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y37.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    AA8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_b_io/dout
    AA8.PAD              Tioop                 1.365   dout_bp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.923ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.208ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<1> (AB27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.792ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Delay:     8.849ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y37.CLK     net (fanout=91)       1.840   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.849ns (1.641ns logic, 7.208ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y37.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    AB27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_a_io/dout
    AB27.PAD             Tioop                 1.473   dout_ap_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (2.080ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<1> (AB27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.156ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y37.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y37.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    AB27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_a_io/dout
    AB27.PAD             Tioop                 1.353   dout_ap_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (1.911ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.089ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<0> (Y11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.911ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Clock Path Delay:     8.735ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y79.CLK     net (fanout=91)       1.726   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.735ns (1.641ns logic, 7.094ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y79.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Y11.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_d_io/dout
    Y11.PAD              Tioop                 1.468   dout_dp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (2.075ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<0> (Y11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.145ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Delay:     4.518ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y79.CLK     net (fanout=91)       0.104   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (1.547ns logic, 2.971ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y79.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Y11.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_d_io/dout
    Y11.PAD              Tioop                 1.348   dout_dp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.906ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.140ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<0> (W24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.860ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 1)
  Clock Path Delay:     8.798ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y79.CLK     net (fanout=91)       1.789   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.798ns (1.641ns logic, 7.157ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y79.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    W24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_c_io/dout
    W24.PAD              Tioop                 1.456   dout_cp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (2.063ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<0> (W24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.138ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.896ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y79.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y79.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    W24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_c_io/dout
    W24.PAD              Tioop                 1.338   dout_cp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (1.896ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.153ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<0> (AA10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.847ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Clock Path Delay:     8.787ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y39.CLK     net (fanout=91)       1.778   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.787ns (1.641ns logic, 7.146ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y39.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    AA10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_b_io/dout
    AA10.PAD             Tioop                 1.480   dout_bp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (2.087ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<0> (AA10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.158ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Clock Path Delay:     4.521ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y39.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.547ns logic, 2.974ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y39.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    AA10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_b_io/dout
    AA10.PAD             Tioop                 1.358   dout_bp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (1.916ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.201ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<0> (AA25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.799ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Clock Path Delay:     8.850ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.655   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y39.CLK     net (fanout=91)       1.841   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.850ns (1.641ns logic, 7.209ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y39.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    AA25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_a_io/dout
    AA25.PAD             Tioop                 1.465   dout_ap_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (2.072ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<0> (AA25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.149ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Delay:     4.524ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y8.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y8.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y5.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y5.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y18.I0    net (fanout=1)        1.523   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y18.O     Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y39.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.547ns logic, 2.977ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y39.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    AA25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_a_io/dout
    AA25.PAD             Tioop                 1.346   dout_ap_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (1.904ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<0>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.206ns.
--------------------------------------------------------------------------------

Paths for end point bidir<0> (H29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.794ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<0> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.096ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL0 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H29.O                net (fanout=1)        2.390   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<0>
    H29.PAD              Tioop                 2.526   bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/OBUFT
                                                       bidir<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (4.706ns logic, 2.390ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<0>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<0> (H29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.844ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<0> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.896ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL0 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H29.O                net (fanout=1)        2.199   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<0>
    H29.PAD              Tioop                 2.317   bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/OBUFT
                                                       bidir<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (2.697ns logic, 2.199ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<0>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.286ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_0 (SLICE_X4Y63.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.486ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.654ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.926   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y63.A2       net (fanout=3)        2.721   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y63.CLK      Tas                   0.007   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<0>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (0.933ns logic, 2.721ns route)
                                                       (25.5% logic, 74.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y63.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_0 (SLICE_X5Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.667ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.473ns (Levels of Logic = 1)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.926   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X5Y63.AX       net (fanout=3)        2.555   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X5Y63.CLK      Tdick                -0.008   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (0.918ns logic, 2.555ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y63.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_8 (SLICE_X4Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.153ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.987ns (Levels of Logic = 1)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<0> to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.926   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y79.AX       net (fanout=3)        2.073   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y79.CLK      Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_8
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (0.914ns logic, 2.073ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<0>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_8 (SLICE_X4Y79.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.825ns (data path - clock path + uncertainty)
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Clock Path Delay:     9.269ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<0> to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.886   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y79.AX       net (fanout=3)        1.907   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y79.CLK      Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_8
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.650ns logic, 1.907ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=95)       1.671   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.269ns (1.387ns logic, 7.882ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_0 (SLICE_X5Y63.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.370ns (data path - clock path + uncertainty)
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.007ns (Levels of Logic = 1)
  Clock Path Delay:     9.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.886   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X5Y63.AX       net (fanout=3)        2.350   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X5Y63.CLK      Tckdi       (-Th)     0.229   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (0.657ns logic, 2.350ns route)
                                                       (21.8% logic, 78.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y63.CLK      net (fanout=95)       1.666   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.387ns logic, 7.877ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_0 (SLICE_X4Y63.A2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.206ns (data path - clock path + uncertainty)
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.171ns (Levels of Logic = 2)
  Clock Path Delay:     9.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.886   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y63.A2       net (fanout=3)        2.504   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y63.CLK      Tah         (-Th)     0.219   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<0>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (0.667ns logic, 2.504ns route)
                                                       (21.0% logic, 79.0% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y63.CLK      net (fanout=95)       1.666   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.387ns logic, 7.877ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<10>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.130ns.
--------------------------------------------------------------------------------

Paths for end point bidir<10> (L30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.870ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<10> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL10Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L30.O                net (fanout=1)        2.346   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<10>
    L30.PAD              Tioop                 2.494   bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/OBUFT
                                                       bidir<10>
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (4.674ns logic, 2.346ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<10>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<10> (L30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.776ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<10> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.828ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL10Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L30.O                net (fanout=1)        2.158   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<10>
    L30.PAD              Tioop                 2.290   bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/OBUFT
                                                       bidir<10>
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (2.670ns logic, 2.158ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<10>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.169ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X0Y76.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.369ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.771ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<10> to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.894   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X0Y76.C3       net (fanout=2)        1.868   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X0Y76.CLK      Tas                   0.009   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (0.903ns logic, 1.868ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_2 (SLICE_X0Y88.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.258ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      1.885ns (Levels of Logic = 1)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<10> to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.894   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X0Y88.CX       net (fanout=2)        0.996   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X0Y88.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_2
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (0.889ns logic, 0.996ns route)
                                                       (47.2% logic, 52.8% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y88.CLK      net (fanout=95)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<10>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_2 (SLICE_X0Y88.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.884ns (data path - clock path + uncertainty)
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.545ns (Levels of Logic = 1)
  Clock Path Delay:     9.316ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<10> to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.859   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X0Y88.CX       net (fanout=2)        0.916   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X0Y88.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_2
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.629ns logic, 0.916ns route)
                                                       (40.7% logic, 59.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y88.CLK      net (fanout=95)       1.718   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.316ns (1.387ns logic, 7.929ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X0Y76.C3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.024ns (data path - clock path + uncertainty)
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.361ns (Levels of Logic = 2)
  Clock Path Delay:     9.272ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<10> to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.859   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X0Y76.C3       net (fanout=2)        1.719   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X0Y76.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (0.642ns logic, 1.719ns route)
                                                       (27.2% logic, 72.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       1.674   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.387ns logic, 7.885ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<11>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.054ns.
--------------------------------------------------------------------------------

Paths for end point bidir<11> (F31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.946ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<11> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      6.944ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL11Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F31.O                net (fanout=1)        2.234   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<11>
    F31.PAD              Tioop                 2.530   bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/OBUFT
                                                       bidir<11>
    -------------------------------------------------  ---------------------------
    Total                                      6.944ns (4.710ns logic, 2.234ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<11>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<11> (F31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.704ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<11> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL11Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F31.O                net (fanout=1)        2.055   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<11>
    F31.PAD              Tioop                 2.321   bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/OBUFT
                                                       bidir<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (2.701ns logic, 2.055ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<11>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.979ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_11 (SLICE_X0Y76.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.179ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.961ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<11> to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.930   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X0Y76.D3       net (fanout=2)        2.021   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X0Y76.CLK      Tas                   0.010   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<11>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_11
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.940ns logic, 2.021ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_3 (SLICE_X0Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.530ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.613ns (Levels of Logic = 1)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<11> to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.930   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X0Y88.DX       net (fanout=2)        1.688   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X0Y88.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_3
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.925ns logic, 1.688ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y88.CLK      net (fanout=95)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<11>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_3 (SLICE_X0Y88.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.216ns (data path - clock path + uncertainty)
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.213ns (Levels of Logic = 1)
  Clock Path Delay:     9.316ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<11> to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.890   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X0Y88.DX       net (fanout=2)        1.553   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X0Y88.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_3
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (0.660ns logic, 1.553ns route)
                                                       (29.8% logic, 70.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y88.CLK      net (fanout=95)       1.718   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.316ns (1.387ns logic, 7.929ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_11 (SLICE_X0Y76.D3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.852ns (data path - clock path + uncertainty)
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.533ns (Levels of Logic = 2)
  Clock Path Delay:     9.272ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<11> to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.890   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X0Y76.D3       net (fanout=2)        1.859   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X0Y76.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<11>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_11
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (0.674ns logic, 1.859ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       1.674   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.387ns logic, 7.885ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<12>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  26.918ns.
--------------------------------------------------------------------------------

Paths for end point bidir<12> (L29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.082ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<12> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      6.808ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL12Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L29.O                net (fanout=1)        2.095   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<12>
    L29.PAD              Tioop                 2.533   bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/OBUFT
                                                       bidir<12>
    -------------------------------------------------  ---------------------------
    Total                                      6.808ns (4.713ns logic, 2.095ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<12>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<12> (L29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.579ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<12> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.631ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL12Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L29.O                net (fanout=1)        1.928   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<12>
    L29.PAD              Tioop                 2.323   bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/OBUFT
                                                       bidir<12>
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (2.703ns logic, 1.928ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<12>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.640ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_12 (SLICE_X6Y75.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.840ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.302ns (Levels of Logic = 2)
  Clock Path Delay:     5.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<12> to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.933   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X6Y75.A2       net (fanout=2)        2.343   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X6Y75.CLK      Tas                   0.026   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<12>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_12
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (0.959ns logic, 2.343ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.314ns logic, 4.515ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X12Y94.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.925ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.216ns (Levels of Logic = 1)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<12> to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.933   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X12Y94.AX      net (fanout=2)        1.295   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X12Y94.CLK     Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (0.921ns logic, 1.295ns route)
                                                       (41.6% logic, 58.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<12>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X12Y94.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.542ns (data path - clock path + uncertainty)
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.848ns (Levels of Logic = 1)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<12> to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.892   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X12Y94.AX      net (fanout=2)        1.192   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X12Y94.CLK     Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (0.656ns logic, 1.192ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       1.679   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_12 (SLICE_X6Y75.A2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.557ns (data path - clock path + uncertainty)
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.850ns (Levels of Logic = 2)
  Clock Path Delay:     9.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<12> to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.892   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X6Y75.A2       net (fanout=2)        2.155   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X6Y75.CLK      Tah         (-Th)     0.197   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<12>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_12
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (0.695ns logic, 2.155ns route)
                                                       (24.4% logic, 75.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       1.696   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.387ns logic, 7.907ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<13>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.719ns.
--------------------------------------------------------------------------------

Paths for end point bidir<13> (E29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.281ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<13> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL13Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E29.O                net (fanout=1)        2.902   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<13>
    E29.PAD              Tioop                 2.527   bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/OBUFT
                                                       bidir<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (4.707ns logic, 2.902ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<13>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<13> (E29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.316ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<13> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.368ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL13Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E29.O                net (fanout=1)        2.670   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<13>
    E29.PAD              Tioop                 2.318   bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/OBUFT
                                                       bidir<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.368ns (2.698ns logic, 2.670ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<13>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.694ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_13 (SLICE_X6Y75.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.894ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.248ns (Levels of Logic = 2)
  Clock Path Delay:     5.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<13> to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.927   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X6Y75.B2       net (fanout=2)        2.294   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X6Y75.CLK      Tas                   0.027   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<13>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_13
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (0.954ns logic, 2.294ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.314ns logic, 4.515ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X12Y94.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.440ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.701ns (Levels of Logic = 1)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<13> to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.927   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X12Y94.BX      net (fanout=2)        1.792   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X12Y94.CLK     Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (0.909ns logic, 1.792ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<13>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X12Y94.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.097ns (data path - clock path + uncertainty)
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.293ns (Levels of Logic = 1)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<13> to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.887   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X12Y94.BX      net (fanout=2)        1.648   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X12Y94.CLK     Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.645ns logic, 1.648ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       1.679   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_13 (SLICE_X6Y75.B2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.606ns (data path - clock path + uncertainty)
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.801ns (Levels of Logic = 2)
  Clock Path Delay:     9.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<13> to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.887   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X6Y75.B2       net (fanout=2)        2.110   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X6Y75.CLK      Tah         (-Th)     0.196   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<13>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_13
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.691ns logic, 2.110ns route)
                                                       (24.7% logic, 75.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       1.696   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.387ns logic, 7.907ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<14>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.067ns.
--------------------------------------------------------------------------------

Paths for end point bidir<14> (E31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.933ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<14> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      6.957ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL14Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E31.O                net (fanout=1)        2.246   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<14>
    E31.PAD              Tioop                 2.531   bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/OBUFT
                                                       bidir<14>
    -------------------------------------------------  ---------------------------
    Total                                      6.957ns (4.711ns logic, 2.246ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<14>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<14> (E31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.715ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<14> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.767ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL14Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E31.O                net (fanout=1)        2.066   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<14>
    E31.PAD              Tioop                 2.321   bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/OBUFT
                                                       bidir<14>
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (2.701ns logic, 2.066ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<14>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.784ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X6Y75.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.984ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.158ns (Levels of Logic = 2)
  Clock Path Delay:     5.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<14> to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.931   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X6Y75.C3       net (fanout=2)        2.198   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X6Y75.CLK      Tas                   0.029   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.960ns logic, 2.198ns route)
                                                       (30.4% logic, 69.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.314ns logic, 4.515ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_6 (SLICE_X12Y94.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.828ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.313ns (Levels of Logic = 1)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<14> to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.931   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X12Y94.CX      net (fanout=2)        1.387   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X12Y94.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_6
    -------------------------------------------------  ---------------------------
    Total                                      2.313ns (0.926ns logic, 1.387ns route)
                                                       (40.0% logic, 60.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<14>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_6 (SLICE_X12Y94.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.454ns (data path - clock path + uncertainty)
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<14> to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.890   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X12Y94.CX      net (fanout=2)        1.276   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X12Y94.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_6
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.660ns logic, 1.276ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       1.679   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X6Y75.C3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.690ns (data path - clock path + uncertainty)
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.717ns (Levels of Logic = 2)
  Clock Path Delay:     9.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<14> to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.890   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X6Y75.C3       net (fanout=2)        2.022   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X6Y75.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.695ns logic, 2.022ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       1.696   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.387ns logic, 7.907ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<15>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.206ns.
--------------------------------------------------------------------------------

Paths for end point bidir<15> (M30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.794ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<15> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.096ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL15Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    M30.O                net (fanout=1)        2.435   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<15>
    M30.PAD              Tioop                 2.481   bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/OBUFT
                                                       bidir<15>
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (4.661ns logic, 2.435ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<15>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<15> (M30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.847ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<15> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.899ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL15Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    M30.O                net (fanout=1)        2.241   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<15>
    M30.PAD              Tioop                 2.278   bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/OBUFT
                                                       bidir<15>
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (2.658ns logic, 2.241ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<15>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.793ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X6Y75.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.993ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Clock Path Delay:     5.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<15> to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.881   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X6Y75.D2       net (fanout=2)        2.240   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X6Y75.CLK      Tas                   0.028   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.909ns logic, 2.240ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.314ns logic, 4.515ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_7 (SLICE_X12Y94.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.994ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<15> to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.881   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X12Y94.DX      net (fanout=2)        1.271   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X12Y94.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_7
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.876ns logic, 1.271ns route)
                                                       (40.8% logic, 59.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<15>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_7 (SLICE_X12Y94.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.604ns (data path - clock path + uncertainty)
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.786ns (Levels of Logic = 1)
  Clock Path Delay:     9.277ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<15> to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.847   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X12Y94.DX      net (fanout=2)        1.169   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X12Y94.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_7
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.617ns logic, 1.169ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       1.679   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.387ns logic, 7.890ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X6Y75.D2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.694ns (data path - clock path + uncertainty)
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.713ns (Levels of Logic = 2)
  Clock Path Delay:     9.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<15> to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.847   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X6Y75.D2       net (fanout=2)        2.061   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X6Y75.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.652ns logic, 2.061ns route)
                                                       (24.0% logic, 76.0% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       1.696   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.387ns logic, 7.907ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<1>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.387ns.
--------------------------------------------------------------------------------

Paths for end point bidir<1> (H30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.613ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<1> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.277ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL1 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H30.O                net (fanout=1)        2.579   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<1>
    H30.PAD              Tioop                 2.518   bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/OBUFT
                                                       bidir<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.277ns (4.698ns logic, 2.579ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<1>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<1> (H30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.012ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<1> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.064ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL1 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H30.O                net (fanout=1)        2.373   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<1>
    H30.PAD              Tioop                 2.311   bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/OBUFT
                                                       bidir<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.064ns (2.691ns logic, 2.373ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<1>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.084ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_1 (SLICE_X4Y63.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.284ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.856ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.918   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y63.B2       net (fanout=3)        2.935   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y63.CLK      Tas                   0.003   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<1>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (0.921ns logic, 2.935ns route)
                                                       (23.9% logic, 76.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y63.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_1 (SLICE_X5Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.445ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.695ns (Levels of Logic = 1)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.918   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X5Y63.BX       net (fanout=3)        2.788   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X5Y63.CLK      Tdick                -0.011   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (0.907ns logic, 2.788ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y63.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_9 (SLICE_X4Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.340ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<1> to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.918   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y79.BX       net (fanout=3)        1.900   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y79.CLK      Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_9
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.900ns logic, 1.900ns route)
                                                       (32.1% logic, 67.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<1>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_9 (SLICE_X4Y79.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.996ns (data path - clock path + uncertainty)
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.386ns (Levels of Logic = 1)
  Clock Path Delay:     9.269ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<1> to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.880   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y79.BX       net (fanout=3)        1.748   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y79.CLK      Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_9
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (0.638ns logic, 1.748ns route)
                                                       (26.7% logic, 73.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=95)       1.671   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.269ns (1.387ns logic, 7.882ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_1 (SLICE_X5Y63.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.163ns (data path - clock path + uncertainty)
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.214ns (Levels of Logic = 1)
  Clock Path Delay:     9.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.880   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X5Y63.BX       net (fanout=3)        2.565   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X5Y63.CLK      Tckdi       (-Th)     0.231   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.649ns logic, 2.565ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y63.CLK      net (fanout=95)       1.666   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.387ns logic, 7.877ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_1 (SLICE_X4Y63.B2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.018ns (data path - clock path + uncertainty)
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.359ns (Levels of Logic = 2)
  Clock Path Delay:     9.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.880   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y63.B2       net (fanout=3)        2.701   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y63.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<1>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (0.658ns logic, 2.701ns route)
                                                       (19.6% logic, 80.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y63.CLK      net (fanout=95)       1.666   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.387ns logic, 7.877ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<2>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.372ns.
--------------------------------------------------------------------------------

Paths for end point bidir<2> (J31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.628ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<2> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.262ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL2 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J31.O                net (fanout=1)        2.569   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<2>
    J31.PAD              Tioop                 2.513   bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/OBUFT
                                                       bidir<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (4.693ns logic, 2.569ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<2>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<2> (J31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.998ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<2> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.050ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL2 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J31.O                net (fanout=1)        2.364   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<2>
    J31.PAD              Tioop                 2.306   bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/OBUFT
                                                       bidir<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.050ns (2.686ns logic, 2.364ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<2>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.118ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_2 (SLICE_X4Y63.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.318ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.822ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.913   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y63.C2       net (fanout=3)        2.900   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y63.CLK      Tas                   0.009   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<2>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (0.922ns logic, 2.900ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y63.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_2 (SLICE_X5Y63.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.957ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.183ns (Levels of Logic = 1)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.913   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X5Y63.CX       net (fanout=3)        2.266   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X5Y63.CLK      Tdick                 0.004   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (0.917ns logic, 2.266ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y63.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_10 (SLICE_X4Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.191ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.949ns (Levels of Logic = 1)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<2> to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.913   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y79.CX       net (fanout=3)        2.041   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y79.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_10
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.908ns logic, 2.041ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<2>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_10 (SLICE_X4Y79.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.859ns (data path - clock path + uncertainty)
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Clock Path Delay:     9.269ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<2> to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.875   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y79.CX       net (fanout=3)        1.878   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y79.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_10
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.645ns logic, 1.878ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=95)       1.671   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.269ns (1.387ns logic, 7.882ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_2 (SLICE_X5Y63.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.635ns (data path - clock path + uncertainty)
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.742ns (Levels of Logic = 1)
  Clock Path Delay:     9.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.875   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X5Y63.CX       net (fanout=3)        2.085   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X5Y63.CLK      Tckdi       (-Th)     0.218   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (0.657ns logic, 2.085ns route)
                                                       (24.0% logic, 76.0% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y63.CLK      net (fanout=95)       1.666   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.387ns logic, 7.877ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_2 (SLICE_X4Y63.C2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.051ns (data path - clock path + uncertainty)
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.326ns (Levels of Logic = 2)
  Clock Path Delay:     9.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.875   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y63.C2       net (fanout=3)        2.668   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y63.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<2>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (0.658ns logic, 2.668ns route)
                                                       (19.8% logic, 80.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y63.CLK      net (fanout=95)       1.666   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.387ns logic, 7.877ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<3>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.379ns.
--------------------------------------------------------------------------------

Paths for end point bidir<3> (G30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.621ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<3> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.269ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL3 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G30.O                net (fanout=1)        2.544   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<3>
    G30.PAD              Tioop                 2.545   bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/OBUFT
                                                       bidir<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.269ns (4.725ns logic, 2.544ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<3>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<3> (G30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.001ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<3> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.053ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL3 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G30.O                net (fanout=1)        2.340   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<3>
    G30.PAD              Tioop                 2.333   bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/OBUFT
                                                       bidir<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (2.713ns logic, 2.340ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<3>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.701ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_3 (SLICE_X4Y63.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.901ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.239ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.945   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y63.D5       net (fanout=3)        2.284   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y63.CLK      Tas                   0.010   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<3>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (0.955ns logic, 2.284ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y63.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_3 (SLICE_X5Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.157ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.983ns (Levels of Logic = 1)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.945   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X5Y63.DX       net (fanout=3)        2.036   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X5Y63.CLK      Tdick                 0.002   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.983ns (0.947ns logic, 2.036ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y63.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_11 (SLICE_X4Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.639ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.501ns (Levels of Logic = 1)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<3> to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.945   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y79.DX       net (fanout=3)        1.561   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y79.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_11
    -------------------------------------------------  ---------------------------
    Total                                      2.501ns (0.940ns logic, 1.561ns route)
                                                       (37.6% logic, 62.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<3>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_11 (SLICE_X4Y79.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.274ns (data path - clock path + uncertainty)
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.108ns (Levels of Logic = 1)
  Clock Path Delay:     9.269ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<3> to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.902   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y79.DX       net (fanout=3)        1.436   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y79.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_11
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.672ns logic, 1.436ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y79.CLK      net (fanout=95)       1.671   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.269ns (1.387ns logic, 7.882ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_3 (SLICE_X5Y63.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.821ns (data path - clock path + uncertainty)
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.556ns (Levels of Logic = 1)
  Clock Path Delay:     9.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.902   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X5Y63.DX       net (fanout=3)        1.873   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X5Y63.CLK      Tckdi       (-Th)     0.219   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (0.683ns logic, 1.873ns route)
                                                       (26.7% logic, 73.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y63.CLK      net (fanout=95)       1.666   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.387ns logic, 7.877ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_3 (SLICE_X4Y63.D5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.590ns (data path - clock path + uncertainty)
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.787ns (Levels of Logic = 2)
  Clock Path Delay:     9.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.902   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y63.D5       net (fanout=3)        2.101   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y63.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<3>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.787ns (0.686ns logic, 2.101ns route)
                                                       (24.6% logic, 75.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y63.CLK      net (fanout=95)       1.666   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.387ns logic, 7.877ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<4>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.320ns.
--------------------------------------------------------------------------------

Paths for end point bidir<4> (J30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.680ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<4> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.210ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL4 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J30.O                net (fanout=1)        2.511   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<4>
    J30.PAD              Tioop                 2.519   bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/OBUFT
                                                       bidir<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.210ns (4.699ns logic, 2.511ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<4>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<4> (J30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.949ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<4> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.001ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL4 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J30.O                net (fanout=1)        2.310   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<4>
    J30.PAD              Tioop                 2.311   bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/OBUFT
                                                       bidir<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (2.691ns logic, 2.310ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<4>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.513ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_4 (SLICE_X4Y62.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.713ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.427ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.919   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X4Y62.A3       net (fanout=3)        2.501   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X4Y62.CLK      Tas                   0.007   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<4>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.926ns logic, 2.501ns route)
                                                       (27.0% logic, 73.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y62.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_4 (SLICE_X6Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.028ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Clock Path Delay:     5.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.919   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X6Y63.AX       net (fanout=3)        2.203   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X6Y63.CLK      Tdick                -0.008   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.911ns logic, 2.203ns route)
                                                       (29.3% logic, 70.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y63.CLK      net (fanout=95)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.314ns logic, 4.515ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_12 (SLICE_X12Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.363ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.778ns (Levels of Logic = 1)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<4> to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.919   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X12Y83.AX      net (fanout=3)        1.871   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X12Y83.CLK     Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_12
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (0.907ns logic, 1.871ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y83.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<4>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_12 (SLICE_X12Y83.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.029ns (data path - clock path + uncertainty)
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.366ns (Levels of Logic = 1)
  Clock Path Delay:     9.282ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<4> to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.880   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X12Y83.AX      net (fanout=3)        1.722   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X12Y83.CLK     Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_12
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (0.644ns logic, 1.722ns route)
                                                       (27.2% logic, 72.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y83.CLK     net (fanout=95)       1.684   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.282ns (1.387ns logic, 7.895ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_4 (SLICE_X6Y63.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.730ns (data path - clock path + uncertainty)
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.678ns (Levels of Logic = 1)
  Clock Path Delay:     9.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.880   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X6Y63.AX       net (fanout=3)        2.027   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X6Y63.CLK      Tckdi       (-Th)     0.229   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.651ns logic, 2.027ns route)
                                                       (24.3% logic, 75.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y63.CLK      net (fanout=95)       1.697   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (1.387ns logic, 7.908ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_4 (SLICE_X4Y62.A3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.417ns (data path - clock path + uncertainty)
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.962ns (Levels of Logic = 2)
  Clock Path Delay:     9.266ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.880   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X4Y62.A3       net (fanout=3)        2.301   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X4Y62.CLK      Tah         (-Th)     0.219   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<4>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.661ns logic, 2.301ns route)
                                                       (22.3% logic, 77.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y62.CLK      net (fanout=95)       1.668   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (1.387ns logic, 7.879ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<5>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.533ns.
--------------------------------------------------------------------------------

Paths for end point bidir<5> (G31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.467ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<5> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.423ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL5 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G31.O                net (fanout=1)        2.732   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<5>
    G31.PAD              Tioop                 2.511   bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/OBUFT
                                                       bidir<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.423ns (4.691ns logic, 2.732ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<5>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<5> (G31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.146ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<5> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.198ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL5 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G31.O                net (fanout=1)        2.514   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<5>
    G31.PAD              Tioop                 2.304   bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/OBUFT
                                                       bidir<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.198ns (2.684ns logic, 2.514ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<5>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.081ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_5 (SLICE_X4Y62.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.281ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.859ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.911   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X4Y62.B2       net (fanout=3)        2.945   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X4Y62.CLK      Tas                   0.003   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<5>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (0.914ns logic, 2.945ns route)
                                                       (23.7% logic, 76.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y62.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_5 (SLICE_X6Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.562ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.580ns (Levels of Logic = 1)
  Clock Path Delay:     5.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.911   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X6Y63.BX       net (fanout=3)        2.680   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X6Y63.CLK      Tdick                -0.011   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.900ns logic, 2.680ns route)
                                                       (25.1% logic, 74.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y63.CLK      net (fanout=95)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.314ns logic, 4.515ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_13 (SLICE_X12Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.257ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.884ns (Levels of Logic = 1)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<5> to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.911   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X12Y83.BX      net (fanout=3)        1.991   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X12Y83.CLK     Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_13
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.893ns logic, 1.991ns route)
                                                       (31.0% logic, 69.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y83.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<5>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_13 (SLICE_X12Y83.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.932ns (data path - clock path + uncertainty)
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.463ns (Levels of Logic = 1)
  Clock Path Delay:     9.282ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<5> to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.873   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X12Y83.BX      net (fanout=3)        1.832   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X12Y83.CLK     Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_13
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (0.631ns logic, 1.832ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y83.CLK     net (fanout=95)       1.684   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.282ns (1.387ns logic, 7.895ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_5 (SLICE_X6Y63.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.300ns (data path - clock path + uncertainty)
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.108ns (Levels of Logic = 1)
  Clock Path Delay:     9.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.873   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X6Y63.BX       net (fanout=3)        2.466   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X6Y63.CLK      Tckdi       (-Th)     0.231   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (0.642ns logic, 2.466ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y63.CLK      net (fanout=95)       1.697   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (1.387ns logic, 7.908ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_5 (SLICE_X4Y62.B2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.018ns (data path - clock path + uncertainty)
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.361ns (Levels of Logic = 2)
  Clock Path Delay:     9.266ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.873   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X4Y62.B2       net (fanout=3)        2.710   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X4Y62.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<5>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (0.651ns logic, 2.710ns route)
                                                       (19.4% logic, 80.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y62.CLK      net (fanout=95)       1.668   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (1.387ns logic, 7.879ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<6>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.200ns.
--------------------------------------------------------------------------------

Paths for end point bidir<6> (J29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.800ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<6> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.090ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL6 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J29.O                net (fanout=1)        2.381   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<6>
    J29.PAD              Tioop                 2.529   bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/OBUFT
                                                       bidir<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.090ns (4.709ns logic, 2.381ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<6>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<6> (J29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.838ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<6> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.890ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL6 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J29.O                net (fanout=1)        2.191   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<6>
    J29.PAD              Tioop                 2.319   bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/OBUFT
                                                       bidir<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (2.699ns logic, 2.191ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<6>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.572ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_6 (SLICE_X4Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.772ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.368ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.929   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X4Y62.C5       net (fanout=3)        2.430   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X4Y62.CLK      Tas                   0.009   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<6>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (0.938ns logic, 2.430ns route)
                                                       (27.9% logic, 72.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y62.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_6 (SLICE_X6Y63.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.005ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.137ns (Levels of Logic = 1)
  Clock Path Delay:     5.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.929   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X6Y63.CX       net (fanout=3)        2.204   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X6Y63.CLK      Tdick                 0.004   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.933ns logic, 2.204ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y63.CLK      net (fanout=95)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.314ns logic, 4.515ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_14 (SLICE_X12Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.344ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.797ns (Levels of Logic = 1)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<6> to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.929   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X12Y83.CX      net (fanout=3)        1.873   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X12Y83.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_14
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (0.924ns logic, 1.873ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y83.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<6>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_14 (SLICE_X12Y83.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.014ns (data path - clock path + uncertainty)
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.381ns (Levels of Logic = 1)
  Clock Path Delay:     9.282ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<6> to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.888   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X12Y83.CX      net (fanout=3)        1.723   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X12Y83.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_14
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (0.658ns logic, 1.723ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y83.CLK     net (fanout=95)       1.684   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.282ns (1.387ns logic, 7.895ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_6 (SLICE_X6Y63.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.711ns (data path - clock path + uncertainty)
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.697ns (Levels of Logic = 1)
  Clock Path Delay:     9.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.888   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X6Y63.CX       net (fanout=3)        2.027   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X6Y63.CLK      Tckdi       (-Th)     0.218   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.670ns logic, 2.027ns route)
                                                       (24.8% logic, 75.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y63.CLK      net (fanout=95)       1.697   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (1.387ns logic, 7.908ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_6 (SLICE_X4Y62.C5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.472ns (data path - clock path + uncertainty)
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.907ns (Levels of Logic = 2)
  Clock Path Delay:     9.266ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.888   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X4Y62.C5       net (fanout=3)        2.236   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X4Y62.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<6>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.671ns logic, 2.236ns route)
                                                       (23.1% logic, 76.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y62.CLK      net (fanout=95)       1.668   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (1.387ns logic, 7.879ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<7>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.456ns.
--------------------------------------------------------------------------------

Paths for end point bidir<7> (F29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.544ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<7> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.346ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL7 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F29.O                net (fanout=1)        2.628   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<7>
    F29.PAD              Tioop                 2.538   bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/OBUFT
                                                       bidir<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.346ns (4.718ns logic, 2.628ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<7>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<7> (F29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.073ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<7> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.125ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL7 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F29.O                net (fanout=1)        2.418   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<7>
    F29.PAD              Tioop                 2.327   bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/OBUFT
                                                       bidir<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (2.707ns logic, 2.418ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<7>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.012ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_7 (SLICE_X4Y62.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.212ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.928ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.938   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X4Y62.D3       net (fanout=3)        2.980   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X4Y62.CLK      Tas                   0.010   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<7>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (0.948ns logic, 2.980ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y62.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_7 (SLICE_X6Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.526ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Clock Path Delay:     5.829ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.938   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X6Y63.DX       net (fanout=3)        2.676   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X6Y63.CLK      Tdick                 0.002   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.940ns logic, 2.676ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y63.CLK      net (fanout=95)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.314ns logic, 4.515ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_15 (SLICE_X12Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.188ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.953ns (Levels of Logic = 1)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<7> to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.938   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X12Y83.DX      net (fanout=3)        2.020   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X12Y83.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_15
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (0.933ns logic, 2.020ns route)
                                                       (31.6% logic, 68.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y83.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<7>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_15 (SLICE_X12Y83.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.871ns (data path - clock path + uncertainty)
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.524ns (Levels of Logic = 1)
  Clock Path Delay:     9.282ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<7> to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.896   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X12Y83.DX      net (fanout=3)        1.858   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X12Y83.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_15
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.666ns logic, 1.858ns route)
                                                       (26.4% logic, 73.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y83.CLK     net (fanout=95)       1.684   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.282ns (1.387ns logic, 7.895ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_7 (SLICE_X6Y63.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.269ns (data path - clock path + uncertainty)
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.139ns (Levels of Logic = 1)
  Clock Path Delay:     9.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.896   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X6Y63.DX       net (fanout=3)        2.462   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X6Y63.CLK      Tckdi       (-Th)     0.219   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (0.677ns logic, 2.462ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y63.CLK      net (fanout=95)       1.697   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (1.387ns logic, 7.908ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_7 (SLICE_X4Y62.D3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -15.957ns (data path - clock path + uncertainty)
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.422ns (Levels of Logic = 2)
  Clock Path Delay:     9.266ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.896   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X4Y62.D3       net (fanout=3)        2.742   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X4Y62.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<7>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.680ns logic, 2.742ns route)
                                                       (19.9% logic, 80.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y62.CLK      net (fanout=95)       1.668   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (1.387ns logic, 7.879ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<8>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  26.924ns.
--------------------------------------------------------------------------------

Paths for end point bidir<8> (K29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.076ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<8> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL8 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    K29.O                net (fanout=1)        2.099   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<8>
    K29.PAD              Tioop                 2.535   bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/OBUFT
                                                       bidir<8>
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (4.715ns logic, 2.099ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<8>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<8> (K29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.584ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<8> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.636ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL8 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    K29.O                net (fanout=1)        1.931   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<8>
    K29.PAD              Tioop                 2.325   bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/OBUFT
                                                       bidir<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (2.705ns logic, 1.931ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<8>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.146ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_8 (SLICE_X0Y76.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.346ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.794ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<8> to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.935   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X0Y76.A5       net (fanout=2)        1.852   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X0Y76.CLK      Tas                   0.007   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<8>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_8
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.942ns logic, 1.852ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_0 (SLICE_X0Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.510ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.633ns (Levels of Logic = 1)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<8> to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.935   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X0Y88.AX       net (fanout=2)        1.710   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X0Y88.CLK      Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.633ns (0.923ns logic, 1.710ns route)
                                                       (35.1% logic, 64.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y88.CLK      net (fanout=95)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<8>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_0 (SLICE_X0Y88.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.198ns (data path - clock path + uncertainty)
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.231ns (Levels of Logic = 1)
  Clock Path Delay:     9.316ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<8> to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.894   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X0Y88.AX       net (fanout=2)        1.573   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X0Y88.CLK      Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (0.658ns logic, 1.573ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y88.CLK      net (fanout=95)       1.718   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.316ns (1.387ns logic, 7.929ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_8 (SLICE_X0Y76.A5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.006ns (data path - clock path + uncertainty)
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.379ns (Levels of Logic = 2)
  Clock Path Delay:     9.272ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<8> to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.894   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X0Y76.A5       net (fanout=2)        1.704   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X0Y76.CLK      Tah         (-Th)     0.219   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<8>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_8
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.675ns logic, 1.704ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       1.674   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.387ns logic, 7.885ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<9>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.207ns.
--------------------------------------------------------------------------------

Paths for end point bidir<9> (F30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.793ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<9> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 1)
  Clock Path Delay:     9.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       1.795   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.393ns (1.387ns logic, 8.006ns route)
                                                          (14.8% logic, 85.2% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL9 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F30.O                net (fanout=1)        2.388   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<9>
    F30.PAD              Tioop                 2.529   bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/OBUFT
                                                       bidir<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (4.709ns logic, 2.388ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<9>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<9> (F30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  20.845ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<9> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.897ns (Levels of Logic = 1)
  Clock Path Delay:     5.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0       net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y15.CLKARDCLKL net (fanout=95)       0.108   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.835ns (1.314ns logic, 4.521ns route)
                                                          (22.5% logic, 77.5% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL9 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F30.O                net (fanout=1)        2.197   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<9>
    F30.PAD              Tioop                 2.320   bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/OBUFT
                                                       bidir<9>
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (2.700ns logic, 2.197ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<9>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.801ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_9 (SLICE_X0Y76.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.001ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.139ns (Levels of Logic = 2)
  Clock Path Delay:     5.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<9> to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.929   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X0Y76.B2       net (fanout=2)        2.207   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X0Y76.CLK      Tas                   0.003   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<9>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_9
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (0.932ns logic, 2.207ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       0.100   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.314ns logic, 4.513ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_1 (SLICE_X0Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.712ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.431ns (Levels of Logic = 1)
  Clock Path Delay:     5.830ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<9> to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.929   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X0Y88.BX       net (fanout=2)        1.520   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X0Y88.CLK      Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_1
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.911ns logic, 1.520ns route)
                                                       (37.5% logic, 62.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y88.CLK      net (fanout=95)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.314ns logic, 4.516ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<9>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_1 (SLICE_X0Y88.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.383ns (data path - clock path + uncertainty)
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.046ns (Levels of Logic = 1)
  Clock Path Delay:     9.316ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<9> to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.889   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X0Y88.BX       net (fanout=2)        1.399   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X0Y88.CLK      Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_1
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (0.647ns logic, 1.399ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y88.CLK      net (fanout=95)       1.718   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.316ns (1.387ns logic, 7.929ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_9 (SLICE_X0Y76.B2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.688ns (data path - clock path + uncertainty)
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.697ns (Levels of Logic = 2)
  Clock Path Delay:     9.272ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<9> to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.889   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X0Y76.B2       net (fanout=2)        2.030   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X0Y76.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<9>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_9
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.667ns logic, 2.030ns route)
                                                       (24.7% logic, 75.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       1.674   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.387ns logic, 7.885ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ctl0" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 42 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -11.375ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X12Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.705ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.566ns (Levels of Logic = 2)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl0 to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.888   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X4Y72.A3       net (fanout=19)       1.807   apps_testpt_5_OBUF
    SLICE_X4Y72.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X12Y94.CE      net (fanout=5)        1.551   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X12Y94.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (1.208ns logic, 3.358ns route)
                                                       (26.5% logic, 73.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X12Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.705ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.566ns (Levels of Logic = 2)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl0 to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.888   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X4Y72.A3       net (fanout=19)       1.807   apps_testpt_5_OBUF
    SLICE_X4Y72.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X12Y94.CE      net (fanout=5)        1.551   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X12Y94.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (1.208ns logic, 3.358ns route)
                                                       (26.5% logic, 73.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_6 (SLICE_X12Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.705ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.566ns (Levels of Logic = 2)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl0 to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.888   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X4Y72.A3       net (fanout=19)       1.807   apps_testpt_5_OBUF
    SLICE_X4Y72.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X12Y94.CE      net (fanout=5)        1.551   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X12Y94.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_6
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (1.208ns logic, 3.358ns route)
                                                       (26.5% logic, 73.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ctl0" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X0Y76.C5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.293ns (data path - clock path + uncertainty)
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.092ns (Levels of Logic = 2)
  Clock Path Delay:     9.272ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl0 to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.853   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X0Y76.C5       net (fanout=19)       1.456   apps_testpt_5_OBUF
    SLICE_X0Y76.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (0.636ns logic, 1.456ns route)
                                                       (30.4% logic, 69.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       1.674   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.387ns logic, 7.885ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_11 (SLICE_X0Y76.D5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.281ns (data path - clock path + uncertainty)
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.104ns (Levels of Logic = 2)
  Clock Path Delay:     9.272ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl0 to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.853   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X0Y76.D5       net (fanout=19)       1.467   apps_testpt_5_OBUF
    SLICE_X0Y76.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<11>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_11
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (0.637ns logic, 1.467ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       1.674   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.387ns logic, 7.885ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X6Y75.C5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.264ns (data path - clock path + uncertainty)
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.143ns (Levels of Logic = 2)
  Clock Path Delay:     9.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl0 to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.853   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X6Y75.C5       net (fanout=19)       1.485   apps_testpt_5_OBUF
    SLICE_X6Y75.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.658ns logic, 1.485ns route)
                                                       (30.7% logic, 69.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       1.696   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.387ns logic, 7.907ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ctl1" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -11.353ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X12Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.683ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.588ns (Levels of Logic = 2)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl1 to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X4Y72.A2       net (fanout=35)       1.837   apps_testpt_6_OBUF
    SLICE_X4Y72.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X12Y94.CE      net (fanout=5)        1.551   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X12Y94.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (1.200ns logic, 3.388ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X12Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.683ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.588ns (Levels of Logic = 2)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl1 to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X4Y72.A2       net (fanout=35)       1.837   apps_testpt_6_OBUF
    SLICE_X4Y72.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X12Y94.CE      net (fanout=5)        1.551   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X12Y94.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (1.200ns logic, 3.388ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_6 (SLICE_X12Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.683ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.588ns (Levels of Logic = 2)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl1 to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X4Y72.A2       net (fanout=35)       1.837   apps_testpt_6_OBUF
    SLICE_X4Y72.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X12Y94.CE      net (fanout=5)        1.551   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X12Y94.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_6
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (1.200ns logic, 3.388ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ctl1" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X0Y76.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.649ns (data path - clock path + uncertainty)
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.736ns (Levels of Logic = 2)
  Clock Path Delay:     9.272ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl1 to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X0Y76.C6       net (fanout=35)       1.106   apps_testpt_6_OBUF
    SLICE_X0Y76.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (0.630ns logic, 1.106ns route)
                                                       (36.3% logic, 63.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       1.674   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.387ns logic, 7.885ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_11 (SLICE_X0Y76.D6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.647ns (data path - clock path + uncertainty)
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.738ns (Levels of Logic = 2)
  Clock Path Delay:     9.272ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl1 to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X0Y76.D6       net (fanout=35)       1.107   apps_testpt_6_OBUF
    SLICE_X0Y76.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<11>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_11
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (0.631ns logic, 1.107ns route)
                                                       (36.3% logic, 63.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       1.674   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.387ns logic, 7.885ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_12 (SLICE_X6Y75.A6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.337ns (data path - clock path + uncertainty)
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.070ns (Levels of Logic = 2)
  Clock Path Delay:     9.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl1 to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X6Y75.A6       net (fanout=35)       1.420   apps_testpt_6_OBUF
    SLICE_X6Y75.CLK      Tah         (-Th)     0.197   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<12>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_12
    -------------------------------------------------  ---------------------------
    Total                                      2.070ns (0.650ns logic, 1.420ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       1.696   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.387ns logic, 7.907ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ctl2" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -11.260ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X12Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.590ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.681ns (Levels of Logic = 2)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl2 to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.875   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X4Y72.A1       net (fanout=19)       1.935   apps_testpt_7_OBUF
    SLICE_X4Y72.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X12Y94.CE      net (fanout=5)        1.551   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X12Y94.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.195ns logic, 3.486ns route)
                                                       (25.5% logic, 74.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X12Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.590ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.681ns (Levels of Logic = 2)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl2 to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.875   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X4Y72.A1       net (fanout=19)       1.935   apps_testpt_7_OBUF
    SLICE_X4Y72.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X12Y94.CE      net (fanout=5)        1.551   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X12Y94.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.195ns logic, 3.486ns route)
                                                       (25.5% logic, 74.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_6 (SLICE_X12Y94.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.590ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.681ns (Levels of Logic = 2)
  Clock Path Delay:     5.828ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl2 to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.875   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X4Y72.A1       net (fanout=19)       1.935   apps_testpt_7_OBUF
    SLICE_X4Y72.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X12Y94.CE      net (fanout=5)        1.551   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X12Y94.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_6
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.195ns logic, 3.486ns route)
                                                       (25.5% logic, 74.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.160   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X12Y94.CLK     net (fanout=95)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.314ns logic, 4.514ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ctl2" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_9 (SLICE_X0Y76.B6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.551ns (data path - clock path + uncertainty)
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.834ns (Levels of Logic = 2)
  Clock Path Delay:     9.272ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl2 to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.843   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X0Y76.B6       net (fanout=19)       1.213   apps_testpt_7_OBUF
    SLICE_X0Y76.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<9>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_9
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.621ns logic, 1.213ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y76.CLK      net (fanout=95)       1.674   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.387ns logic, 7.885ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X6Y75.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.419ns (data path - clock path + uncertainty)
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.988ns (Levels of Logic = 2)
  Clock Path Delay:     9.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl2 to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.843   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X6Y75.C6       net (fanout=19)       1.340   apps_testpt_7_OBUF
    SLICE_X6Y75.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.648ns logic, 1.340ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       1.696   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.387ns logic, 7.907ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X6Y75.D6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.418ns (data path - clock path + uncertainty)
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.989ns (Levels of Logic = 2)
  Clock Path Delay:     9.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl2 to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.843   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X6Y75.D6       net (fanout=19)       1.341   apps_testpt_7_OBUF
    SLICE_X6Y75.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (0.648ns logic, 1.341ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y29.I0    net (fanout=2)        3.434   apps_testpt_0_OBUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X6Y75.CLK      net (fanout=95)       1.696   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.387ns logic, 7.907ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_i                       |     20.000ns|      6.000ns|     13.328ns|            0|            0|            0|          927|
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|      2.500ns|      1.530ns|            0|            0|            0|          927|
| OUT2_BUF                      |             |             |             |             |             |             |             |
|  TS_MC_RD_DATA_SEL            |     26.667ns|      6.118ns|          N/A|            0|            0|          416|            0|
|  TS_MC_RDEN_SEL_MUX           |     26.667ns|      2.953ns|          N/A|            0|            0|          128|            0|
|  TS_MC_PHY_INIT_DATA_SEL_0    |     26.667ns|      6.076ns|          N/A|            0|            0|          300|            0|
|  TS_MC_PHY_INIT_DATA_SEL_90   |     26.667ns|      4.581ns|          N/A|            0|            0|            8|            0|
|  TS_MC_GATE_DLY               |     26.667ns|      4.344ns|          N/A|            0|            0|           65|            0|
|  TS_MC_RDEN_DLY               |     26.667ns|      1.985ns|          N/A|            0|            0|            5|            0|
|  TS_MC_CAL_RDEN_DLY           |     26.667ns|      2.006ns|          N/A|            0|            0|            5|            0|
| TS_i_appsfpga_io_i_PLL_clk_CLK|      5.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| OUT0_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_PLL_clk_CLK|      2.500ns|      1.666ns|          N/A|            0|            0|            0|            0|
| OUT1_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|     13.333ns|      3.999ns|          N/A|            0|            0|            0|            0|
| OUT0_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|      2.550ns|          N/A|            0|            0|            0|            0|
| OUT1_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| OUT3_BUF                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_i_flops
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_i_flops                 |     20.000ns|      8.582ns|     68.046ns|            0|          424|         5042|        53675|
| TS_i_appsfpga_io_i_PLL_clk_CLK|      5.000ns|      4.951ns|          N/A|            0|            0|        14499|            0|
| OUT0_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_PLL_clk_CLK|      2.500ns|      1.666ns|          N/A|            0|            0|            0|            0|
| OUT1_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|     13.333ns|      8.907ns|          N/A|            0|            0|        12391|            0|
| OUT0_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|     22.682ns|          N/A|          424|            0|        26118|            0|
| OUT1_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|      4.997ns|          N/A|            0|            0|          643|            0|
| OUT2_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      5.000ns|      2.045ns|          N/A|            0|            0|           24|            0|
| OUT3_BUF_0                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_usb
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_usb                     |     20.830ns|     10.000ns|      5.542ns|            0|            0|            0|         5010|
| TS_i_appscore_USB_IO_INST_i_pl|     20.830ns|      1.666ns|          N/A|            0|            0|            1|            0|
| l_usb_CLKOUT0_BUF_0           |             |             |             |             |             |             |             |
| TS_i_appscore_USB_IO_INST_i_pl|     20.830ns|      5.542ns|          N/A|            0|            0|         5009|            0|
| l_usb_CLKOUT1_BUF_0           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_usb
------------+------------+------------+--------------------------------+--------+
            |Max Setup to|Max Hold to |                                | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)               | Phase  |
------------+------------+------------+--------------------------------+--------+
bidir<0>    |  -12.286(R)|   17.429(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<1>    |  -12.084(R)|   17.600(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<2>    |  -12.118(R)|   17.463(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<3>    |  -12.701(R)|   17.878(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<4>    |  -12.513(R)|   17.633(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<5>    |  -12.081(R)|   17.536(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<6>    |  -12.572(R)|   17.618(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<7>    |  -12.012(R)|   17.475(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<8>    |  -13.146(R)|   17.802(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<9>    |  -12.801(R)|   17.987(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<10>   |  -13.169(R)|   18.488(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<11>   |  -12.979(R)|   17.820(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<12>   |  -12.640(R)|   18.146(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<13>   |  -12.694(R)|   17.701(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<14>   |  -12.784(R)|   18.058(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<15>   |  -12.793(R)|   18.208(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
ctl0        |  -11.375(R)|   17.897(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
ctl1        |  -11.353(R)|   18.253(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
ctl2        |  -11.260(R)|   18.155(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
------------+------------+------------+--------------------------------+--------+

Clock clk_i to Pad
-------------+------------+-------------------+--------+
             | clk (edge) |                   | Clock  |
Destination  |   to PAD   |Internal Clock(s)  | Phase  |
-------------+------------+-------------------+--------+
dclk_ap_o    |   11.266(R)|i_appsfpga_io/clk2x|   0.000|
dclk_bp_o    |   11.161(R)|i_appsfpga_io/clk2x|   0.000|
dclk_cp_o    |   11.179(R)|i_appsfpga_io/clk2x|   0.000|
dclk_dp_o    |   11.117(R)|i_appsfpga_io/clk2x|   0.000|
ddr2_ck_n<0> |   10.799(R)|mem_clk2x          |   0.000|
             |   10.799(F)|mem_clk2x          |   3.333|
ddr2_ck_n<1> |   10.803(R)|mem_clk2x          |   0.000|
             |   10.803(F)|mem_clk2x          |   3.333|
dout_ap_o<0> |   11.201(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<1> |   11.208(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<2> |   11.202(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<3> |   11.193(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<4> |   11.214(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<5> |   11.204(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<6> |   11.228(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<7> |   11.226(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<8> |   11.233(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<9> |   11.218(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<10>|   11.228(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<11>|   11.219(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<12>|   11.220(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<13>|   11.203(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<14>|   11.209(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<15>|   11.198(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<0> |   11.153(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<1> |   11.159(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<2> |   11.144(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<3> |   11.157(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<4> |   11.156(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<5> |   11.190(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<6> |   11.166(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<7> |   11.173(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<8> |   11.146(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<9> |   11.133(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<10>|   11.198(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<11>|   11.148(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<12>|   11.170(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<13>|   11.155(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<14>|   11.178(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<15>|   11.164(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<0> |   11.140(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<1> |   11.148(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<2> |   11.149(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<3> |   11.149(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<4> |   11.184(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<5> |   11.158(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<6> |   11.186(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<7> |   11.161(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<8> |   11.176(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<9> |   11.195(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<10>|   11.177(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<11>|   11.176(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<12>|   11.191(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<13>|   11.183(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<14>|   11.212(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<15>|   11.213(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<0> |   11.089(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<1> |   11.103(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<2> |   11.097(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<3> |   11.116(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<4> |   11.117(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<5> |   11.125(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<6> |   11.113(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<7> |   11.110(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<8> |   11.126(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<9> |   11.125(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<10>|   11.130(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<11>|   11.128(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<12>|   11.136(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<13>|   11.155(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<14>|   11.161(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<15>|   11.143(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_ap_o  |   11.235(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_bp_o  |   11.141(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_cp_o  |   11.154(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_dp_o  |   11.116(R)|i_appsfpga_io/clk2x|   0.000|
-------------+------------+-------------------+--------+

Clock clk_usb to Pad
------------+------------+--------------------------------+--------+
            | clk (edge) |                                | Clock  |
Destination |   to PAD   |Internal Clock(s)               | Phase  |
------------+------------+--------------------------------+--------+
bidir<0>    |   27.206(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<1>    |   27.387(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<2>    |   27.372(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<3>    |   27.379(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<4>    |   27.320(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<5>    |   27.533(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<6>    |   27.200(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<7>    |   27.456(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<8>    |   26.924(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<9>    |   27.207(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<10>   |   27.130(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<11>   |   27.054(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<12>   |   26.918(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<13>   |   27.719(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<14>   |   27.067(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<15>   |   27.206(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
------------+------------+--------------------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    8.582|    2.169|    3.642|    3.760|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_usb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_usb        |    5.542|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk_i          |clk_r_o        |    8.951|
ctl1           |bidir<0>       |    5.678|
ctl1           |bidir<1>       |    5.528|
ctl1           |bidir<2>       |    5.682|
ctl1           |bidir<3>       |    5.696|
ctl1           |bidir<4>       |    5.688|
ctl1           |bidir<5>       |    5.521|
ctl1           |bidir<6>       |    5.681|
ctl1           |bidir<7>       |    5.697|
ctl1           |bidir<8>       |    5.541|
ctl1           |bidir<9>       |    5.680|
ctl1           |bidir<10>      |    5.275|
ctl1           |bidir<11>      |    5.539|
ctl1           |bidir<12>      |    5.539|
ctl1           |bidir<13>      |    5.686|
ctl1           |bidir<14>      |    5.540|
ctl1           |bidir<15>      |    5.262|
---------------+---------------+---------+

COMP "dclk_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_dp_o                                      |       11.117|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dclk_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_cp_o                                      |       11.179|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dclk_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_bp_o                                      |       11.161|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dclk_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_ap_o                                      |       11.266|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_dp_o                                    |       11.116|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_cp_o                                    |       11.154|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_bp_o                                    |       11.141|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_ap_o                                    |       11.235|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<15>                                  |       11.143|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<15>                                  |       11.213|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<15>                                  |       11.164|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<15>                                  |       11.198|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<14>                                  |       11.161|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<14>                                  |       11.212|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<14>                                  |       11.178|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<14>                                  |       11.209|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<13>                                  |       11.155|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<13>                                  |       11.183|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<13>                                  |       11.155|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<13>                                  |       11.203|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<12>                                  |       11.136|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<12>                                  |       11.191|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<12>                                  |       11.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<12>                                  |       11.220|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<11>                                  |       11.128|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<11>                                  |       11.176|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<11>                                  |       11.148|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<11>                                  |       11.219|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<10>                                  |       11.130|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<10>                                  |       11.177|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<10>                                  |       11.198|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<10>                                  |       11.228|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<9>                                   |       11.125|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<9>                                   |       11.195|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<9>                                   |       11.133|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<9>                                   |       11.218|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<8>                                   |       11.126|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<8>                                   |       11.176|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<8>                                   |       11.146|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<8>                                   |       11.233|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<7>                                   |       11.110|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<7>                                   |       11.161|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<7>                                   |       11.173|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<7>                                   |       11.226|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<6>                                   |       11.113|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<6>                                   |       11.186|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<6>                                   |       11.166|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<6>                                   |       11.228|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<5>                                   |       11.125|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<5>                                   |       11.158|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<5>                                   |       11.190|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<5>                                   |       11.204|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<4>                                   |       11.117|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<4>                                   |       11.184|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<4>                                   |       11.156|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<4>                                   |       11.214|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<3>                                   |       11.116|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<3>                                   |       11.149|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<3>                                   |       11.157|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<3>                                   |       11.193|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<2>                                   |       11.097|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<2>                                   |       11.149|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<2>                                   |       11.144|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<2>                                   |       11.202|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<1>                                   |       11.103|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<1>                                   |       11.148|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<1>                                   |       11.159|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<1>                                   |       11.208|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<0>                                   |       11.089|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<0>                                   |       11.140|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<0>                                   |       11.153|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<0>                                   |       11.201|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<0>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<0>                                       |       27.206|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<10>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<10>                                      |       27.130|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<11>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<11>                                      |       27.054|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<12>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<12>                                      |       26.918|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<13>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<13>                                      |       27.719|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<14>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<14>                                      |       27.067|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<15>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<15>                                      |       27.206|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<1>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<1>                                       |       27.387|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<2>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<2>                                       |       27.372|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<3>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<3>                                       |       27.379|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<4>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<4>                                       |       27.320|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<5>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<5>                                       |       27.533|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<6>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<6>                                       |       27.200|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<7>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<7>                                       |       27.456|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<8>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<8>                                       |       26.924|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<9>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<9>                                       |       27.207|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 424  Score: 1279003  (Setup/Max: 1279003, Hold: 0)

Constraints cover 66572 paths, 28 nets, and 18026 connections

Design statistics:
   Minimum period:  22.682ns{1}   (Maximum frequency:  44.088MHz)
   Maximum path delay from/to any node:   8.951ns
   Maximum net delay:   0.805ns
   Minimum output required time after clock:  27.719ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 18 18:14:31 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 647 MB



