[N
24
19
8 iInstExt
15
10 ADDR_WIDTH
7
8 mux2t1_n
8
1 N
22
5 mixed
11
12 nbitregister
13
3 rtl
4
5 WIDTH
10
10 nbit_adder
18
9 structure
1
89 /home/dswanny/cpre381/CPRE_3810_B3/cpre3810-toolflowAgain/containers/sim_container_0/work
2
9 and_32bit
24
12 OUTPUT_TRACE
21
2 tb
17
15 riscv_processor
9
7 aluunit
14
10 DATA_WIDTH
6
9 xor_32bit
3
10 structural
12
3 mem
23
9 gCLK_HPER
16
10 pcregister
5
8 or_32bit
20
9 iInstAddr
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
21
22
1
24
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
12
13
1
15
1
0
10
0
0 0
0
0
]
[G
1
9
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
3
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
21
22
1
23
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
21
22
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
14
1
0
32
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
7
3
1
8
1
0
32
0
0 0
0
0
]
[G
1
7
3
2
8
1
0
2
0
0 0
0
0
]
[G
1
17
18
1
8
1
0
32
0
0 0
0
0
]
[G
1
11
3
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
3
1
8
1
0
32
0
0 0
0
0
]
[P
1
17
18
19
20
1
0
0
]
