.data

.text
.globl main

main:
# ######################################
# ### Load address of _answer to s0 
# ######################################
    addi sp, sp, -8
    sw s0, 0(sp)
    la s0, _answer

# ######################################
# ### bltu test cases
# ######################################

#-------------------------------------------------------------
# Branch tests
#-------------------------------------------------------------

# Each test checks both forward and backward branches

bltu_2:
    li  gp, 2
    li  x1, 0x00000000
    li  x2, 0x00000001
    bltu x1, x2, 2f
    bne x0, gp, failed
1:  bne x0, gp, 3f
2:  bltu x1, x2, 1b
    bne x0, gp, failed
3:

bltu_3:
    li  gp, 3
    li  x1, 0xfffffffe
    li  x2, 0xffffffff
    bltu x1, x2, 2f
    bne x0, gp, failed
1:  bne x0, gp, 3f
2:  bltu x1, x2, 1b
    bne x0, gp, failed
3:

bltu_4:
    li  gp, 4
    li  x1, 0x00000000
    li  x2, 0xffffffff
    bltu x1, x2, 2f
    bne x0, gp, failed
1:  bne x0, gp, 3f
2:  bltu x1, x2, 1b
    bne x0, gp, failed
3:

bltu_5:
    li  gp, 5
    li  x1, 0x00000001
    li  x2, 0x00000000
    bltu x1, x2, 1f
    bne x0, gp, 2f
1:  bne x0, gp, failed
2:  bltu x1, x2, 1b
3:

bltu_6:
    li  gp, 6
    li  x1, 0xffffffff
    li  x2, 0xfffffffe
    bltu x1, x2, 1f
    bne x0, gp, 2f
1:  bne x0, gp, failed
2:  bltu x1, x2, 1b
3:

bltu_7:
    li  gp, 7
    li  x1, 0xffffffff
    li  x2, 0x00000000
    bltu x1, x2, 1f
    bne x0, gp, 2f
1:  bne x0, gp, failed
2:  bltu x1, x2, 1b
3:

bltu_8:
    li  gp, 8
    li  x1, 0x80000000
    li  x2, 0x7fffffff
    bltu x1, x2, 1f
    bne x0, gp, 2f
1:  bne x0, gp, failed
2:  bltu x1, x2, 1b
3:

#-------------------------------------------------------------
# Bypassing tests
#-------------------------------------------------------------

bltu_9:
    li  gp, 9
    li  x4, 0
1:  li  x1, 0xf0000000
    li  x2, 0xefffffff
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_10:
    li  gp, 10
    li  x4, 0
1:  li  x1, 0xf0000000
    li  x2, 0xefffffff
    nop
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_11:
    li  gp, 11
    li  x4, 0
1:  li  x1, 0xf0000000
    li  x2, 0xefffffff
    nop    
    nop
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_12:
    li  gp, 12
    li  x4, 0
1:  li  x1, 0xf0000000
    nop
    li  x2, 0xefffffff
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_13:
    li  gp, 13
    li  x4, 0
1:  li  x1, 0xf0000000
    nop
    li  x2, 0xefffffff
    nop
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_14:
    li  gp, 14
    li  x4, 0
1:  li  x1, 0xf0000000
    nop    
    nop
    li  x2, 0xefffffff
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_15:
    li  gp, 15
    li  x4, 0
1:  li  x1, 0xf0000000
    li  x2, 0xefffffff
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_16:
    li  gp, 16
    li  x4, 0
1:  li  x1, 0xf0000000
    li  x2, 0xefffffff
    nop
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_17:
    li  gp, 17
    li  x4, 0
1:  li  x1, 0xf0000000
    li  x2, 0xefffffff
    nop    
    nop
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_18:
    li  gp, 18
    li  x4, 0
1:  li  x1, 0xf0000000
    nop
    li  x2, 0xefffffff
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_19:
    li  gp, 19
    li  x4, 0
1:  li  x1, 0xf0000000
    nop
    li  x2, 0xefffffff
    nop
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

bltu_20:
    li  gp, 20
    li  x4, 0
1:  li  x1, 0xf0000000
    nop    
    nop
    li  x2, 0xefffffff
    bltu x1, x2, failed
    addi  x4, x4, 1
    li  x5, 2
    bne x4, x5, 1b

#-------------------------------------------------------------
# Test delay slot instructions not executed nor bypassed
#-------------------------------------------------------------

bltu_21:
    li  gp, 21
    li  x1, 1
    bltu x0, x1, 1f
    addi x1, x1, 1
    addi x1, x1, 1
    addi x1, x1, 1
    addi x1, x1, 1
1:  addi x1, x1, 1
    addi x1, x1, 1
    li  x7, 3
    bne x1, x7, failed
pass:
    li  gp, 0         # 0 means all tests passed

failed:
    sw  gp, 0(s0)     # Record the wrong test number

main_exit:
# ######################################
# ### Return to end the simulation
# ######################################
    lw  s0, 0(sp)      # Retrieve Callee Saved
    addi sp, sp, 8
    ret
