// Seed: 1592554262
module module_0 (
    output tri id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    output tri0 id_7,
    input uwire id_8,
    input wire id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wire id_12,
    output tri id_13,
    input tri0 id_14,
    input tri id_15,
    input uwire id_16,
    input tri1 id_17,
    input wire id_18
    , id_40,
    output wor id_19,
    output tri1 id_20,
    output supply1 id_21,
    input uwire id_22,
    input wor id_23,
    input wor id_24,
    output wand id_25,
    input supply1 id_26,
    input wor id_27,
    output supply1 id_28,
    input tri0 id_29,
    output wor id_30,
    input tri0 id_31,
    output wire id_32,
    input wire id_33,
    input wire id_34,
    input wire id_35,
    input tri0 id_36,
    input supply0 id_37,
    output tri1 id_38
);
  wire id_41;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri id_5
    , id_11,
    output tri0 id_6,
    output wor id_7,
    input tri0 id_8,
    input wand id_9
);
  wire id_12;
  module_0(
      id_5,
      id_0,
      id_8,
      id_8,
      id_1,
      id_9,
      id_3,
      id_7,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_7,
      id_3,
      id_0,
      id_3,
      id_8,
      id_8,
      id_6,
      id_2,
      id_7,
      id_8,
      id_1,
      id_8,
      id_5,
      id_1,
      id_9,
      id_6,
      id_0,
      id_5,
      id_9,
      id_6,
      id_8,
      id_9,
      id_8,
      id_1,
      id_3,
      id_5
  );
endmodule
