{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "E:/git/V850/sim_test/sim_test_1/src/IFetcher.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/git/V850/sim_test/sim_test_1/src/tb_Fetcher.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/git/V850/sim_test/sim_test_1/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}