#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcf92e28fd0 .scope module, "test_Risc_8_bit" "test_Risc_8_bit" 2 9;
 .timescale -9 -12;
v0x7fcf92e3f3e0_0 .var "clk", 0 0;
S_0x7fcf92e05950 .scope module, "uut" "Risc_8_bit" 2 15, 3 11 0, S_0x7fcf92e28fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
v0x7fcf92e3eb50_0 .net "alu_op", 1 0, v0x7fcf92e3e1b0_0;  1 drivers
v0x7fcf92e3ebe0_0 .net "alu_src", 0 0, v0x7fcf92e3e2a0_0;  1 drivers
v0x7fcf92e3ec80_0 .net "beq", 0 0, v0x7fcf92e3e340_0;  1 drivers
v0x7fcf92e3ed50_0 .net "bne", 0 0, v0x7fcf92e3e410_0;  1 drivers
v0x7fcf92e3ee20_0 .net "clk", 0 0, v0x7fcf92e3f3e0_0;  1 drivers
v0x7fcf92e3eef0_0 .net "jump", 0 0, v0x7fcf92e3e590_0;  1 drivers
v0x7fcf92e3efc0_0 .net "mem_read", 0 0, v0x7fcf92e3e620_0;  1 drivers
v0x7fcf92e3f050_0 .net "mem_to_reg", 0 0, v0x7fcf92e3e6f0_0;  1 drivers
v0x7fcf92e3f120_0 .net "mem_write", 0 0, v0x7fcf92e3e780_0;  1 drivers
v0x7fcf92e3f230_0 .net "opcode", 3 0, L_0x7fcf92e43810;  1 drivers
v0x7fcf92e3f2c0_0 .net "reg_dst", 0 0, v0x7fcf92e3e920_0;  1 drivers
v0x7fcf92e3f350_0 .net "reg_write", 0 0, v0x7fcf92e3e9d0_0;  1 drivers
S_0x7fcf92e26b90 .scope module, "DU" "Datapath_Unit" 3 18, 4 16 0, S_0x7fcf92e05950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "beq"
    .port_info 3 /INPUT 1 "mem_read"
    .port_info 4 /INPUT 1 "mem_write"
    .port_info 5 /INPUT 1 "alu_src"
    .port_info 6 /INPUT 1 "reg_dst"
    .port_info 7 /INPUT 1 "mem_to_reg"
    .port_info 8 /INPUT 1 "reg_write"
    .port_info 9 /INPUT 1 "bne"
    .port_info 10 /INPUT 2 "alu_op"
    .port_info 11 /OUTPUT 4 "opcode"
L_0x1044ef0e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fcf92e3fb60 .functor XNOR 1, v0x7fcf92e3e920_0, L_0x1044ef0e0, C4<0>, C4<0>;
L_0x1044ef248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fcf92e411c0 .functor XNOR 1, v0x7fcf92e3e2a0_0, L_0x1044ef248, C4<0>, C4<0>;
L_0x7fcf92e41df0 .functor AND 1, v0x7fcf92e3e340_0, L_0x7fcf92e41600, C4<1>, C4<1>;
L_0x7fcf92e42200 .functor NOT 1, L_0x7fcf92e41600, C4<0>, C4<0>, C4<0>;
L_0x7fcf92e422f0 .functor AND 1, v0x7fcf92e3e410_0, L_0x7fcf92e42200, C4<1>, C4<1>;
L_0x1044ef488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fcf92e42490 .functor XNOR 1, L_0x7fcf92e41df0, L_0x1044ef488, C4<0>, C4<0>;
L_0x1044ef4d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fcf92e42680 .functor XNOR 1, L_0x7fcf92e422f0, L_0x1044ef4d0, C4<0>, C4<0>;
L_0x1044ef518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fcf92e42b40 .functor XNOR 1, v0x7fcf92e3e590_0, L_0x1044ef518, C4<0>, C4<0>;
L_0x1044ef680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fcf92e43550 .functor XNOR 1, v0x7fcf92e3e6f0_0, L_0x1044ef680, C4<0>, C4<0>;
v0x7fcf92e3b090_0 .net "ALU_Control", 2 0, v0x7fcf92e37ea0_0;  1 drivers
v0x7fcf92e3b120_0 .net "ALU_out", 15 0, L_0x7fcf92e41a20;  1 drivers
v0x7fcf92e3b1b0_0 .net "PC_2beq", 15 0, L_0x7fcf92e42500;  1 drivers
v0x7fcf92e3b240_0 .net "PC_2bne", 15 0, L_0x7fcf92e427b0;  1 drivers
v0x7fcf92e3b2d0_0 .net "PC_beq", 15 0, L_0x7fcf92e41cb0;  1 drivers
v0x7fcf92e3b3b0_0 .net "PC_bne", 15 0, L_0x7fcf92e42100;  1 drivers
v0x7fcf92e3b460_0 .net "PC_j", 15 0, L_0x7fcf92e42aa0;  1 drivers
L_0x1044ef008 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3b510_0 .net/2u *"_s0", 15 0, L_0x1044ef008;  1 drivers
v0x7fcf92e3b5c0_0 .net/2u *"_s10", 0 0, L_0x1044ef0e0;  1 drivers
v0x7fcf92e3b6d0_0 .net *"_s101", 0 0, L_0x7fcf92e42b40;  1 drivers
L_0x1044ef638 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3b770_0 .net *"_s112", 7 0, L_0x1044ef638;  1 drivers
v0x7fcf92e3b820_0 .net/2u *"_s114", 0 0, L_0x1044ef680;  1 drivers
v0x7fcf92e3b8d0_0 .net *"_s116", 0 0, L_0x7fcf92e43550;  1 drivers
v0x7fcf92e3b970_0 .net *"_s12", 0 0, L_0x7fcf92e3fb60;  1 drivers
v0x7fcf92e3ba10_0 .net *"_s15", 2 0, L_0x7fcf92e3fc50;  1 drivers
v0x7fcf92e3bac0_0 .net *"_s17", 2 0, L_0x7fcf92e3fd70;  1 drivers
L_0x1044ef1b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3bb70_0 .net *"_s29", 7 0, L_0x1044ef1b8;  1 drivers
L_0x1044ef200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3bd00_0 .net *"_s34", 7 0, L_0x1044ef200;  1 drivers
v0x7fcf92e3bd90_0 .net *"_s37", 0 0, L_0x7fcf92e40a20;  1 drivers
v0x7fcf92e3be40_0 .net *"_s38", 9 0, L_0x7fcf92e40bc0;  1 drivers
v0x7fcf92e3bef0_0 .net *"_s41", 5 0, L_0x7fcf92e40e40;  1 drivers
v0x7fcf92e3bfa0_0 .net/2u *"_s46", 0 0, L_0x1044ef248;  1 drivers
v0x7fcf92e3c050_0 .net *"_s48", 0 0, L_0x7fcf92e411c0;  1 drivers
v0x7fcf92e3c0f0_0 .net *"_s5", 11 0, L_0x7fcf92e3f980;  1 drivers
L_0x1044ef3b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3c1a0_0 .net *"_s59", 7 0, L_0x1044ef3b0;  1 drivers
L_0x1044ef098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3c250_0 .net/2u *"_s6", 0 0, L_0x1044ef098;  1 drivers
v0x7fcf92e3c300_0 .net *"_s62", 14 0, L_0x7fcf92e41ac0;  1 drivers
L_0x1044ef3f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3c3b0_0 .net/2u *"_s63", 0 0, L_0x1044ef3f8;  1 drivers
v0x7fcf92e3c460_0 .net *"_s65", 15 0, L_0x7fcf92e41980;  1 drivers
v0x7fcf92e3c510_0 .net *"_s70", 14 0, L_0x7fcf92e41eb0;  1 drivers
L_0x1044ef440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3c5c0_0 .net/2u *"_s71", 0 0, L_0x1044ef440;  1 drivers
v0x7fcf92e3c670_0 .net *"_s73", 15 0, L_0x7fcf92e41f50;  1 drivers
v0x7fcf92e3c720_0 .net *"_s79", 0 0, L_0x7fcf92e42200;  1 drivers
v0x7fcf92e3bc20_0 .net/2u *"_s83", 0 0, L_0x1044ef488;  1 drivers
v0x7fcf92e3c9b0_0 .net *"_s85", 0 0, L_0x7fcf92e42490;  1 drivers
v0x7fcf92e3ca40_0 .net/2u *"_s89", 0 0, L_0x1044ef4d0;  1 drivers
v0x7fcf92e3cad0_0 .net *"_s91", 0 0, L_0x7fcf92e42680;  1 drivers
v0x7fcf92e3cb70_0 .net *"_s96", 2 0, L_0x7fcf92e42910;  1 drivers
v0x7fcf92e3cc20_0 .net/2u *"_s99", 0 0, L_0x1044ef518;  1 drivers
v0x7fcf92e3ccd0_0 .net "alu_op", 1 0, v0x7fcf92e3e1b0_0;  alias, 1 drivers
v0x7fcf92e3cd90_0 .net "alu_src", 0 0, v0x7fcf92e3e2a0_0;  alias, 1 drivers
v0x7fcf92e3ce20_0 .net "beq", 0 0, v0x7fcf92e3e340_0;  alias, 1 drivers
v0x7fcf92e3ceb0_0 .net "beq_control", 0 0, L_0x7fcf92e41df0;  1 drivers
v0x7fcf92e3cf40_0 .net "bne", 0 0, v0x7fcf92e3e410_0;  alias, 1 drivers
v0x7fcf92e3cfd0_0 .net "bne_control", 0 0, L_0x7fcf92e422f0;  1 drivers
v0x7fcf92e3d060_0 .net "clk", 0 0, v0x7fcf92e3f3e0_0;  alias, 1 drivers
v0x7fcf92e3d0f0_0 .net "ext_im", 15 0, L_0x7fcf92e40ee0;  1 drivers
v0x7fcf92e3d1a0_0 .net "instr", 15 0, L_0x7fcf92e3f890;  1 drivers
v0x7fcf92e3d240_0 .net "jump", 0 0, v0x7fcf92e3e590_0;  alias, 1 drivers
v0x7fcf92e3d2d0_0 .net "jump_shift", 12 0, L_0x7fcf92e3fa20;  1 drivers
v0x7fcf92e3d380_0 .net "mem_read", 0 0, v0x7fcf92e3e620_0;  alias, 1 drivers
v0x7fcf92e3d430_0 .net "mem_read_data", 15 0, L_0x7fcf92e42c50;  1 drivers
v0x7fcf92e3d4d0_0 .net "mem_to_reg", 0 0, v0x7fcf92e3e6f0_0;  alias, 1 drivers
v0x7fcf92e3d570_0 .net "mem_write", 0 0, v0x7fcf92e3e780_0;  alias, 1 drivers
v0x7fcf92e3d620_0 .net "opcode", 3 0, L_0x7fcf92e43810;  alias, 1 drivers
v0x7fcf92e3d6c0_0 .net "pc2", 15 0, L_0x7fcf92e3f4f0;  1 drivers
v0x7fcf92e3d770_0 .var "pc_current", 15 0;
v0x7fcf92e3d830_0 .net "pc_next", 15 0, L_0x7fcf92e42bb0;  1 drivers
v0x7fcf92e3d8d0_0 .net "read_data2", 15 0, L_0x7fcf92e41250;  1 drivers
v0x7fcf92e3d980_0 .net "reg_dst", 0 0, v0x7fcf92e3e920_0;  alias, 1 drivers
v0x7fcf92e3da20_0 .net "reg_read_addr_1", 2 0, L_0x7fcf92e3ffd0;  1 drivers
v0x7fcf92e3dae0_0 .net "reg_read_addr_2", 2 0, L_0x7fcf92e400b0;  1 drivers
v0x7fcf92e3db90_0 .net "reg_read_data_1", 15 0, L_0x7fcf92e407a0;  1 drivers
v0x7fcf92e3dc30_0 .net "reg_read_data_2", 15 0, L_0x7fcf92e40880;  1 drivers
v0x7fcf92e3dce0_0 .net "reg_write", 0 0, v0x7fcf92e3e9d0_0;  alias, 1 drivers
v0x7fcf92e3c7d0_0 .net "reg_write_data", 15 0, L_0x7fcf92e43650;  1 drivers
v0x7fcf92e3c870_0 .net "reg_write_dest", 2 0, L_0x7fcf92e3fe30;  1 drivers
v0x7fcf92e3dd70_0 .net "zero_flag", 0 0, L_0x7fcf92e41600;  1 drivers
L_0x7fcf92e3f4f0 .arith/sum 16, v0x7fcf92e3d770_0, L_0x1044ef008;
L_0x7fcf92e3f980 .part L_0x7fcf92e3f890, 0, 12;
L_0x7fcf92e3fa20 .concat [ 1 12 0 0], L_0x1044ef098, L_0x7fcf92e3f980;
L_0x7fcf92e3fc50 .part L_0x7fcf92e3f890, 3, 3;
L_0x7fcf92e3fd70 .part L_0x7fcf92e3f890, 6, 3;
L_0x7fcf92e3fe30 .functor MUXZ 3, L_0x7fcf92e3fd70, L_0x7fcf92e3fc50, L_0x7fcf92e3fb60, C4<>;
L_0x7fcf92e3ffd0 .part L_0x7fcf92e3f890, 9, 3;
L_0x7fcf92e400b0 .part L_0x7fcf92e3f890, 6, 3;
L_0x7fcf92e406b0 .part L_0x7fcf92e43650, 0, 8;
L_0x7fcf92e407a0 .concat [ 8 8 0 0], L_0x7fcf92e40390, L_0x1044ef1b8;
L_0x7fcf92e40880 .concat [ 8 8 0 0], L_0x7fcf92e40600, L_0x1044ef200;
L_0x7fcf92e40a20 .part L_0x7fcf92e3f890, 5, 1;
LS_0x7fcf92e40bc0_0_0 .concat [ 1 1 1 1], L_0x7fcf92e40a20, L_0x7fcf92e40a20, L_0x7fcf92e40a20, L_0x7fcf92e40a20;
LS_0x7fcf92e40bc0_0_4 .concat [ 1 1 1 1], L_0x7fcf92e40a20, L_0x7fcf92e40a20, L_0x7fcf92e40a20, L_0x7fcf92e40a20;
LS_0x7fcf92e40bc0_0_8 .concat [ 1 1 0 0], L_0x7fcf92e40a20, L_0x7fcf92e40a20;
L_0x7fcf92e40bc0 .concat [ 4 4 2 0], LS_0x7fcf92e40bc0_0_0, LS_0x7fcf92e40bc0_0_4, LS_0x7fcf92e40bc0_0_8;
L_0x7fcf92e40e40 .part L_0x7fcf92e3f890, 0, 6;
L_0x7fcf92e40ee0 .concat [ 6 10 0 0], L_0x7fcf92e40e40, L_0x7fcf92e40bc0;
L_0x7fcf92e410a0 .part L_0x7fcf92e3f890, 12, 4;
L_0x7fcf92e41250 .functor MUXZ 16, L_0x7fcf92e40880, L_0x7fcf92e40ee0, L_0x7fcf92e411c0, C4<>;
L_0x7fcf92e417c0 .part L_0x7fcf92e407a0, 0, 8;
L_0x7fcf92e418a0 .part L_0x7fcf92e41250, 0, 8;
L_0x7fcf92e41a20 .concat [ 8 8 0 0], v0x7fcf92e389e0_0, L_0x1044ef3b0;
L_0x7fcf92e41ac0 .part L_0x7fcf92e40ee0, 0, 15;
L_0x7fcf92e41980 .concat [ 1 15 0 0], L_0x1044ef3f8, L_0x7fcf92e41ac0;
L_0x7fcf92e41cb0 .arith/sum 16, L_0x7fcf92e3f4f0, L_0x7fcf92e41980;
L_0x7fcf92e41eb0 .part L_0x7fcf92e40ee0, 0, 15;
L_0x7fcf92e41f50 .concat [ 1 15 0 0], L_0x1044ef440, L_0x7fcf92e41eb0;
L_0x7fcf92e42100 .arith/sum 16, L_0x7fcf92e3f4f0, L_0x7fcf92e41f50;
L_0x7fcf92e42500 .functor MUXZ 16, L_0x7fcf92e3f4f0, L_0x7fcf92e41cb0, L_0x7fcf92e42490, C4<>;
L_0x7fcf92e427b0 .functor MUXZ 16, L_0x7fcf92e42500, L_0x7fcf92e42100, L_0x7fcf92e42680, C4<>;
L_0x7fcf92e42910 .part L_0x7fcf92e3f4f0, 13, 3;
L_0x7fcf92e42aa0 .concat [ 13 3 0 0], L_0x7fcf92e3fa20, L_0x7fcf92e42910;
L_0x7fcf92e42bb0 .functor MUXZ 16, L_0x7fcf92e427b0, L_0x7fcf92e42aa0, L_0x7fcf92e42b40, C4<>;
L_0x7fcf92e43240 .part L_0x7fcf92e41a20, 0, 8;
L_0x7fcf92e43360 .part L_0x7fcf92e40880, 0, 8;
L_0x7fcf92e42c50 .concat [ 8 8 0 0], L_0x7fcf92e430e0, L_0x1044ef638;
L_0x7fcf92e43650 .functor MUXZ 16, L_0x7fcf92e41a20, L_0x7fcf92e42c50, L_0x7fcf92e43550, C4<>;
L_0x7fcf92e43810 .part L_0x7fcf92e3f890, 12, 4;
S_0x7fcf92e07e70 .scope module, "ALU_Control_unit" "alu_control" 4 81, 5 10 0, S_0x7fcf92e26b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "ALU_Cnt"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /INPUT 4 "Opcode"
v0x7fcf92e29f70_0 .net "ALUControlIn", 5 0, L_0x7fcf92e40f80;  1 drivers
v0x7fcf92e37df0_0 .net "ALUOp", 1 0, v0x7fcf92e3e1b0_0;  alias, 1 drivers
v0x7fcf92e37ea0_0 .var "ALU_Cnt", 2 0;
v0x7fcf92e37f60_0 .net "Opcode", 3 0, L_0x7fcf92e410a0;  1 drivers
E_0x7fcf92e0fb10 .event edge, v0x7fcf92e29f70_0;
L_0x7fcf92e40f80 .concat [ 4 2 0 0], L_0x7fcf92e410a0, v0x7fcf92e3e1b0_0;
S_0x7fcf92e38060 .scope module, "alu_unit" "ALU" 4 85, 6 3 0, S_0x7fcf92e26b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "alu_control"
    .port_info 3 /OUTPUT 8 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fcf92e38300_0 .net *"_s0", 15 0, L_0x7fcf92e413c0;  1 drivers
L_0x1044ef368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e383c0_0 .net/2u *"_s10", 0 0, L_0x1044ef368;  1 drivers
L_0x1044ef290 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e38470_0 .net *"_s3", 7 0, L_0x1044ef290;  1 drivers
L_0x1044ef2d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e38530_0 .net/2u *"_s4", 15 0, L_0x1044ef2d8;  1 drivers
v0x7fcf92e385e0_0 .net *"_s6", 0 0, L_0x7fcf92e414c0;  1 drivers
L_0x1044ef320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e386c0_0 .net/2u *"_s8", 0 0, L_0x1044ef320;  1 drivers
v0x7fcf92e38770_0 .net "a", 7 0, L_0x7fcf92e417c0;  1 drivers
v0x7fcf92e38820_0 .net "alu_control", 2 0, v0x7fcf92e37ea0_0;  alias, 1 drivers
v0x7fcf92e388c0_0 .net "b", 7 0, L_0x7fcf92e418a0;  1 drivers
v0x7fcf92e389e0_0 .var "result", 7 0;
v0x7fcf92e38a90_0 .net "zero", 0 0, L_0x7fcf92e41600;  alias, 1 drivers
E_0x7fcf92e382d0 .event edge, v0x7fcf92e37ea0_0, v0x7fcf92e38770_0, v0x7fcf92e388c0_0;
L_0x7fcf92e413c0 .concat [ 8 8 0 0], v0x7fcf92e389e0_0, L_0x1044ef290;
L_0x7fcf92e414c0 .cmp/eq 16, L_0x7fcf92e413c0, L_0x1044ef2d8;
L_0x7fcf92e41600 .functor MUXZ 1, L_0x1044ef368, L_0x1044ef320, L_0x7fcf92e414c0, C4<>;
S_0x7fcf92e38bb0 .scope module, "dm" "Data_Memory" 4 102, 7 16 0, S_0x7fcf92e26b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "mem_access_addr"
    .port_info 2 /INPUT 8 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /OUTPUT 8 "mem_read_data"
L_0x1044ef560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fcf92e42df0 .functor XNOR 1, v0x7fcf92e3e620_0, L_0x1044ef560, C4<0>, C4<0>;
L_0x1044ef5a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e38e20_0 .net *"_s11", 1 0, L_0x1044ef5a8;  1 drivers
L_0x1044ef5f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e38ed0_0 .net/2u *"_s12", 7 0, L_0x1044ef5f0;  1 drivers
v0x7fcf92e38f80_0 .net/2u *"_s2", 0 0, L_0x1044ef560;  1 drivers
v0x7fcf92e39040_0 .net *"_s4", 0 0, L_0x7fcf92e42df0;  1 drivers
v0x7fcf92e390e0_0 .net *"_s6", 7 0, L_0x7fcf92e42ee0;  1 drivers
v0x7fcf92e391d0_0 .net *"_s8", 4 0, L_0x7fcf92e42f80;  1 drivers
v0x7fcf92e39280_0 .net "clk", 0 0, v0x7fcf92e3f3e0_0;  alias, 1 drivers
v0x7fcf92e39320_0 .var/i "f", 31 0;
v0x7fcf92e393d0_0 .net "mem_access_addr", 7 0, L_0x7fcf92e43240;  1 drivers
v0x7fcf92e394e0_0 .net "mem_read", 0 0, v0x7fcf92e3e620_0;  alias, 1 drivers
v0x7fcf92e39580_0 .net "mem_read_data", 7 0, L_0x7fcf92e430e0;  1 drivers
v0x7fcf92e39630_0 .net "mem_write_data", 7 0, L_0x7fcf92e43360;  1 drivers
v0x7fcf92e396e0_0 .net "mem_write_en", 0 0, v0x7fcf92e3e780_0;  alias, 1 drivers
v0x7fcf92e39780 .array "memory", 0 7, 7 0;
v0x7fcf92e39820_0 .net "ram_addr", 2 0, L_0x7fcf92e42d50;  1 drivers
E_0x7fcf92e38df0 .event posedge, v0x7fcf92e39280_0;
L_0x7fcf92e42d50 .part L_0x7fcf92e43240, 0, 3;
L_0x7fcf92e42ee0 .array/port v0x7fcf92e39780, L_0x7fcf92e42f80;
L_0x7fcf92e42f80 .concat [ 3 2 0 0], L_0x7fcf92e42d50, L_0x1044ef5a8;
L_0x7fcf92e430e0 .functor MUXZ 8, L_0x1044ef5f0, L_0x7fcf92e42ee0, L_0x7fcf92e42df0, C4<>;
S_0x7fcf92e39960 .scope module, "im" "Instruction_Memory" 4 54, 8 14 0, S_0x7fcf92e26b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc"
    .port_info 1 /OUTPUT 16 "instruction"
L_0x7fcf92e3f890 .functor BUFZ 16, L_0x7fcf92e3f690, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fcf92e39b10_0 .net *"_s2", 15 0, L_0x7fcf92e3f690;  1 drivers
v0x7fcf92e39ba0_0 .net *"_s4", 5 0, L_0x7fcf92e3f730;  1 drivers
L_0x1044ef050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e39c50_0 .net *"_s7", 1 0, L_0x1044ef050;  1 drivers
v0x7fcf92e39d10_0 .net "instruction", 15 0, L_0x7fcf92e3f890;  alias, 1 drivers
v0x7fcf92e39dc0 .array "instruction_memory", 0 14, 15 0;
v0x7fcf92e39ea0_0 .net "pc", 15 0, v0x7fcf92e3d770_0;  1 drivers
v0x7fcf92e39f50_0 .net "rom_addr", 3 0, L_0x7fcf92e3f5f0;  1 drivers
L_0x7fcf92e3f5f0 .part v0x7fcf92e3d770_0, 1, 4;
L_0x7fcf92e3f690 .array/port v0x7fcf92e39dc0, L_0x7fcf92e3f730;
L_0x7fcf92e3f730 .concat [ 4 2 0 0], L_0x7fcf92e3f5f0, L_0x1044ef050;
S_0x7fcf92e3a030 .scope module, "reg_file" "GPRs" 4 66, 9 18 0, S_0x7fcf92e26b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write_en"
    .port_info 2 /INPUT 3 "reg_write_dest"
    .port_info 3 /INPUT 8 "reg_write_data"
    .port_info 4 /INPUT 3 "reg_read_addr_1"
    .port_info 5 /OUTPUT 8 "reg_read_data_1"
    .port_info 6 /INPUT 3 "reg_read_addr_2"
    .port_info 7 /OUTPUT 8 "reg_read_data_2"
L_0x7fcf92e40390 .functor BUFZ 8, L_0x7fcf92e40190, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fcf92e40600 .functor BUFZ 8, L_0x7fcf92e40440, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fcf92e3a320_0 .net *"_s0", 7 0, L_0x7fcf92e40190;  1 drivers
v0x7fcf92e3a3b0_0 .net *"_s10", 4 0, L_0x7fcf92e404e0;  1 drivers
L_0x1044ef170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3a450_0 .net *"_s13", 1 0, L_0x1044ef170;  1 drivers
v0x7fcf92e3a500_0 .net *"_s2", 4 0, L_0x7fcf92e40230;  1 drivers
L_0x1044ef128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcf92e3a5b0_0 .net *"_s5", 1 0, L_0x1044ef128;  1 drivers
v0x7fcf92e3a6a0_0 .net *"_s8", 7 0, L_0x7fcf92e40440;  1 drivers
v0x7fcf92e3a750_0 .net "clk", 0 0, v0x7fcf92e3f3e0_0;  alias, 1 drivers
v0x7fcf92e3a7e0_0 .var/i "f", 31 0;
v0x7fcf92e3a880_0 .var/i "i", 31 0;
v0x7fcf92e3a9b0 .array "reg_array", 0 7, 7 0;
v0x7fcf92e3aa50_0 .net "reg_read_addr_1", 2 0, L_0x7fcf92e3ffd0;  alias, 1 drivers
v0x7fcf92e3ab00_0 .net "reg_read_addr_2", 2 0, L_0x7fcf92e400b0;  alias, 1 drivers
v0x7fcf92e3abb0_0 .net "reg_read_data_1", 7 0, L_0x7fcf92e40390;  1 drivers
v0x7fcf92e3ac60_0 .net "reg_read_data_2", 7 0, L_0x7fcf92e40600;  1 drivers
v0x7fcf92e3ad10_0 .net "reg_write_data", 7 0, L_0x7fcf92e406b0;  1 drivers
v0x7fcf92e3adc0_0 .net "reg_write_dest", 2 0, L_0x7fcf92e3fe30;  alias, 1 drivers
v0x7fcf92e3ae70_0 .net "reg_write_en", 0 0, v0x7fcf92e3e9d0_0;  alias, 1 drivers
L_0x7fcf92e40190 .array/port v0x7fcf92e3a9b0, L_0x7fcf92e40230;
L_0x7fcf92e40230 .concat [ 3 2 0 0], L_0x7fcf92e3ffd0, L_0x1044ef128;
L_0x7fcf92e40440 .array/port v0x7fcf92e3a9b0, L_0x7fcf92e404e0;
L_0x7fcf92e404e0 .concat [ 3 2 0 0], L_0x7fcf92e400b0, L_0x1044ef170;
S_0x7fcf92e3dea0 .scope module, "control" "Control_Unit" 3 34, 10 15 0, S_0x7fcf92e05950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 2 "alu_op"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "beq"
    .port_info 4 /OUTPUT 1 "bne"
    .port_info 5 /OUTPUT 1 "mem_read"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_dst"
    .port_info 9 /OUTPUT 1 "mem_to_reg"
    .port_info 10 /OUTPUT 1 "reg_write"
v0x7fcf92e3e1b0_0 .var "alu_op", 1 0;
v0x7fcf92e3e2a0_0 .var "alu_src", 0 0;
v0x7fcf92e3e340_0 .var "beq", 0 0;
v0x7fcf92e3e410_0 .var "bne", 0 0;
v0x7fcf92e3e4c0_0 .var/i "f", 31 0;
v0x7fcf92e3e590_0 .var "jump", 0 0;
v0x7fcf92e3e620_0 .var "mem_read", 0 0;
v0x7fcf92e3e6f0_0 .var "mem_to_reg", 0 0;
v0x7fcf92e3e780_0 .var "mem_write", 0 0;
v0x7fcf92e3e890_0 .net "opcode", 3 0, L_0x7fcf92e43810;  alias, 1 drivers
v0x7fcf92e3e920_0 .var "reg_dst", 0 0;
v0x7fcf92e3e9d0_0 .var "reg_write", 0 0;
E_0x7fcf92e3e170 .event edge, v0x7fcf92e3e4c0_0, v0x7fcf92e3d620_0;
    .scope S_0x7fcf92e39960;
T_0 ;
    %vpi_call 8 25 "$readmemb", "./demo/prog.txt", v0x7fcf92e39dc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001110 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fcf92e3a030;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcf92e3a880_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fcf92e3a880_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fcf92e3a880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf92e3a9b0, 0, 4;
    %load/vec4 v0x7fcf92e3a880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcf92e3a880_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x7fcf92e3a880_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 3, 0, 8;
    %ix/getv/s 3, v0x7fcf92e3a880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf92e3a9b0, 0, 4;
T_1.2 ;
    %end;
    .thread T_1;
    .scope S_0x7fcf92e3a030;
T_2 ;
    %vpi_func 9 47 "$fopen" 32, "./demo/1_11_17_16_44.o" {0 0 0};
    %store/vec4 v0x7fcf92e3a7e0_0, 0, 32;
    %delay 300000, 0;
    %vpi_call 9 49 "$fclose", v0x7fcf92e3a7e0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fcf92e3a030;
T_3 ;
    %wait E_0x7fcf92e38df0;
    %vpi_call 9 54 "$monitor", v0x7fcf92e3a7e0_0, "time = %d\012", $time, "\011reg[0] = %b\012", &A<v0x7fcf92e3a9b0, 0>, "\011reg[1] = %b\012", &A<v0x7fcf92e3a9b0, 1>, "\011reg[2] = %b\012", &A<v0x7fcf92e3a9b0, 2>, "\011reg[3] = %b\012", &A<v0x7fcf92e3a9b0, 3>, "\011reg[4] = %b\012", &A<v0x7fcf92e3a9b0, 4>, "\011reg[5] = %b\012", &A<v0x7fcf92e3a9b0, 5>, "\011reg[6] = %b\012", &A<v0x7fcf92e3a9b0, 6>, "\011reg[7] = %b\012", &A<v0x7fcf92e3a9b0, 7> {0 0 0};
    %load/vec4 v0x7fcf92e3ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fcf92e3ad10_0;
    %load/vec4 v0x7fcf92e3adc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf92e3a9b0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fcf92e07e70;
T_4 ;
    %wait E_0x7fcf92e0fb10;
    %load/vec4 v0x7fcf92e29f70_0;
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fcf92e37ea0_0, 0, 3;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fcf92e38060;
T_5 ;
    %wait E_0x7fcf92e382d0;
    %load/vec4 v0x7fcf92e38820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %load/vec4 v0x7fcf92e38770_0;
    %load/vec4 v0x7fcf92e388c0_0;
    %add;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x7fcf92e38770_0;
    %load/vec4 v0x7fcf92e388c0_0;
    %add;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x7fcf92e38770_0;
    %load/vec4 v0x7fcf92e388c0_0;
    %sub;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x7fcf92e38770_0;
    %inv;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x7fcf92e38770_0;
    %ix/getv 4, v0x7fcf92e388c0_0;
    %shiftl 4;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x7fcf92e38770_0;
    %ix/getv 4, v0x7fcf92e388c0_0;
    %shiftr 4;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x7fcf92e38770_0;
    %load/vec4 v0x7fcf92e388c0_0;
    %and;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x7fcf92e38770_0;
    %load/vec4 v0x7fcf92e388c0_0;
    %or;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x7fcf92e38770_0;
    %load/vec4 v0x7fcf92e388c0_0;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fcf92e389e0_0, 0, 8;
T_5.11 ;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fcf92e38bb0;
T_6 ;
    %vpi_call 7 35 "$readmemb", "./demo/data.txt", v0x7fcf92e39780 {0 0 0};
    %vpi_func 7 37 "$fopen" 32, "./demo/1_11_17_16_44.o" {0 0 0};
    %store/vec4 v0x7fcf92e39320_0, 0, 32;
    %delay 300000, 0;
    %vpi_call 7 40 "$fclose", v0x7fcf92e39320_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fcf92e38bb0;
T_7 ;
    %wait E_0x7fcf92e38df0;
    %vpi_call 7 44 "$monitor", v0x7fcf92e39320_0, "time = %d\012", $time, "\011memory[0] = %b\012", &A<v0x7fcf92e39780, 0>, "\011memory[1] = %b\012", &A<v0x7fcf92e39780, 1>, "\011memory[2] = %b\012", &A<v0x7fcf92e39780, 2>, "\011memory[3] = %b\012", &A<v0x7fcf92e39780, 3>, "\011memory[4] = %b\012", &A<v0x7fcf92e39780, 4>, "\011memory[5] = %b\012", &A<v0x7fcf92e39780, 5>, "\011memory[6] = %b\012", &A<v0x7fcf92e39780, 6>, "\011memory[7] = %b\012", &A<v0x7fcf92e39780, 7> {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fcf92e38bb0;
T_8 ;
    %wait E_0x7fcf92e38df0;
    %load/vec4 v0x7fcf92e396e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fcf92e39630_0;
    %load/vec4 v0x7fcf92e39820_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf92e39780, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fcf92e26b90;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fcf92e3d770_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7fcf92e26b90;
T_10 ;
    %wait E_0x7fcf92e38df0;
    %load/vec4 v0x7fcf92e3d830_0;
    %assign/vec4 v0x7fcf92e3d770_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fcf92e3dea0;
T_11 ;
    %vpi_func 10 23 "$fopen" 32, "./demo/1_11_17_16_44.o" {0 0 0};
    %store/vec4 v0x7fcf92e3e4c0_0, 0, 32;
    %delay 300000, 0;
    %vpi_call 10 26 "$fclose", v0x7fcf92e3e4c0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fcf92e3dea0;
T_12 ;
    %wait E_0x7fcf92e3e170;
    %vpi_call 10 31 "$monitor", v0x7fcf92e3e4c0_0, "time = %d\012", $time, "\012 Opcode = %d\012", v0x7fcf92e3e890_0 {0 0 0};
    %load/vec4 v0x7fcf92e3e890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf92e3e410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcf92e3e1b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf92e3e590_0, 0, 1;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fcf92e28fd0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcf92e3f3e0_0, 0;
    %delay 300000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fcf92e28fd0;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x7fcf92e3f3e0_0;
    %inv;
    %store/vec4 v0x7fcf92e3f3e0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "test_RISC.v";
    "./RISC.v";
    "./Datapath.v";
    "./ALU_control.v";
    "./ALU.v";
    "./DMEM.v";
    "./IMEM.v";
    "./Register.v";
    "./CU.v";
