# Summary

Date : 2023-02-23 16:53:09

Directory d:\\系统互连组内工作\\InfiniBand网卡\\Code\\hcatest_gitlab\\tb_uvm\\src

Total : 16 files,  2664 codes, 399 comments, 720 blanks, all 3783 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| System Verilog | 14 | 2,606 | 397 | 694 | 3,697 |
| Verilog | 2 | 58 | 2 | 26 | 86 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 16 | 2,664 | 399 | 720 | 3,783 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)