Classic Timing Analyzer report for KlopnyobvodD
Wed Feb 04 14:45:12 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+------------------------------+-------+---------------+-------------+--------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.318 ns    ; D      ; Qneg~reg0 ; --         ; T        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.591 ns    ; Q~reg0 ; Q         ; T          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.034 ns   ; D      ; Q~reg0    ; --         ; T        ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; T               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 4.318 ns   ; D    ; Qneg~reg0 ; T        ;
; N/A   ; None         ; 4.300 ns   ; D    ; Q~reg0    ; T        ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 7.591 ns   ; Q~reg0    ; Q    ; T          ;
; N/A   ; None         ; 7.574 ns   ; Qneg~reg0 ; Qneg ; T          ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; -4.034 ns ; D    ; Q~reg0    ; T        ;
; N/A           ; None        ; -4.052 ns ; D    ; Qneg~reg0 ; T        ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Feb 04 14:45:12 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KlopnyobvodD -c KlopnyobvodD --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "T" is an undefined clock
Info: No valid register-to-register data paths exist for clock "T"
Info: tsu for register "Qneg~reg0" (data pin = "D", clock pin = "T") is 4.318 ns
    Info: + Longest pin to register delay is 7.148 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(5.726 ns) + CELL(0.370 ns) = 7.040 ns; Loc. = LCCOMB_X4_Y1_N18; Fanout = 1; COMB Node = 'Qneg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.148 ns; Loc. = LCFF_X4_Y1_N19; Fanout = 1; REG Node = 'Qneg~reg0'
        Info: Total cell delay = 1.422 ns ( 19.89 % )
        Info: Total interconnect delay = 5.726 ns ( 80.11 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "T" to destination register is 2.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'T'
        Info: 2: + IC(0.148 ns) + CELL(0.187 ns) = 1.289 ns; Loc. = CLKDELAYCTRL_G3; Fanout = 1; COMB Node = 'T~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'T~clkctrl'
        Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 2.790 ns; Loc. = LCFF_X4_Y1_N19; Fanout = 1; REG Node = 'Qneg~reg0'
        Info: Total cell delay = 1.807 ns ( 64.77 % )
        Info: Total interconnect delay = 0.983 ns ( 35.23 % )
Info: tco from clock "T" to destination pin "Q" through register "Q~reg0" is 7.591 ns
    Info: + Longest clock path from clock "T" to source register is 2.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'T'
        Info: 2: + IC(0.148 ns) + CELL(0.187 ns) = 1.289 ns; Loc. = CLKDELAYCTRL_G3; Fanout = 1; COMB Node = 'T~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'T~clkctrl'
        Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 2.790 ns; Loc. = LCFF_X4_Y1_N17; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.807 ns ( 64.77 % )
        Info: Total interconnect delay = 0.983 ns ( 35.23 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y1_N17; Fanout = 1; REG Node = 'Q~reg0'
        Info: 2: + IC(1.251 ns) + CELL(3.246 ns) = 4.497 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 3.246 ns ( 72.18 % )
        Info: Total interconnect delay = 1.251 ns ( 27.82 % )
Info: th for register "Q~reg0" (data pin = "D", clock pin = "T") is -4.034 ns
    Info: + Longest clock path from clock "T" to destination register is 2.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'T'
        Info: 2: + IC(0.148 ns) + CELL(0.187 ns) = 1.289 ns; Loc. = CLKDELAYCTRL_G3; Fanout = 1; COMB Node = 'T~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'T~clkctrl'
        Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 2.790 ns; Loc. = LCFF_X4_Y1_N17; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.807 ns ( 64.77 % )
        Info: Total interconnect delay = 0.983 ns ( 35.23 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.130 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(5.726 ns) + CELL(0.460 ns) = 7.130 ns; Loc. = LCFF_X4_Y1_N17; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.404 ns ( 19.69 % )
        Info: Total interconnect delay = 5.726 ns ( 80.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed Feb 04 14:45:12 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


