<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p982" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_982{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_982{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_982{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_982{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_982{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t6_982{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t7_982{left:96px;bottom:982px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_982{left:96px;bottom:947px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_982{left:96px;bottom:916px;}
#ta_982{left:124px;bottom:916px;letter-spacing:0.15px;}
#tb_982{left:96px;bottom:889px;}
#tc_982{left:124px;bottom:889px;letter-spacing:0.13px;word-spacing:-0.46px;}
#td_982{left:96px;bottom:861px;}
#te_982{left:124px;bottom:861px;letter-spacing:0.14px;word-spacing:-0.57px;}
#tf_982{left:96px;bottom:834px;}
#tg_982{left:124px;bottom:834px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_982{left:96px;bottom:806px;}
#ti_982{left:124px;bottom:806px;letter-spacing:-0.08px;word-spacing:-0.21px;}
#tj_982{left:96px;bottom:747px;letter-spacing:0.2px;}
#tk_982{left:192px;bottom:747px;letter-spacing:0.22px;}
#tl_982{left:96px;bottom:711px;letter-spacing:0.13px;word-spacing:-0.61px;}
#tm_982{left:303px;bottom:711px;letter-spacing:0.1px;word-spacing:-0.61px;}
#tn_982{left:486px;bottom:711px;letter-spacing:0.11px;word-spacing:-0.6px;}
#to_982{left:96px;bottom:690px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tp_982{left:96px;bottom:669px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tq_982{left:96px;bottom:647px;letter-spacing:0.13px;word-spacing:-0.84px;}
#tr_982{left:96px;bottom:626px;letter-spacing:0.12px;word-spacing:-0.54px;}
#ts_982{left:96px;bottom:604px;letter-spacing:0.13px;word-spacing:-0.92px;}
#tt_982{left:96px;bottom:583px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tu_982{left:96px;bottom:562px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tv_982{left:96px;bottom:526px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tw_982{left:96px;bottom:505px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tx_982{left:96px;bottom:484px;letter-spacing:0.13px;word-spacing:-0.5px;}
#ty_982{left:96px;bottom:462px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tz_982{left:96px;bottom:441px;letter-spacing:0.12px;word-spacing:-1.04px;}
#t10_982{left:96px;bottom:419px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t11_982{left:96px;bottom:384px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t12_982{left:96px;bottom:363px;letter-spacing:0.11px;word-spacing:-0.72px;}
#t13_982{left:167px;bottom:363px;letter-spacing:0.14px;}
#t14_982{left:194px;bottom:363px;letter-spacing:0.13px;word-spacing:-0.84px;}
#t15_982{left:96px;bottom:342px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t16_982{left:96px;bottom:320px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t17_982{left:96px;bottom:285px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_982{left:702px;bottom:285px;letter-spacing:0.13px;}
#t19_982{left:752px;bottom:285px;letter-spacing:0.13px;word-spacing:-1.37px;}
#t1a_982{left:96px;bottom:264px;letter-spacing:0.13px;word-spacing:-0.91px;}
#t1b_982{left:96px;bottom:227px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1c_982{left:222px;bottom:227px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1d_982{left:96px;bottom:205px;letter-spacing:0.14px;word-spacing:-0.54px;}
#t1e_982{left:96px;bottom:184px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1f_982{left:96px;bottom:153px;}
#t1g_982{left:124px;bottom:153px;letter-spacing:-0.08px;word-spacing:-0.33px;}
#t1h_982{left:96px;bottom:126px;}
#t1i_982{left:124px;bottom:126px;letter-spacing:0.17px;word-spacing:-0.45px;}
#t1j_982{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_982{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_982{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_982{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_982{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_982{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_982{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_982{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_982{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts982" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg982Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg982" style="-webkit-user-select: none;"><object width="935" height="1210" data="982/982.svg" type="image/svg+xml" id="pdf982" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_982" class="t s1_982">527 </span><span id="t2_982" class="t s2_982">Secure Virtual Machine </span>
<span id="t3_982" class="t s1_982">AMD64 Technology </span><span id="t4_982" class="t s1_982">24593—Rev. 3.41—June 2023 </span>
<span id="t5_982" class="t s3_982">VMCB for another guest. If any VMCB fields (excluding explicitly uncached fields) have been </span>
<span id="t6_982" class="t s3_982">modified, all clean bits that are undefined (within the scope of the hypervisor) must be cleared to zero. </span>
<span id="t7_982" class="t s3_982">Bit 31 is a special bit reserved for the host that the CPU will never use for a clean bit. </span>
<span id="t8_982" class="t s3_982">The following are explicitly not cached and not represented by Clean bits: </span>
<span id="t9_982" class="t s4_982">• </span><span id="ta_982" class="t s3_982">TLB_Control </span>
<span id="tb_982" class="t s4_982">• </span><span id="tc_982" class="t s3_982">Interrupt shadow </span>
<span id="td_982" class="t s4_982">• </span><span id="te_982" class="t s3_982">VMCB status fields (Exitcode, EXITINFO1, EXITINFO2, EXITINTINFO, Decode Assist, etc.) </span>
<span id="tf_982" class="t s4_982">• </span><span id="tg_982" class="t s3_982">Event injection </span>
<span id="th_982" class="t s4_982">• </span><span id="ti_982" class="t s3_982">RFLAGS, RIP, RSP, RAX </span>
<span id="tj_982" class="t s5_982">15.16 </span><span id="tk_982" class="t s5_982">TLB Control </span>
<span id="tl_982" class="t s3_982">TLB entries are tagged with </span><span id="tm_982" class="t s6_982">Address Space Identifier </span><span id="tn_982" class="t s3_982">(ASID) bits to distinguish different guest virtual </span>
<span id="to_982" class="t s3_982">address spaces when shadow page tables are used, or different guest physical address spaces when </span>
<span id="tp_982" class="t s3_982">nested page tables are used. The VMM can choose a software strategy in which it keeps multiple </span>
<span id="tq_982" class="t s3_982">shadow page tables, and/or multiple nested page tables in processors that support nested paging, up-to- </span>
<span id="tr_982" class="t s3_982">date; the VMM can allocate a different ASID for each shadow or nested page table. This allows </span>
<span id="ts_982" class="t s3_982">switching to a new process in a guest under shadow paging (changing CR3 contents), or to a new guest </span>
<span id="tt_982" class="t s3_982">under nested paging (changing nCR3 contents), without flushing the TLBs. (See Section 15.25 for a </span>
<span id="tu_982" class="t s3_982">complete explanation of nested paging operation.) </span>
<span id="tv_982" class="t s3_982">With shadow paging, the VMM is responsible for setting up a shadow page table for each guest linear </span>
<span id="tw_982" class="t s3_982">address space that maps it to system physical addresses. These are used as the active page tables in </span>
<span id="tx_982" class="t s3_982">place of the guest OS's page tables. The VMM sets the CR3 field in the guest VMCB to point to the </span>
<span id="ty_982" class="t s3_982">system physical address of the desired shadow page table. The VMM is responsible for updating the </span>
<span id="tz_982" class="t s3_982">shadow page table when the guest changes its page table or paging control state, and the VMM updates </span>
<span id="t10_982" class="t s3_982">the access and dirty bits of the guest page table. </span>
<span id="t11_982" class="t s3_982">The VMRUN instruction and #VMEXIT write the CR0, CR3, CR4 and EFER registers, but these </span>
<span id="t12_982" class="t s3_982">writes do </span><span id="t13_982" class="t s6_982">not </span><span id="t14_982" class="t s3_982">flush the TLB. The VMM is responsible for explicitly invalidating any guest translations </span>
<span id="t15_982" class="t s3_982">that may be affected by its actions. There are two mechanisms available for this described in the next </span>
<span id="t16_982" class="t s3_982">two sections. </span>
<span id="t17_982" class="t s3_982">When running with SVM enabled, global page table entries (PTEs) are global only </span><span id="t18_982" class="t s6_982">within </span><span id="t19_982" class="t s3_982">an ASID, </span>
<span id="t1a_982" class="t s3_982">not across ASIDs. </span>
<span id="t1b_982" class="t s7_982">Software Rule. </span><span id="t1c_982" class="t s3_982">When the VMM changes a guest’s paging mode by changing entries in the guest’s </span>
<span id="t1d_982" class="t s3_982">VMCB, the VMM must ensure that the guest’s TLB entries are flushed from the TLB. The relevant </span>
<span id="t1e_982" class="t s3_982">VMCB state includes: </span>
<span id="t1f_982" class="t s4_982">• </span><span id="t1g_982" class="t s3_982">CR0—PG, WP, CD, NW. </span>
<span id="t1h_982" class="t s4_982">• </span><span id="t1i_982" class="t s3_982">CR3—Any bit. </span>
<span id="t1j_982" class="t s8_982">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
