// Brightness_Logic_Circuit
digraph {
	bgcolor=white rankdir=LR
	fontsize=20 label="Arithmetic Circuit: Brightness & Range Proof" labelloc=t
	n_0 [label=R_In color=black fontcolor=black shape=circle style=solid]
	gate_1 [label="Linear(x*1.0+50.0)" fillcolor=orange fontcolor=white shape=note style=filled]
	n_2 [label=R_Transformed color=gray fontcolor=black shape=ellipse style=dashed]
	n_0 -> gate_1 [arrowsize=0.5]
	gate_1 -> n_2 [arrowsize=0.5]
	gate_3 [label="RangeCheck(8-bit)" fillcolor=purple fontcolor=white shape=note style=filled]
	n_4 [label=R_Bits color=gray fontcolor=black shape=ellipse style=dashed]
	n_2 -> gate_3 [arrowsize=0.5]
	gate_3 -> n_4 [arrowsize=0.5]
	n_5 [label=R_Out color=black fontcolor=black shape=doublecircle style=solid]
	n_4 -> n_5
	subgraph cluster_R {
		color="#eeeeee" label="Channel R Processor" style=filled
	}
	n_6 [label=G_In color=black fontcolor=black shape=circle style=solid]
	gate_7 [label="Linear(x*1.0+50.0)" fillcolor=orange fontcolor=white shape=note style=filled]
	n_8 [label=G_Transformed color=gray fontcolor=black shape=ellipse style=dashed]
	n_6 -> gate_7 [arrowsize=0.5]
	gate_7 -> n_8 [arrowsize=0.5]
	gate_9 [label="RangeCheck(8-bit)" fillcolor=purple fontcolor=white shape=note style=filled]
	n_10 [label=G_Bits color=gray fontcolor=black shape=ellipse style=dashed]
	n_8 -> gate_9 [arrowsize=0.5]
	gate_9 -> n_10 [arrowsize=0.5]
	n_11 [label=G_Out color=black fontcolor=black shape=doublecircle style=solid]
	n_10 -> n_11
	subgraph cluster_G {
		color="#eeeeee" label="Channel G Processor" style=filled
	}
	n_12 [label=B_In color=black fontcolor=black shape=circle style=solid]
	gate_13 [label="Linear(x*1.0+50.0)" fillcolor=orange fontcolor=white shape=note style=filled]
	n_14 [label=B_Transformed color=gray fontcolor=black shape=ellipse style=dashed]
	n_12 -> gate_13 [arrowsize=0.5]
	gate_13 -> n_14 [arrowsize=0.5]
	gate_15 [label="RangeCheck(8-bit)" fillcolor=purple fontcolor=white shape=note style=filled]
	n_16 [label=B_Bits color=gray fontcolor=black shape=ellipse style=dashed]
	n_14 -> gate_15 [arrowsize=0.5]
	gate_15 -> n_16 [arrowsize=0.5]
	n_17 [label=B_Out color=black fontcolor=black shape=doublecircle style=solid]
	n_16 -> n_17
	subgraph cluster_B {
		color="#eeeeee" label="Channel B Processor" style=filled
	}
}
