// Seed: 3000717925
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = $display(id_3[1 : 1]);
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    output logic id_3,
    input logic id_4
);
  always @(posedge 1 or id_0) begin
    id_3 <= 1;
  end
  module_0();
  wire id_6;
  assign id_3 = id_4;
  always @(posedge id_4) $display;
endmodule
