Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: LSU_Parser.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LSU_Parser.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LSU_Parser"
Output Format                      : NGC
Target Device                      : xc6slx45t-2-csg324

---- Source Options
Top Module Name                    : LSU_Parser
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/aman/Desktop/IITB/CS226/project_ospf/CS226_OSPF/OSPF/LSU_Parser.vhd" into library work
Parsing entity <LSU_Parser>.
Parsing architecture <Behavioral> of entity <lsu_parser>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <LSU_Parser> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/aman/Desktop/IITB/CS226/project_ospf/CS226_OSPF/OSPF/LSU_Parser.vhd" Line 231. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LSU_Parser>.
    Related source file is "/home/aman/Desktop/IITB/CS226/project_ospf/CS226_OSPF/OSPF/LSU_Parser.vhd".
        PORT_NO = "00000000"
        router_id = "11110011000000000000000000000000"
    Found 3-bit register for signal <p_state>.
    Found 1-bit register for signal <write_ack>.
    Found 8-bit register for signal <ack_data_out>.
    Found 8-bit register for signal <data_to_LSAq>.
    Found 1-bit register for signal <write_to_LSAq>.
    Found 16-bit register for signal <lsa_length>.
    Found 32-bit register for signal <processed_bytes>.
    Found 16-bit register for signal <packet_length>.
    Found 32-bit register for signal <p_counter>.
    Found finite state machine <FSM_0> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <processed_bytes[31]_GND_6_o_add_26_OUT> created at line 133.
    Found 32-bit adder for signal <p_counter[31]_GND_6_o_add_58_OUT> created at line 200.
    Found 32-bit comparator lessequal for signal <n0004> created at line 98
    Found 32-bit comparator lessequal for signal <n0006> created at line 98
    Found 32-bit comparator lessequal for signal <n0011> created at line 98
    Found 32-bit comparator lessequal for signal <n0013> created at line 98
    Found 32-bit comparator equal for signal <packet_length_int[31]_processed_bytes[31]_equal_54_o> created at line 184
    Found 32-bit comparator greater for signal <n0075> created at line 185
    Found 32-bit comparator greater for signal <n0077> created at line 185
    Found 32-bit comparator equal for signal <lsa_length_int[31]_p_counter[31]_equal_71_o> created at line 223
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 114 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LSU_Parser> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 8
 1-bit register                                        : 2
 16-bit register                                       : 2
 32-bit register                                       : 2
 8-bit register                                        : 2
# Comparators                                          : 8
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LSU_Parser>.
The following registers are absorbed into counter <processed_bytes>: 1 register on signal <processed_bytes>.
Unit <LSU_Parser> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 82
 Flip-Flops                                            : 82
# Comparators                                          : 8
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 48
 32-bit 2-to-1 multiplexer                             : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p_state[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 lsu_strip | 011
 sendlsa   | 010
 dumplsu   | 001
 dumplsa   | 110
-----------------------

Optimizing unit <LSU_Parser> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LSU_Parser, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LSU_Parser.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 529
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 62
#      LUT2                        : 27
#      LUT3                        : 24
#      LUT4                        : 14
#      LUT5                        : 33
#      LUT6                        : 192
#      MUXCY                       : 108
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 117
#      FD                          : 117
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 13
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx45tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             117  out of  54576     0%  
 Number of Slice LUTs:                  354  out of  27288     1%  
    Number used as Logic:               354  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    383
   Number with an unused Flip Flop:     266  out of    383    69%  
   Number with an unused LUT:            29  out of    383     7%  
   Number of fully used LUT-FF pairs:    88  out of    383    22%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    190    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 117   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.757ns (Maximum Frequency: 92.963MHz)
   Minimum input arrival time before clock: 8.261ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.757ns (frequency: 92.963MHz)
  Total number of paths / destination ports: 433357 / 117
-------------------------------------------------------------------------
Delay:               10.757ns (Levels of Logic = 8)
  Source:            p_counter_25 (FF)
  Destination:       packet_length_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: p_counter_25 to packet_length_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  p_counter_25 (p_counter_25)
     LUT6:I0->O            1   0.254   1.112  GND_6_o_p_counter[31]_equal_50_o<31>5 (GND_6_o_p_counter[31]_equal_50_o<31>4)
     LUT6:I1->O           18   0.254   1.235  GND_6_o_p_counter[31]_equal_50_o<31>7 (GND_6_o_p_counter[31]_equal_50_o)
     LUT6:I5->O           12   0.254   1.069  Mmux_n_counter1011 (Mmux_n_counter101)
     LUT6:I5->O           18   0.254   1.343  GND_6_o_GND_6_o_AND_11_o13 (GND_6_o_GND_6_o_AND_11_o13)
     LUT6:I4->O            1   0.250   0.682  mux2911_SW0_SW0_G (N312)
     LUT3:I2->O            1   0.254   0.682  mux2911_SW0_SW01 (N295)
     LUT6:I5->O            1   0.254   0.790  mux2911_F (N329)
     LUT3:I1->O            1   0.250   0.000  mux29111 (packet_length[15]_data_in[7]_mux_35_OUT<7>)
     FD:D                      0.074          packet_length_7
    ----------------------------------------
    Total                     10.757ns (2.623ns logic, 8.134ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 839 / 85
-------------------------------------------------------------------------
Offset:              8.261ns (Levels of Logic = 6)
  Source:            data_valid (PAD)
  Destination:       lsa_length_0 (FF)
  Destination Clock: clk rising

  Data Path: data_valid to lsa_length_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.069  data_valid_IBUF (data_valid_IBUF)
     LUT3:I0->O            1   0.235   0.000  p_state_FSM_FFd3-In1_lut (p_state_FSM_FFd3-In1_lut)
     MUXCY:S->O            1   0.427   0.790  p_state_FSM_FFd3-In1_cy (packet_length_int[31]_processed_bytes[31]_equal_54_o_l1)
     LUT5:I3->O           69   0.250   2.398  p_state_FSM_FFd3-In1_cy1_cy (p_state_FSM_FFd3-In)
     LUT6:I1->O           16   0.254   1.182  GND_6_o_GND_6_o_AND_7_o11_SW0 (N179)
     LUT6:I5->O            1   0.254   0.000  mux1211 (lsa_length[15]_data_in[7]_mux_21_OUT<6>)
     FD:D                      0.074          lsa_length_6
    ----------------------------------------
    Total                      8.261ns (2.822ns logic, 5.439ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            data_to_LSAq_7 (FF)
  Destination:       qout<7> (PAD)
  Source Clock:      clk rising

  Data Path: data_to_LSAq_7 to qout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  data_to_LSAq_7 (data_to_LSAq_7)
     OBUF:I->O                 2.912          qout_7_OBUF (qout<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.757|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.03 secs
 
--> 


Total memory usage is 399408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

