<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3805" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3805{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3805{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3805{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3805{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t5_3805{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t6_3805{left:70px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t7_3805{left:70px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3805{left:70px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3805{left:70px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_3805{left:70px;bottom:823px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_3805{left:70px;bottom:807px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tc_3805{left:70px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_3805{left:70px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3805{left:70px;bottom:554px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#tf_3805{left:70px;bottom:530px;letter-spacing:-0.13px;word-spacing:-1.3px;}
#tg_3805{left:70px;bottom:513px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#th_3805{left:432px;bottom:513px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#ti_3805{left:70px;bottom:496px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tj_3805{left:70px;bottom:254px;letter-spacing:0.13px;}
#tk_3805{left:152px;bottom:254px;letter-spacing:0.15px;word-spacing:0.01px;}
#tl_3805{left:587px;bottom:254px;letter-spacing:0.15px;}
#tm_3805{left:70px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tn_3805{left:70px;bottom:214px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3805{left:70px;bottom:189px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tp_3805{left:70px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tq_3805{left:70px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_3805{left:70px;bottom:139px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ts_3805{left:204px;bottom:1010px;letter-spacing:0.12px;word-spacing:0.02px;}
#tt_3805{left:300px;bottom:1010px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tu_3805{left:76px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#tv_3805{left:76px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tw_3805{left:332px;bottom:967px;letter-spacing:-0.13px;}
#tx_3805{left:76px;bottom:944px;}
#ty_3805{left:332px;bottom:944px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tz_3805{left:76px;bottom:921px;}
#t10_3805{left:332px;bottom:921px;letter-spacing:-0.11px;}
#t11_3805{left:174px;bottom:762px;letter-spacing:0.12px;word-spacing:0.02px;}
#t12_3805{left:269px;bottom:762px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t13_3805{left:77px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t14_3805{left:77px;bottom:719px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t15_3805{left:340px;bottom:719px;letter-spacing:-0.12px;}
#t16_3805{left:77px;bottom:697px;letter-spacing:-0.12px;}
#t17_3805{left:340px;bottom:697px;letter-spacing:-0.1px;}
#t18_3805{left:77px;bottom:674px;letter-spacing:-0.13px;}
#t19_3805{left:340px;bottom:674px;letter-spacing:-0.13px;}
#t1a_3805{left:77px;bottom:651px;letter-spacing:-0.17px;}
#t1b_3805{left:340px;bottom:651px;letter-spacing:-0.12px;}
#t1c_3805{left:77px;bottom:628px;letter-spacing:-0.13px;}
#t1d_3805{left:340px;bottom:628px;letter-spacing:-0.12px;}
#t1e_3805{left:195px;bottom:452px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1f_3805{left:290px;bottom:452px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1g_3805{left:77px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1h_3805{left:77px;bottom:409px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1i_3805{left:276px;bottom:409px;letter-spacing:-0.12px;}
#t1j_3805{left:77px;bottom:386px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_3805{left:276px;bottom:386px;letter-spacing:-0.12px;}
#t1l_3805{left:77px;bottom:364px;letter-spacing:-0.12px;}
#t1m_3805{left:276px;bottom:364px;letter-spacing:-0.12px;}
#t1n_3805{left:77px;bottom:341px;letter-spacing:-0.1px;}
#t1o_3805{left:277px;bottom:341px;letter-spacing:-0.12px;}
#t1p_3805{left:77px;bottom:318px;letter-spacing:-0.1px;}
#t1q_3805{left:276px;bottom:318px;letter-spacing:-0.11px;}

.s1_3805{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3805{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3805{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3805{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3805{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3805{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3805{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3805" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3805Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3805" style="-webkit-user-select: none;"><object width="935" height="1210" data="3805/3805.svg" type="image/svg+xml" id="pdf3805" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3805" class="t s1_3805">Vol. 3B </span><span id="t2_3805" class="t s1_3805">20-97 </span>
<span id="t3_3805" class="t s2_3805">PERFORMANCE MONITORING </span>
<span id="t4_3805" class="t s3_3805">Some microarchitectural conditions allow detection specificity only at the boundary of physical processors. Some </span>
<span id="t5_3805" class="t s3_3805">bus events belong to this category, providing specificity between the originating physical processor (a bus agent) </span>
<span id="t6_3805" class="t s3_3805">versus other agents on the bus. Sub-field encoding for agent specificity is shown in Table 20-78. </span>
<span id="t7_3805" class="t s3_3805">Some microarchitectural conditions are detectable only from the originating core. In such cases, unit mask does </span>
<span id="t8_3805" class="t s3_3805">not support core-specificity or agent-specificity encodings. These are referred to as core-only conditions. </span>
<span id="t9_3805" class="t s3_3805">Some microarchitectural conditions allow detection specificity that includes or excludes the action of hardware </span>
<span id="ta_3805" class="t s3_3805">prefetches. A two-bit encoding may be supported to qualify hardware prefetch actions. Typically, this applies only </span>
<span id="tb_3805" class="t s3_3805">to some L2 or bus events. The sub-field encoding for hardware prefetch qualification is shown in Table 20-79. </span>
<span id="tc_3805" class="t s3_3805">Some performance events may (a) support none of the three event-specific qualification encodings (b) may </span>
<span id="td_3805" class="t s3_3805">support core-specificity and agent specificity simultaneously (c) or may support core-specificity and hardware </span>
<span id="te_3805" class="t s3_3805">prefetch qualification simultaneously. Agent-specificity and hardware prefetch qualification are mutually exclusive. </span>
<span id="tf_3805" class="t s3_3805">In addition, some L2 events permit qualifications that distinguish cache coherent states. The sub-field definition for </span>
<span id="tg_3805" class="t s3_3805">cache coherency state qualification is shown in Table </span><span id="th_3805" class="t s3_3805">20-80. If no bits in the MESI qualification sub-field are set for </span>
<span id="ti_3805" class="t s3_3805">an event that requires setting MESI qualification bits, the event count will not increment. </span>
<span id="tj_3805" class="t s4_3805">20.6.2 </span><span id="tk_3805" class="t s4_3805">Performance Monitoring (Processors Based on Intel® </span><span id="tl_3805" class="t s4_3805">Core™ Microarchitecture) </span>
<span id="tm_3805" class="t s3_3805">In addition to architectural performance monitoring, processors based on the Intel Core microarchitecture support </span>
<span id="tn_3805" class="t s3_3805">non-architectural performance monitoring events. </span>
<span id="to_3805" class="t s3_3805">Architectural performance events can be collected using general-purpose performance counters. Non-architectural </span>
<span id="tp_3805" class="t s3_3805">performance events can be collected using general-purpose performance counters (coupled with two IA32_PERFE- </span>
<span id="tq_3805" class="t s3_3805">VTSELx MSRs for detailed event configurations), or fixed-function performance counters (see Section 20.6.2.1). </span>
<span id="tr_3805" class="t s3_3805">IA32_PERFEVTSELx MSRs are architectural; their layout is shown in Figure 20-1. Starting with Intel Core 2 </span>
<span id="ts_3805" class="t s5_3805">Table 20-78. </span><span id="tt_3805" class="t s5_3805">Agent Specificity Encoding within a Non-Architectural Umask </span>
<span id="tu_3805" class="t s6_3805">IA32_PERFEVTSELx MSRs </span>
<span id="tv_3805" class="t s6_3805">Bit 13 Encoding </span><span id="tw_3805" class="t s6_3805">Description </span>
<span id="tx_3805" class="t s7_3805">0 </span><span id="ty_3805" class="t s7_3805">This agent </span>
<span id="tz_3805" class="t s7_3805">1 </span><span id="t10_3805" class="t s7_3805">Include all agents </span>
<span id="t11_3805" class="t s5_3805">Table 20-79. </span><span id="t12_3805" class="t s5_3805">HW Prefetch Qualification Encoding within a Non-Architectural Umask </span>
<span id="t13_3805" class="t s6_3805">IA32_PERFEVTSELx MSRs </span>
<span id="t14_3805" class="t s6_3805">Bit 13:12 Encoding </span><span id="t15_3805" class="t s6_3805">Description </span>
<span id="t16_3805" class="t s7_3805">11B </span><span id="t17_3805" class="t s7_3805">All inclusive </span>
<span id="t18_3805" class="t s7_3805">10B </span><span id="t19_3805" class="t s7_3805">Reserved </span>
<span id="t1a_3805" class="t s7_3805">01B </span><span id="t1b_3805" class="t s7_3805">Hardware prefetch only </span>
<span id="t1c_3805" class="t s7_3805">00B </span><span id="t1d_3805" class="t s7_3805">Exclude hardware prefetch </span>
<span id="t1e_3805" class="t s5_3805">Table 20-80. </span><span id="t1f_3805" class="t s5_3805">MESI Qualification Definitions within a Non-Architectural Umask </span>
<span id="t1g_3805" class="t s6_3805">IA32_PERFEVTSELx MSRs </span>
<span id="t1h_3805" class="t s6_3805">Bit Position 11:8 </span><span id="t1i_3805" class="t s6_3805">Description </span>
<span id="t1j_3805" class="t s7_3805">Bit 11 </span><span id="t1k_3805" class="t s7_3805">Counts modified state </span>
<span id="t1l_3805" class="t s7_3805">Bit 10 </span><span id="t1m_3805" class="t s7_3805">Counts exclusive state </span>
<span id="t1n_3805" class="t s7_3805">Bit 9 </span><span id="t1o_3805" class="t s7_3805">Counts shared state </span>
<span id="t1p_3805" class="t s7_3805">Bit 8 </span><span id="t1q_3805" class="t s7_3805">Counts Invalid state </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
